Classic Timing Analyzer report for ARM_System
Tue Nov 12 21:15:06 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 10. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 11. Clock Hold: 'altera_internal_jtag~TCKUTAP'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                             ; To                                                                                                                                                                                                                                           ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                              ; 7.906 ns                         ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                                                                                                                                                                                      ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                              ; 7.222 ns                         ; GPIO:uGPIO|LEDR_R[7]                                                                                                             ; LEDR[7]                                                                                                                                                                                                                                      ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case tpd                                                  ; N/A       ; None                              ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                                                         ; altera_reserved_tdo                                                                                                                                                                                                                          ; --                                               ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                              ; 1.541 ns                         ; altera_internal_jtag~TDIUTAP                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] ; --                                               ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; -6.085 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]                                                               ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3]                                                                                                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 1024         ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                     ; 5.673 ns  ; 50.00 MHz ( period = 20.000 ns )  ; 115.55 MHz ( period = 8.654 ns ) ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 18.058 ns ; 10.00 MHz ( period = 100.000 ns ) ; 15.65 MHz ( period = 63.884 ns ) ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[6]                                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                                                               ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                                                                                                                                                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'altera_internal_jtag~TCKUTAP'                      ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP                     ; altera_internal_jtag~TCKUTAP                     ; 0            ;
; Total number of failed paths                                    ;           ;                                   ;                                  ;                                                                                                                                  ;                                                                                                                                                                                                                                              ;                                                  ;                                                  ; 1024         ;
+-----------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; fmax Requirement                                                                                     ; 50 MHz             ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.358 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 22.642 ns ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                    ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.058 ns                               ; 15.65 MHz ( period = 63.884 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.747 ns                 ; 31.689 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|HEX2_R[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|HEX2_R[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|HEX2_R[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|HEX2_R[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|HEX2_R[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|HEX2_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.291 ns                               ; 15.77 MHz ( period = 63.418 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|HEX2_R[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.728 ns                 ; 31.437 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.292 ns                               ; 15.77 MHz ( period = 63.416 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.749 ns                 ; 31.457 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[17] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[15] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[12] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[10] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.330 ns                               ; 15.79 MHz ( period = 63.340 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO:uGPIO|LEDR_R[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.751 ns                 ; 31.421 ns               ;
; 18.335 ns                               ; 15.79 MHz ( period = 63.330 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ; GPIO:uGPIO|LEDR_R[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.752 ns                 ; 31.417 ns               ;
; 18.335 ns                               ; 15.79 MHz ( period = 63.330 ns )                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9  ; GPIO:uGPIO|LEDR_R[13] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 50.000 ns                   ; 49.752 ns                 ; 31.417 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                       ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                               ; To                                                         ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -6.085 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.929 ns               ;
; -6.084 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x27[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.928 ns               ;
; -6.069 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x29[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.908 ns               ;
; -6.062 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.904 ns               ;
; -6.059 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.845 ns                 ; 20.904 ns               ;
; -6.031 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.852 ns                 ; 20.883 ns               ;
; -6.028 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.852 ns                 ; 20.880 ns               ;
; -6.003 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x5[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.842 ns               ;
; -5.997 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x16[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.838 ns               ;
; -5.994 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.835 ns               ;
; -5.988 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.836 ns                 ; 20.824 ns               ;
; -5.979 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x22[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.822 ns               ;
; -5.978 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x30[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.821 ns               ;
; -5.928 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.774 ns               ;
; -5.866 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x5[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.705 ns               ;
; -5.864 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.703 ns               ;
; -5.862 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x18[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.836 ns                 ; 20.698 ns               ;
; -5.854 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.696 ns               ;
; -5.851 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.693 ns               ;
; -5.844 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x12[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.685 ns               ;
; -5.844 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x28[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.685 ns               ;
; -5.837 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x15[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.681 ns               ;
; -5.837 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x11[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.681 ns               ;
; -5.824 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x30[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.667 ns               ;
; -5.823 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.664 ns               ;
; -5.822 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x16[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.663 ns               ;
; -5.820 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x18[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.659 ns               ;
; -5.806 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.648 ns               ;
; -5.793 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x1[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.633 ns               ;
; -5.792 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.632 ns               ;
; -5.782 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x12[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.853 ns                 ; 20.635 ns               ;
; -5.769 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x11[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.612 ns               ;
; -5.767 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x15[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.610 ns               ;
; -5.746 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.586 ns               ;
; -5.745 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x24[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.585 ns               ;
; -5.737 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.580 ns               ;
; -5.737 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x19[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.580 ns               ;
; -5.735 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x20[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.853 ns                 ; 20.588 ns               ;
; -5.708 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.550 ns               ;
; -5.698 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x14[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.544 ns               ;
; -5.696 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x6[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.542 ns               ;
; -5.685 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x22[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.528 ns               ;
; -5.683 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x20[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.848 ns                 ; 20.531 ns               ;
; -5.680 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.845 ns                 ; 20.525 ns               ;
; -5.674 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.520 ns               ;
; -5.661 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.505 ns               ;
; -5.637 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x21[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.479 ns               ;
; -5.612 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x1[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.452 ns               ;
; -5.609 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x6[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.451 ns               ;
; -5.609 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x14[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.451 ns               ;
; -5.602 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x27[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.446 ns               ;
; -5.593 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x21[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.437 ns               ;
; -5.593 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.437 ns               ;
; -5.590 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.436 ns               ;
; -5.590 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x19[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.436 ns               ;
; -5.575 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x24[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.415 ns               ;
; -5.550 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x19[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.389 ns               ;
; -5.550 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x21[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.389 ns               ;
; -5.548 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x26[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.849 ns                 ; 20.397 ns               ;
; -5.546 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x1[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 20.384 ns               ;
; -5.546 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x10[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.849 ns                 ; 20.395 ns               ;
; -5.545 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x20[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.391 ns               ;
; -5.545 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 20.383 ns               ;
; -5.543 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.389 ns               ;
; -5.524 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x26[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.849 ns                 ; 20.373 ns               ;
; -5.522 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x10[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.849 ns                 ; 20.371 ns               ;
; -5.516 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.847 ns                 ; 20.363 ns               ;
; -5.510 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x6[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.356 ns               ;
; -5.508 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x14[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 20.354 ns               ;
; -5.473 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x29[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.314 ns               ;
; -5.437 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.276 ns               ;
; -5.406 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 20.243 ns               ;
; -5.406 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 20.243 ns               ;
; -5.406 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x11[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.250 ns               ;
; -5.405 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x15[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 20.249 ns               ;
; -5.350 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x15[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.830 ns                 ; 20.180 ns               ;
; -5.346 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x11[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.830 ns                 ; 20.176 ns               ;
; -5.340 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.179 ns               ;
; -5.337 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x27[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.176 ns               ;
; -5.321 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x5[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.161 ns               ;
; -5.318 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.158 ns               ;
; -5.313 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x29[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 20.150 ns               ;
; -5.290 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x26[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.131 ns               ;
; -5.287 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x18[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.128 ns               ;
; -5.273 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x5[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 20.111 ns               ;
; -5.253 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.092 ns               ;
; -5.251 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x27[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 20.090 ns               ;
; -5.249 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 20.091 ns               ;
; -5.248 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x29[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 20.085 ns               ;
; -5.239 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.080 ns               ;
; -5.234 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x16[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.077 ns               ;
; -5.231 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x24[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 20.074 ns               ;
; -5.221 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 20.058 ns               ;
; -5.195 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.832 ns                 ; 20.027 ns               ;
; -5.178 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x12[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.019 ns               ;
; -5.175 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x28[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 20.016 ns               ;
; -5.163 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x1[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.003 ns               ;
; -5.161 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 20.001 ns               ;
; -5.140 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x10[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.979 ns               ;
; -5.139 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.978 ns               ;
; -5.132 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.975 ns               ;
; -5.130 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x19[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.973 ns               ;
; -5.128 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.848 ns                 ; 19.976 ns               ;
; -5.121 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x21[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 19.965 ns               ;
; -5.119 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 19.963 ns               ;
; -5.108 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 19.945 ns               ;
; -5.096 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x20[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.942 ns               ;
; -5.094 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.852 ns                 ; 19.946 ns               ;
; -5.090 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.852 ns                 ; 19.942 ns               ;
; -5.090 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.929 ns               ;
; -5.088 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x18[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.927 ns               ;
; -5.087 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x6[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.933 ns               ;
; -5.085 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x14[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.931 ns               ;
; -5.083 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x16[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.926 ns               ;
; -5.083 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x24[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.926 ns               ;
; -5.081 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x22[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.923 ns               ;
; -5.072 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.911 ns               ;
; -5.071 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x18[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.910 ns               ;
; -5.033 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x5[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.872 ns               ;
; -5.015 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x30[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.857 ns               ;
; -5.014 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.856 ns               ;
; -5.011 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.853 ns               ;
; -5.011 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x22[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.853 ns               ;
; -5.008 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.850 ns               ;
; -4.990 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x6[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.836 ns               ;
; -4.989 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x24[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.832 ns               ;
; -4.987 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x16[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.830 ns               ;
; -4.987 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x14[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.833 ns               ;
; -4.986 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x26[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.832 ns               ;
; -4.983 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x18[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.829 ns               ;
; -4.964 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.810 ns               ;
; -4.963 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x19[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.809 ns               ;
; -4.962 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x1[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 19.800 ns               ;
; -4.962 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 19.800 ns               ;
; -4.954 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x5[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.794 ns               ;
; -4.936 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.775 ns               ;
; -4.935 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x6[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.781 ns               ;
; -4.932 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x27[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.771 ns               ;
; -4.931 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x14[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.777 ns               ;
; -4.911 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 19.748 ns               ;
; -4.911 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 19.748 ns               ;
; -4.909 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.755 ns               ;
; -4.909 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x20[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.755 ns               ;
; -4.874 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x27[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.716 ns               ;
; -4.869 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x29[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 19.710 ns               ;
; -4.854 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x20[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.853 ns                 ; 19.707 ns               ;
; -4.853 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.693 ns               ;
; -4.847 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x12[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.845 ns                 ; 19.692 ns               ;
; -4.846 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x28[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.845 ns                 ; 19.691 ns               ;
; -4.846 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 19.683 ns               ;
; -4.844 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.837 ns                 ; 19.681 ns               ;
; -4.841 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.681 ns               ;
; -4.827 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x27[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.666 ns               ;
; -4.807 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x5[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.647 ns               ;
; -4.806 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.646 ns               ;
; -4.805 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x1[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 19.643 ns               ;
; -4.805 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 19.643 ns               ;
; -4.803 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[6]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.849 ns                 ; 19.652 ns               ;
; -4.802 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x10[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.849 ns                 ; 19.651 ns               ;
; -4.796 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.638 ns               ;
; -4.794 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x21[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.636 ns               ;
; -4.793 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.633 ns               ;
; -4.793 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x24[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.633 ns               ;
; -4.771 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x26[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.611 ns               ;
; -4.768 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x10[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.840 ns                 ; 19.608 ns               ;
; -4.758 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x22[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 19.599 ns               ;
; -4.757 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x15[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.600 ns               ;
; -4.753 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x11[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.596 ns               ;
; -4.736 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.845 ns                 ; 19.581 ns               ;
; -4.735 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[31]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.845 ns                 ; 19.580 ns               ;
; -4.734 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.576 ns               ;
; -4.733 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.575 ns               ;
; -4.688 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x30[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.847 ns                 ; 19.535 ns               ;
; -4.686 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x16[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.851 ns                 ; 19.537 ns               ;
; -4.686 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.851 ns                 ; 19.537 ns               ;
; -4.684 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x1[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 19.522 ns               ;
; -4.682 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 19.520 ns               ;
; -4.682 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x28[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 19.523 ns               ;
; -4.681 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x13[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.523 ns               ;
; -4.681 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x12[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.841 ns                 ; 19.522 ns               ;
; -4.680 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x9[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.522 ns               ;
; -4.680 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[7]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.522 ns               ;
; -4.675 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x19[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.518 ns               ;
; -4.675 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x17[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.843 ns                 ; 19.518 ns               ;
; -4.674 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x19[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.513 ns               ;
; -4.672 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x21[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.514 ns               ;
; -4.672 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x23[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.514 ns               ;
; -4.671 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x21[31] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.510 ns               ;
; -4.670 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x29[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.850 ns                 ; 19.520 ns               ;
; -4.664 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x15[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 19.508 ns               ;
; -4.662 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x7[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.838 ns                 ; 19.500 ns               ;
; -4.660 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x11[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 19.504 ns               ;
; -4.655 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.846 ns                 ; 19.501 ns               ;
; -4.641 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x24[25] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.825 ns                 ; 19.466 ns               ;
; -4.637 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x8[25]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.825 ns                 ; 19.462 ns               ;
; -4.637 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x29[7]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.839 ns                 ; 19.476 ns               ;
; -4.636 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x28[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.848 ns                 ; 19.484 ns               ;
; -4.628 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x11[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 19.472 ns               ;
; -4.627 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x15[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.844 ns                 ; 19.471 ns               ;
; -4.623 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x22[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 25.000 ns                   ; 14.842 ns                 ; 19.465 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                    ;                                                            ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.673 ns                                ; 115.55 MHz ( period = 8.654 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 4.119 ns                ;
; 5.945 ns                                ; 123.30 MHz ( period = 8.110 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 3.847 ns                ;
; 6.029 ns                                ; 125.91 MHz ( period = 7.942 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.793 ns                  ; 3.764 ns                ;
; 6.089 ns                                ; 127.84 MHz ( period = 7.822 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.781 ns                  ; 3.692 ns                ;
; 6.351 ns                                ; 137.02 MHz ( period = 7.298 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 3.441 ns                ;
; 6.458 ns                                ; 141.16 MHz ( period = 7.084 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 3.334 ns                ;
; 6.491 ns                                ; 142.49 MHz ( period = 7.018 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 3.301 ns                ;
; 6.520 ns                                ; 143.68 MHz ( period = 6.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.785 ns                  ; 3.265 ns                ;
; 6.612 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.799 ns                  ; 3.187 ns                ;
; 6.660 ns                                ; 149.70 MHz ( period = 6.680 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 3.132 ns                ;
; 7.010 ns                                ; 167.22 MHz ( period = 5.980 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.810 ns                  ; 2.800 ns                ;
; 7.011 ns                                ; 167.28 MHz ( period = 5.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.809 ns                  ; 2.798 ns                ;
; 7.032 ns                                ; 168.46 MHz ( period = 5.936 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 2.760 ns                ;
; 7.175 ns                                ; 176.99 MHz ( period = 5.650 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 2.617 ns                ;
; 7.176 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 2.616 ns                ;
; 7.261 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 2.531 ns                ;
; 7.367 ns                                ; 189.90 MHz ( period = 5.266 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.787 ns                  ; 2.420 ns                ;
; 7.411 ns                                ; 193.12 MHz ( period = 5.178 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 2.381 ns                ;
; 7.420 ns                                ; 193.80 MHz ( period = 5.160 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.787 ns                  ; 2.367 ns                ;
; 7.456 ns                                ; 196.54 MHz ( period = 5.088 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 2.336 ns                ;
; 7.592 ns                                ; 207.64 MHz ( period = 4.816 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.786 ns                  ; 2.194 ns                ;
; 8.062 ns                                ; 258.00 MHz ( period = 3.876 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.786 ns                  ; 1.724 ns                ;
; 12.829 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a72~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.949 ns                ;
; 12.829 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a68~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 6.941 ns                ;
; 12.834 ns                               ; 139.55 MHz ( period = 7.166 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a100~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.784 ns                 ; 6.950 ns                ;
; 13.123 ns                               ; 145.41 MHz ( period = 6.877 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a64~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.761 ns                 ; 6.638 ns                ;
; 13.140 ns                               ; 145.77 MHz ( period = 6.860 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.649 ns                ;
; 13.141 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.648 ns                ;
; 13.141 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a104~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.772 ns                 ; 6.631 ns                ;
; 13.150 ns                               ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.639 ns                ;
; 13.153 ns                               ; 146.05 MHz ( period = 6.847 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a112~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.628 ns                ;
; 13.160 ns                               ; 146.20 MHz ( period = 6.840 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.629 ns                ;
; 13.173 ns                               ; 146.48 MHz ( period = 6.827 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.617 ns                ;
; 13.179 ns                               ; 146.61 MHz ( period = 6.821 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.611 ns                ;
; 13.197 ns                               ; 146.99 MHz ( period = 6.803 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a108~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.592 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.591 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.504 ns                ;
; 13.282 ns                               ; 148.85 MHz ( period = 6.718 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.507 ns                ;
; 13.282 ns                               ; 148.85 MHz ( period = 6.718 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.507 ns                ;
; 13.285 ns                               ; 148.92 MHz ( period = 6.715 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.504 ns                ;
; 13.285 ns                               ; 148.92 MHz ( period = 6.715 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.504 ns                ;
; 13.287 ns                               ; 148.96 MHz ( period = 6.713 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.502 ns                ;
; 13.288 ns                               ; 148.99 MHz ( period = 6.712 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.501 ns                ;
; 13.288 ns                               ; 148.99 MHz ( period = 6.712 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.501 ns                ;
; 13.288 ns                               ; 148.99 MHz ( period = 6.712 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.501 ns                ;
; 13.291 ns                               ; 149.05 MHz ( period = 6.709 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.498 ns                ;
; 13.295 ns                               ; 149.14 MHz ( period = 6.705 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.494 ns                ;
; 13.295 ns                               ; 149.14 MHz ( period = 6.705 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.494 ns                ;
; 13.301 ns                               ; 149.28 MHz ( period = 6.699 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.488 ns                ;
; 13.312 ns                               ; 149.52 MHz ( period = 6.688 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.478 ns                ;
; 13.316 ns                               ; 149.61 MHz ( period = 6.684 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.474 ns                ;
; 13.318 ns                               ; 149.66 MHz ( period = 6.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.472 ns                ;
; 13.321 ns                               ; 149.72 MHz ( period = 6.679 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.469 ns                ;
; 13.322 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.468 ns                ;
; 13.357 ns                               ; 150.53 MHz ( period = 6.643 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a140~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.796 ns                 ; 6.439 ns                ;
; 13.366 ns                               ; 150.74 MHz ( period = 6.634 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a60~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.768 ns                 ; 6.402 ns                ;
; 13.368 ns                               ; 150.78 MHz ( period = 6.632 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.409 ns                ;
; 13.369 ns                               ; 150.81 MHz ( period = 6.631 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.408 ns                ;
; 13.375 ns                               ; 150.94 MHz ( period = 6.625 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a136~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.794 ns                 ; 6.419 ns                ;
; 13.377 ns                               ; 150.99 MHz ( period = 6.623 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a188~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.775 ns                 ; 6.398 ns                ;
; 13.378 ns                               ; 151.01 MHz ( period = 6.622 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.399 ns                ;
; 13.388 ns                               ; 151.24 MHz ( period = 6.612 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.389 ns                ;
; 13.401 ns                               ; 151.54 MHz ( period = 6.599 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.377 ns                ;
; 13.407 ns                               ; 151.68 MHz ( period = 6.593 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.371 ns                ;
; 13.427 ns                               ; 152.14 MHz ( period = 6.573 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.351 ns                ;
; 13.461 ns                               ; 152.93 MHz ( period = 6.539 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.327 ns                ;
; 13.486 ns                               ; 153.52 MHz ( period = 6.514 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.318 ns                ;
; 13.486 ns                               ; 153.52 MHz ( period = 6.514 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.318 ns                ;
; 13.487 ns                               ; 153.54 MHz ( period = 6.513 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.317 ns                ;
; 13.487 ns                               ; 153.54 MHz ( period = 6.513 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.317 ns                ;
; 13.489 ns                               ; 153.59 MHz ( period = 6.511 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.315 ns                ;
; 13.495 ns                               ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.309 ns                ;
; 13.498 ns                               ; 153.80 MHz ( period = 6.502 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.306 ns                ;
; 13.502 ns                               ; 153.89 MHz ( period = 6.498 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.766 ns                 ; 6.264 ns                ;
; 13.510 ns                               ; 154.08 MHz ( period = 6.490 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.267 ns                ;
; 13.510 ns                               ; 154.08 MHz ( period = 6.490 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.267 ns                ;
; 13.513 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.264 ns                ;
; 13.513 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.264 ns                ;
; 13.515 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.262 ns                ;
; 13.516 ns                               ; 154.23 MHz ( period = 6.484 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.261 ns                ;
; 13.516 ns                               ; 154.23 MHz ( period = 6.484 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.261 ns                ;
; 13.516 ns                               ; 154.23 MHz ( period = 6.484 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.261 ns                ;
; 13.519 ns                               ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.258 ns                ;
; 13.523 ns                               ; 154.39 MHz ( period = 6.477 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.254 ns                ;
; 13.523 ns                               ; 154.39 MHz ( period = 6.477 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.254 ns                ;
; 13.529 ns                               ; 154.54 MHz ( period = 6.471 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.248 ns                ;
; 13.540 ns                               ; 154.80 MHz ( period = 6.460 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.238 ns                ;
; 13.544 ns                               ; 154.89 MHz ( period = 6.456 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.234 ns                ;
; 13.546 ns                               ; 154.94 MHz ( period = 6.454 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.232 ns                ;
; 13.549 ns                               ; 155.01 MHz ( period = 6.451 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.229 ns                ;
; 13.550 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.228 ns                ;
; 13.559 ns                               ; 155.26 MHz ( period = 6.441 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.229 ns                ;
; 13.560 ns                               ; 155.28 MHz ( period = 6.440 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.228 ns                ;
; 13.566 ns                               ; 155.42 MHz ( period = 6.434 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.212 ns                ;
; 13.566 ns                               ; 155.42 MHz ( period = 6.434 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.212 ns                ;
; 13.566 ns                               ; 155.42 MHz ( period = 6.434 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.212 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.211 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.211 ns                ;
; 13.569 ns                               ; 155.50 MHz ( period = 6.431 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.209 ns                ;
; 13.569 ns                               ; 155.50 MHz ( period = 6.431 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.209 ns                ;
; 13.569 ns                               ; 155.50 MHz ( period = 6.431 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.219 ns                ;
; 13.571 ns                               ; 155.55 MHz ( period = 6.429 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.207 ns                ;
; 13.573 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.205 ns                ;
; 13.573 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.205 ns                ;
; 13.576 ns                               ; 155.67 MHz ( period = 6.424 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.202 ns                ;
; 13.576 ns                               ; 155.67 MHz ( period = 6.424 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.202 ns                ;
; 13.579 ns                               ; 155.74 MHz ( period = 6.421 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.209 ns                ;
; 13.580 ns                               ; 155.76 MHz ( period = 6.420 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.198 ns                ;
; 13.584 ns                               ; 155.86 MHz ( period = 6.416 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a124~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.758 ns                 ; 6.174 ns                ;
; 13.586 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.192 ns                ;
; 13.586 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.192 ns                ;
; 13.587 ns                               ; 155.93 MHz ( period = 6.413 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.214 ns                ;
; 13.587 ns                               ; 155.93 MHz ( period = 6.413 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.214 ns                ;
; 13.588 ns                               ; 155.96 MHz ( period = 6.412 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.213 ns                ;
; 13.588 ns                               ; 155.96 MHz ( period = 6.412 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.213 ns                ;
; 13.590 ns                               ; 156.01 MHz ( period = 6.410 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.211 ns                ;
; 13.590 ns                               ; 156.01 MHz ( period = 6.410 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.211 ns                ;
; 13.591 ns                               ; 156.03 MHz ( period = 6.409 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.210 ns                ;
; 13.591 ns                               ; 156.03 MHz ( period = 6.409 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.210 ns                ;
; 13.592 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.197 ns                ;
; 13.594 ns                               ; 156.10 MHz ( period = 6.406 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.207 ns                ;
; 13.597 ns                               ; 156.18 MHz ( period = 6.403 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.204 ns                ;
; 13.597 ns                               ; 156.18 MHz ( period = 6.403 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.204 ns                ;
; 13.598 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.191 ns                ;
; 13.598 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a56~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.769 ns                 ; 6.171 ns                ;
; 13.601 ns                               ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.200 ns                ;
; 13.601 ns                               ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.200 ns                ;
; 13.606 ns                               ; 156.40 MHz ( period = 6.394 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.195 ns                ;
; 13.606 ns                               ; 156.40 MHz ( period = 6.394 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.195 ns                ;
; 13.606 ns                               ; 156.40 MHz ( period = 6.394 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.801 ns                 ; 6.195 ns                ;
; 13.617 ns                               ; 156.67 MHz ( period = 6.383 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.196 ns                ;
; 13.618 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.171 ns                ;
; 13.618 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.195 ns                ;
; 13.619 ns                               ; 156.72 MHz ( period = 6.381 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.194 ns                ;
; 13.620 ns                               ; 156.74 MHz ( period = 6.380 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.193 ns                ;
; 13.620 ns                               ; 156.74 MHz ( period = 6.380 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.193 ns                ;
; 13.621 ns                               ; 156.76 MHz ( period = 6.379 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.192 ns                ;
; 13.622 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.191 ns                ;
; 13.626 ns                               ; 156.89 MHz ( period = 6.374 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.187 ns                ;
; 13.628 ns                               ; 156.94 MHz ( period = 6.372 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.185 ns                ;
; 13.628 ns                               ; 156.94 MHz ( period = 6.372 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.185 ns                ;
; 13.629 ns                               ; 156.96 MHz ( period = 6.371 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.184 ns                ;
; 13.630 ns                               ; 156.99 MHz ( period = 6.370 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.183 ns                ;
; 13.630 ns                               ; 156.99 MHz ( period = 6.370 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.183 ns                ;
; 13.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.182 ns                ;
; 13.632 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.813 ns                 ; 6.181 ns                ;
; 13.635 ns                               ; 157.11 MHz ( period = 6.365 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a120~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.151 ns                ;
; 13.655 ns                               ; 157.60 MHz ( period = 6.345 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.135 ns                ;
; 13.655 ns                               ; 157.60 MHz ( period = 6.345 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.135 ns                ;
; 13.656 ns                               ; 157.63 MHz ( period = 6.344 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.134 ns                ;
; 13.656 ns                               ; 157.63 MHz ( period = 6.344 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.134 ns                ;
; 13.658 ns                               ; 157.68 MHz ( period = 6.342 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.132 ns                ;
; 13.658 ns                               ; 157.68 MHz ( period = 6.342 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.132 ns                ;
; 13.659 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a184~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.782 ns                 ; 6.123 ns                ;
; 13.660 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.130 ns                ;
; 13.660 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.130 ns                ;
; 13.663 ns                               ; 157.80 MHz ( period = 6.337 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.141 ns                ;
; 13.663 ns                               ; 157.80 MHz ( period = 6.337 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.127 ns                ;
; 13.664 ns                               ; 157.83 MHz ( period = 6.336 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.126 ns                ;
; 13.664 ns                               ; 157.83 MHz ( period = 6.336 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.126 ns                ;
; 13.664 ns                               ; 157.83 MHz ( period = 6.336 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.126 ns                ;
; 13.665 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.125 ns                ;
; 13.665 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.125 ns                ;
; 13.667 ns                               ; 157.90 MHz ( period = 6.333 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.123 ns                ;
; 13.667 ns                               ; 157.90 MHz ( period = 6.333 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.123 ns                ;
; 13.674 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.804 ns                 ; 6.130 ns                ;
; 13.689 ns                               ; 158.45 MHz ( period = 6.311 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.776 ns                 ; 6.087 ns                ;
; 13.691 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a116~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.779 ns                 ; 6.088 ns                ;
; 13.693 ns                               ; 158.55 MHz ( period = 6.307 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.777 ns                 ; 6.084 ns                ;
; 13.698 ns                               ; 158.68 MHz ( period = 6.302 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ram_block2a132~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.791 ns                 ; 6.093 ns                ;
; 13.701 ns                               ; 158.76 MHz ( period = 6.299 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.087 ns                ;
; 13.701 ns                               ; 158.76 MHz ( period = 6.299 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.087 ns                ;
; 13.704 ns                               ; 158.83 MHz ( period = 6.296 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.084 ns                ;
; 13.704 ns                               ; 158.83 MHz ( period = 6.296 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.084 ns                ;
; 13.705 ns                               ; 158.86 MHz ( period = 6.295 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.083 ns                ;
; 13.706 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.082 ns                ;
; 13.706 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.082 ns                ;
; 13.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.081 ns                ;
; 13.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.081 ns                ;
; 13.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.081 ns                ;
; 13.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.081 ns                ;
; 13.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.081 ns                ;
; 13.708 ns                               ; 158.93 MHz ( period = 6.292 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.080 ns                ;
; 13.710 ns                               ; 158.98 MHz ( period = 6.290 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.078 ns                ;
; 13.711 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.077 ns                ;
; 13.713 ns                               ; 159.06 MHz ( period = 6.287 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.075 ns                ;
; 13.714 ns                               ; 159.08 MHz ( period = 6.286 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.792 ns                 ; 6.078 ns                ;
; 13.714 ns                               ; 159.08 MHz ( period = 6.286 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.792 ns                 ; 6.078 ns                ;
; 13.714 ns                               ; 159.08 MHz ( period = 6.286 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.074 ns                ;
; 13.714 ns                               ; 159.08 MHz ( period = 6.286 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.074 ns                ;
; 13.715 ns                               ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.792 ns                 ; 6.077 ns                ;
; 13.715 ns                               ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.792 ns                 ; 6.077 ns                ;
; 13.715 ns                               ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.073 ns                ;
; 13.717 ns                               ; 159.16 MHz ( period = 6.283 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.792 ns                 ; 6.075 ns                ;
; 13.717 ns                               ; 159.16 MHz ( period = 6.283 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.071 ns                ;
; 13.718 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.070 ns                ;
; 13.719 ns                               ; 159.21 MHz ( period = 6.281 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.069 ns                ;
; 13.720 ns                               ; 159.24 MHz ( period = 6.280 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.068 ns                ;
; 13.723 ns                               ; 159.31 MHz ( period = 6.277 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.792 ns                 ; 6.069 ns                ;
; 13.726 ns                               ; 159.39 MHz ( period = 6.274 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.792 ns                 ; 6.066 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                   ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                              ; To                                                                 ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                                                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                                                                                                         ; GPIO:uGPIO|SW_StatusR[17]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                                                                                                         ; GPIO:uGPIO|SW_StatusR[16]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                                                                                                         ; GPIO:uGPIO|SW_StatusR[15]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                                                                                                         ; GPIO:uGPIO|SW_StatusR[11]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                                                                 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                                                                                                          ; GPIO:uGPIO|SW_StatusR[9]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                                                                                                          ; GPIO:uGPIO|SW_StatusR[8]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                                                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[1]                                                                                                            ; miniUART:UART|CSReg[1]                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                                                                                                            ; miniUART:UART|CSReg[3]                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                                                                                                         ; GPIO:uGPIO|SW_StatusR[12]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                                                                                                         ; GPIO:uGPIO|SW_StatusR[14]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                                                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                                                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                                                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                                                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                                                                                                         ; GPIO:uGPIO|SW_StatusR[10]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                                                                                                          ; GPIO:uGPIO|SW_StatusR[7]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                                                                                                         ; GPIO:uGPIO|SW_StatusR[13]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                                                                                                  ; miniUART:UART|RxUnit:RxDev|Start                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                                                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                                                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                                                                                                          ; GPIO:uGPIO|SW_StatusR[6]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                                                                                                          ; GPIO:uGPIO|SW_StatusR[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                                                                                                         ; GPIO:uGPIO|KEY_StatusR[1]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                                                                                                         ; GPIO:uGPIO|KEY_StatusR[3]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                                                                                                          ; GPIO:uGPIO|SW_StatusR[3]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                                                                                                          ; GPIO:uGPIO|SW_StatusR[5]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                                                                                                          ; GPIO:uGPIO|SW_StatusR[4]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                                                                                                         ; GPIO:uGPIO|KEY_StatusR[2]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                                                                                                          ; GPIO:uGPIO|SW_StatusR[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                                                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                                                                                                          ; GPIO:uGPIO|SW_StatusR[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                                                                                                            ; miniUART:UART|CSReg[0]                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                                                                               ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                                                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                                                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                                                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                                                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                                                                                                    ; miniUART:UART|TxUnit:TxDev|TxD                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S8                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S9                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                                                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S9                                                                                             ; GPIO:uGPIO|key_detect:key2|c_state.S10                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S0                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S1                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                                                                            ; GPIO:uGPIO|key_detect:sw12|c_state.S12                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S12                                                                                             ; GPIO:uGPIO|key_detect:sw3|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                                                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S8                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S7                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S8                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S9                                                                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S10                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[6]                                                                                                ; miniUART:UART|TxUnit:TxDev|TReg[5]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[1]                                                                                                ; miniUART:UART|TxUnit:TxDev|TReg[0]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S5                                                                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S6                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S10                                                                                            ; GPIO:uGPIO|key_detect:sw11|c_state.S11                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                                                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S11                                                                                             ; GPIO:uGPIO|key_detect:sw5|c_state.S12                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                                                                            ; GPIO:uGPIO|key_detect:sw12|c_state.S14                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S13                                                                                             ; GPIO:uGPIO|key_detect:sw5|c_state.S14                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                                                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S4                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                                                                                                ; miniUART:UART|TxUnit:TxDev|TReg[1]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                                                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                                                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S8                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                                                                                                   ; TimerCounter:Timer|CounterR[31]                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.536 ns                                ; miniUART:UART|RxUnit:RxDev|outErr                                                                                                 ; miniUART:UART|CSReg[0]                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.539 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.560 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[4]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.564 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                                                                             ; miniUART:UART|ClkUnit:ClkDiv|ClkDiv33                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.574 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                                                                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.601 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                                                                               ; miniUART:UART|TxUnit:TxDev|TReg[6]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.617 ns                 ;
; 0.650 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S10                                                                                             ; GPIO:uGPIO|key_detect:sw5|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw0|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S4                                                                                              ; GPIO:uGPIO|key_detect:sw0|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S8                                                                                             ; GPIO:uGPIO|key_detect:key1|c_state.S9                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S3                                                                                             ; GPIO:uGPIO|key_detect:key3|c_state.S4                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S6                                                                                             ; GPIO:uGPIO|key_detect:key3|c_state.S7                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S7                                                                                             ; GPIO:uGPIO|key_detect:key2|c_state.S8                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                                                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S5                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S3                                                                                             ; GPIO:uGPIO|key_detect:key2|c_state.S4                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S6                                                                                             ; GPIO:uGPIO|key_detect:key1|c_state.S7                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                                                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S2                                                                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                                                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S2                                                                                              ; GPIO:uGPIO|key_detect:sw0|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                                                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                                                                            ; GPIO:uGPIO|key_detect:sw12|c_state.S13                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S12                                                                                            ; GPIO:uGPIO|key_detect:key1|c_state.S13                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S2                                                                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S1                                                                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S3                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[0]                                                                                              ; miniUART:UART|RxUnit:RxDev|DOut[0]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                                                                            ; GPIO:uGPIO|key_detect:sw12|c_state.S11                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S12                                                                                             ; GPIO:uGPIO|key_detect:sw0|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S1                                                                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S1                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S2                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                                                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S1                                                                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                                                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2                                                                                             ; GPIO:uGPIO|key_detect:key3|c_state.S3                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                                                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                                                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                                                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S7                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw0|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S7                                                                                             ; GPIO:uGPIO|key_detect:key1|c_state.S8                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S13                                                                                            ; GPIO:uGPIO|key_detect:key2|c_state.S14                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S0                                                                                             ; GPIO:uGPIO|key_detect:key1|c_state.S1                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S1                                                                                             ; GPIO:uGPIO|key_detect:key2|c_state.S2                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                                                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S2                                                                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S3                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                                                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S4                                                                                             ; GPIO:uGPIO|key_detect:key3|c_state.S5                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S4                                                                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8                                                                                             ; GPIO:uGPIO|key_detect:key3|c_state.S9                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S11                                                                                            ; GPIO:uGPIO|key_detect:key2|c_state.S12                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.667 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S14                                                                                            ; GPIO:uGPIO|KEY_StatusR[2]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.684 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.676 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.809 ns                   ; 5.485 ns                 ;
; 0.678 ns                                ; miniUART:UART|TxUnit:TxDev|TBuff[4]                                                                                               ; miniUART:UART|TxUnit:TxDev|TReg[4]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.692 ns                 ;
; 0.705 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S14                                                                                            ; GPIO:uGPIO|KEY_StatusR[3]                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.719 ns                 ;
; 0.708 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S4                                                                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S5                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.724 ns                 ;
; 0.709 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                                                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S9                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.725 ns                 ;
; 0.709 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S14                                                                                             ; GPIO:uGPIO|SW_StatusR[9]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.724 ns                 ;
; 0.712 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                                                                            ; GPIO:uGPIO|key_detect:sw11|c_state.S13                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.728 ns                 ;
; 0.713 ns                                ; miniUART:UART|TxUnit:TxDev|TBuff[2]                                                                                               ; miniUART:UART|TxUnit:TxDev|TReg[2]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.727 ns                 ;
; 0.714 ns                                ; miniUART:UART|TxUnit:TxDev|TBuff[3]                                                                                               ; miniUART:UART|TxUnit:TxDev|TReg[3]                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.728 ns                 ;
; 0.744 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S0                                                                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S1                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.760 ns                 ;
; 0.750 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw4|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.766 ns                 ;
; 0.751 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S0                                                                                             ; GPIO:uGPIO|key_detect:sw17|c_state.S1                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.767 ns                 ;
; 0.752 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S0                                                                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S1                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.768 ns                 ;
; 0.752 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S0                                                                                             ; GPIO:uGPIO|key_detect:sw13|c_state.S1                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.768 ns                 ;
; 0.753 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S0                                                                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S1                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.769 ns                 ;
; 0.754 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S0                                                                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S1                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.770 ns                 ;
; 0.761 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                                                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S2                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.777 ns                 ;
; 0.763 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw4|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.779 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S8                                                                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S9                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S8                                                                                              ; GPIO:uGPIO|key_detect:sw0|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.766 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                                                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.782 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S1                                                                                             ; GPIO:uGPIO|key_detect:sw15|c_state.S2                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                                                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S10                                                                                             ; GPIO:uGPIO|key_detect:sw7|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S10                                                                                            ; GPIO:uGPIO|key_detect:sw13|c_state.S11                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                                                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                                                                             ; GPIO:uGPIO|key_detect:sw3|c_state.S11                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.768 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S3                                                                                             ; GPIO:uGPIO|key_detect:sw15|c_state.S4                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.768 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                                                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S11                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S1                                                                                             ; GPIO:uGPIO|key_detect:sw13|c_state.S2                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                                                                              ; GPIO:uGPIO|key_detect:sw0|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                                                                             ; GPIO:uGPIO|key_detect:sw0|c_state.S14                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.770 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S9                                                                                             ; GPIO:uGPIO|key_detect:sw13|c_state.S10                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.770 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                                                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S14                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.771 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                                                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S4                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.771 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                                                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S6                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.771 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                                                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S7                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                                                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S2                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                                                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S5                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S5                                                                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S6                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                                                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S6                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                                                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S6                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S9                                                                                             ; GPIO:uGPIO|key_detect:sw17|c_state.S10                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S8                                                                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                                                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S10                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S8                                                                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                                                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                                                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                                                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S9                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S11                                                                                            ; GPIO:uGPIO|key_detect:sw17|c_state.S12                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S11                                                                                            ; GPIO:uGPIO|key_detect:sw13|c_state.S12                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                                                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S13                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S11                                                                                             ; GPIO:uGPIO|key_detect:sw0|c_state.S12                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                                                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S2                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.773 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S3                                                                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S4                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                               ;                                                                    ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                                                                  ; To                                                                                                                                                                                                                                                                                                      ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; RV32I:_RV32I|datapath:i_datapath|pc[0]                                                                                                                                                                                                                                                                ; RV32I:_RV32I|datapath:i_datapath|pc[0]                                                                                                                                                                                                                                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[192]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][192]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][181]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][176]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][176]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][174]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][174]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][151]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][126]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][126]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[120]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][120]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[108]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[87]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[29]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[181]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][160]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[154]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][154]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[171]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][171]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][171]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][171]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][164]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][164]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][158]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][158]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][147]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][147]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][144]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][92]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[57]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][192]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][192]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][182]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][182]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[168]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][168]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[169]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][169]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][169]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][169]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][170]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][170]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][167]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][167]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][167]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[162]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][156]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][156]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][158]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][158]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][152]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][152]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[143]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][143]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][142]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][142]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][141]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][141]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][143]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][140]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[138]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][138]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][126]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][126]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][120]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][120]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][106]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][100]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][100]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][100]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[96]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[92]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][92]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[76]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][77]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[72]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[73]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][75]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[69]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][192]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][192]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][185]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][185]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][184]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][184]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[182]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][183]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][183]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][172]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][172]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][168]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][168]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][161]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][161]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][163]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][144]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][144]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[132]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][132]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][129]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][129]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[125]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][124]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][121]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[116]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[112]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][112]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][115]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][115]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][96]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][99]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][90]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][90]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][77]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][77]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][72]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[70]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[71]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][71]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[34]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|regoutff ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|regoutff ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[191]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][191]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[188]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][188]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][181]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][181]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][179]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][179]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][177]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][177]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][173]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][173]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][170]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][170]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][169]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][169]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[165]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][165]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][154]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][149]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][125]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][123]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][123]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[114]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][114]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][62]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[19]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|regoutff  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][192]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][192]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][190]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][190]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[185]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][185]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][187]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][187]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][180]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][180]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][177]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][177]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[166]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][166]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[157]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][157]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[156]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][156]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][157]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][157]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][155]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][155]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[144]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][144]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][143]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][143]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][143]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][143]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][138]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][137]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][137]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][135]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][135]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][128]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][128]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[124]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][124]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[127]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][127]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[109]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][105]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][105]                                                                                                                                                                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                         ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                         ; To                                                                                                                                                                                                                                           ; From Clock                   ; To Clock                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[556] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[555] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[555] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[554] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[452] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9]                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[552] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[551] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                          ;                                                                                                                                                                                                                                              ;                              ;                              ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                      ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 7.906 ns   ; UART_RXD                     ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 7.904 ns   ; UART_RXD                     ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 7.903 ns   ; UART_RXD                     ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 7.654 ns   ; UART_RXD                     ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 7.192 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.988 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.988 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.987 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.987 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.985 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.985 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.983 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.983 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.978 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.977 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.977 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.977 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.976 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.973 ns   ; KEY[2]                       ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.945 ns   ; UART_RXD                     ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.942 ns   ; UART_RXD                     ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.826 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.777 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.776 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.775 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.775 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.774 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.773 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.773 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.772 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.769 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.767 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.765 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.763 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.761 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.760 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.759 ns   ; KEY[1]                       ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.610 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.609 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.609 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.608 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.608 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.607 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.607 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.603 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.601 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.600 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.600 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.599 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.599 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.597 ns   ; KEY[3]                       ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.497 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.497 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.497 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.495 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.495 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.494 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.494 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.492 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.492 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.491 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.491 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.491 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.488 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.488 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.486 ns   ; SW[13]                       ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.428 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.427 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.427 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.426 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.426 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.425 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.423 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.423 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.422 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.422 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.422 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.421 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.421 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.420 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.420 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.419 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.419 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.419 ns   ; SW[14]                       ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.418 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.417 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.416 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.416 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.415 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.412 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.410 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.407 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.405 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.405 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.404 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.402 ns   ; SW[16]                       ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.121 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.120 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.120 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.119 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.118 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.117 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.116 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.116 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.113 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.111 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.109 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.107 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.106 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.106 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.043 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.043 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.042 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.041 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.041 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.040 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.038 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.035 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.035 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.034 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.034 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.033 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.033 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.032 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.031 ns   ; SW[17]                       ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 6.004 ns   ; SW[15]                       ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 5.888 ns   ; KEY[0]                       ; reset_ff                                ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.790 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.789 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.785 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S13   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.775 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S1    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.768 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S8    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.768 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S3    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.765 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S4    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.764 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S2    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.762 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S9    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.762 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S6    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.756 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S12   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.753 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S10   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.748 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S14   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.748 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S7    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.743 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.742 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.741 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.741 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.739 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.739 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.738 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.737 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.736 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.734 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.716 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.712 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.711 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.710 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.708 ns   ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.698 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S3   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.697 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S6   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.697 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S5   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.696 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S4   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.695 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.694 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S12  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.693 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S14  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.693 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S7   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.690 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S10  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.688 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S11  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.686 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.685 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S2    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.682 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.682 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S0   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.680 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S13  ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.679 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.678 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S2   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.678 ns   ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S1   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.669 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.668 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S13   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.649 ns   ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S0    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.576 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.571 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S10   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.571 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.570 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S14   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.570 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.564 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S0    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.562 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.562 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.559 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S12   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.556 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.555 ns   ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.550 ns   ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S14   ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.550 ns   ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.549 ns   ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S0    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.548 ns   ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S3    ; CLOCK_27                     ;
; N/A                                     ; None                                                ; 2.547 ns   ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; CLOCK_27                     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                         ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 7.222 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 7.141 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 7.006 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.796 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.786 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.597 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.534 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.516 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.461 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.435 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.424 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 6.411 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.305 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.269 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.230 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.187 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.148 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.127 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.053 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.044 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.034 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.996 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.984 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.977 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.921 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.910 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.910 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.894 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.839 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.706 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.704 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.698 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.674 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.662 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.645 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.637 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 5.606 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.597 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.596 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.584 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.573 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 5.572 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.507 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.506 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.392 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 5.390 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.386 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 5.384 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 5.355 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.352 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 5.337 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.332 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.318 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.298 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.188 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.174 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.149 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 5.147 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.145 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.143 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.141 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.129 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.125 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.123 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.109 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.104 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.086 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.061 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.975 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.962 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.948 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.845 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.843 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.843 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.821 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.622 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.615 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.603 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.602 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.595 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.362 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.331 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.330 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.325 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 1.541 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.164 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.048 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.014 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.907 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.861 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.856 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.598 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.089 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.389 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.445 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.445 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.447 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.447 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.489 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.490 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.644 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.644 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.647 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.647 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.670 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.714 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.724 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.724 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.724 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.851 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.861 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.961 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.198 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.356 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.499 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.608 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.608 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.609 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.609 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.610 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.610 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.611 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.747 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.747 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.749 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.751 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.752 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.754 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.756 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.759 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.760 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.761 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.761 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.762 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.763 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.763 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.763 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.764 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.765 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.765 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.766 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.767 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.767 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.769 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.771 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.773 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.774 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.776 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.776 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.777 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.778 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.779 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.779 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.780 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.781 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.781 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.782 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.783 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.785 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.787 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.791 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.792 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.792 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.793 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.794 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.794 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.795 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.878 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.880 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.881 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.881 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.882 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.882 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.882 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.883 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.907 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.910 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.910 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.914 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.918 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.919 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.920 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.920 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.921 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.921 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.922 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.923 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.927 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.929 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.929 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.930 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.931 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.934 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -1.942 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.942 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.032 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.032 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.033 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.044 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S6                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.044 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S1                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.045 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.046 ns ; SW[7]                        ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.053 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S14                                                                                                                                                                                                       ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.053 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.057 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.057 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.059 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S0                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.060 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.063 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.064 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.068 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S3                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S2                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.072 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.074 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                                                                                                                                                                                       ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.076 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S4                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.190 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.206 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S9                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.214 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S10                                                                                                                                                                                                       ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.214 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S5                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.225 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                                                                                                                                                                                       ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.227 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S11                                                                                                                                                                                                       ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.227 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.258 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.263 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.263 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.267 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.267 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.270 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.270 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.273 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.275 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.276 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.276 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.278 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.279 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.280 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.280 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.300 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.301 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.302 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.304 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.306 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.310 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.312 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.315 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.316 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.316 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.317 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.320 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.320 ns ; SW[8]                        ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.325 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.326 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.329 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.332 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.332 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S1                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.334 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.340 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S14                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.340 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.341 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.341 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.419 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S0                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.438 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.439 ns ; SW[9]                        ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                                                                                                                                                                                         ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                                                                                                                                                                                        ; CLOCK_27                     ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                                                                                                                                                                                        ; CLOCK_27                     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 12 21:14:57 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3]" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[0]" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[1]" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: PLL "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: PLL "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: Found 99 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12]" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14]" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1" as buffer
    Info: Detected ripple clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0" as buffer
    Info: Detected gated clock "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 18.058 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10" and destination register "GPIO:uGPIO|LEDR_R[6]"
    Info: Fmax is 15.65 MHz (period= 63.884 ns)
    Info: + Largest memory to register requirement is 49.747 ns
        Info: + Setup relationship between source and destination is 50.000 ns
            Info: + Latch edge is 47.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.080 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X23_Y8_N27; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[6]'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source memory is 2.725 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.725 ns; Loc. = M4K_X26_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10'
                Info: Total cell delay = 0.661 ns ( 24.26 % )
                Info: Total interconnect delay = 2.064 ns ( 75.74 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 31.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y20; Fanout = 200; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19]'
        Info: 3: + IC(2.270 ns) + CELL(0.150 ns) = 5.413 ns; Loc. = LCCOMB_X20_Y17_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~12'
        Info: 4: + IC(1.021 ns) + CELL(0.150 ns) = 6.584 ns; Loc. = LCCOMB_X24_Y20_N20; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~13'
        Info: 5: + IC(1.191 ns) + CELL(0.271 ns) = 8.046 ns; Loc. = LCCOMB_X23_Y22_N22; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~14'
        Info: 6: + IC(0.258 ns) + CELL(0.419 ns) = 8.723 ns; Loc. = LCCOMB_X23_Y22_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~15'
        Info: 7: + IC(1.320 ns) + CELL(0.438 ns) = 10.481 ns; Loc. = LCCOMB_X20_Y17_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~16'
        Info: 8: + IC(0.240 ns) + CELL(0.150 ns) = 10.871 ns; Loc. = LCCOMB_X20_Y17_N30; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~19'
        Info: 9: + IC(1.799 ns) + CELL(0.275 ns) = 12.945 ns; Loc. = LCCOMB_X17_Y23_N0; Fanout = 4; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alusrc1[1]~11'
        Info: 10: + IC(0.470 ns) + CELL(0.413 ns) = 13.828 ns; Loc. = LCCOMB_X18_Y23_N6; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 14.231 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0'
        Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 14.629 ns; Loc. = LCCOMB_X18_Y23_N2; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0'
        Info: 13: + IC(0.282 ns) + CELL(0.150 ns) = 15.061 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0'
        Info: 14: + IC(0.254 ns) + CELL(0.150 ns) = 15.465 ns; Loc. = LCCOMB_X18_Y23_N26; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0'
        Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 15.871 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0'
        Info: 16: + IC(0.881 ns) + CELL(0.150 ns) = 16.902 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1'
        Info: 17: + IC(0.267 ns) + CELL(0.150 ns) = 17.319 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0'
        Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 17.715 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0'
        Info: 19: + IC(0.253 ns) + CELL(0.150 ns) = 18.118 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1'
        Info: 20: + IC(0.263 ns) + CELL(0.150 ns) = 18.531 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0'
        Info: 21: + IC(0.255 ns) + CELL(0.271 ns) = 19.057 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1'
        Info: 22: + IC(0.261 ns) + CELL(0.150 ns) = 19.468 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1'
        Info: 23: + IC(0.259 ns) + CELL(0.150 ns) = 19.877 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1'
        Info: 24: + IC(0.257 ns) + CELL(0.271 ns) = 20.405 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0'
        Info: 25: + IC(0.265 ns) + CELL(0.150 ns) = 20.820 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0'
        Info: 26: + IC(0.442 ns) + CELL(0.150 ns) = 21.412 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0'
        Info: 27: + IC(0.250 ns) + CELL(0.150 ns) = 21.812 ns; Loc. = LCCOMB_X24_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1'
        Info: 28: + IC(0.256 ns) + CELL(0.150 ns) = 22.218 ns; Loc. = LCCOMB_X24_Y23_N4; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1'
        Info: 29: + IC(0.257 ns) + CELL(0.271 ns) = 22.746 ns; Loc. = LCCOMB_X24_Y23_N24; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1'
        Info: 30: + IC(0.260 ns) + CELL(0.275 ns) = 23.281 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1'
        Info: 31: + IC(0.257 ns) + CELL(0.150 ns) = 23.688 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1'
        Info: 32: + IC(0.248 ns) + CELL(0.150 ns) = 24.086 ns; Loc. = LCCOMB_X24_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0'
        Info: 33: + IC(0.255 ns) + CELL(0.150 ns) = 24.491 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0'
        Info: 34: + IC(0.442 ns) + CELL(0.150 ns) = 25.083 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1'
        Info: 35: + IC(0.254 ns) + CELL(0.150 ns) = 25.487 ns; Loc. = LCCOMB_X25_Y23_N22; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal1~13'
        Info: 36: + IC(0.759 ns) + CELL(0.150 ns) = 26.396 ns; Loc. = LCCOMB_X24_Y19_N12; Fanout = 12; COMB Node = 'Addr_Decoder:Decoder|Equal1~14'
        Info: 37: + IC(2.559 ns) + CELL(0.275 ns) = 29.230 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 4; COMB Node = 'GPIO:uGPIO|LEDG_R[0]~10'
        Info: 38: + IC(0.260 ns) + CELL(0.150 ns) = 29.640 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 4; COMB Node = 'GPIO:uGPIO|LEDG_R[0]~21'
        Info: 39: + IC(0.260 ns) + CELL(0.150 ns) = 30.050 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 18; COMB Node = 'GPIO:uGPIO|LEDR_R[7]~0'
        Info: 40: + IC(0.979 ns) + CELL(0.660 ns) = 31.689 ns; Loc. = LCFF_X23_Y8_N27; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[6]'
        Info: Total cell delay = 10.882 ns ( 34.34 % )
        Info: Total interconnect delay = 20.807 ns ( 65.66 % )
Info: Slack time is -6.085 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]" and destination register "RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3]"
    Info: + Largest register to register requirement is 14.844 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 72.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 47.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -10.192 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination register is 2.662 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 3625; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X24_Y16_N21; Fanout = 2; REG Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3]'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.125 ns ( 79.83 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 12.854 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.870 ns) = 2.922 ns; Loc. = M4K_X13_Y21; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10'
                Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 5.915 ns; Loc. = M4K_X13_Y21; Fanout = 6; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]'
                Info: 5: + IC(1.278 ns) + CELL(0.398 ns) = 7.591 ns; Loc. = LCCOMB_X17_Y20_N24; Fanout = 6; COMB Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0'
                Info: 6: + IC(0.288 ns) + CELL(0.275 ns) = 8.154 ns; Loc. = LCCOMB_X17_Y20_N0; Fanout = 3; COMB Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2'
                Info: 7: + IC(1.470 ns) + CELL(0.150 ns) = 9.774 ns; Loc. = LCCOMB_X27_Y23_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0'
                Info: 8: + IC(1.606 ns) + CELL(0.000 ns) = 11.380 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl'
                Info: 9: + IC(1.324 ns) + CELL(0.150 ns) = 12.854 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 57; REG Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]'
                Info: Total cell delay = 4.836 ns ( 37.62 % )
                Info: Total interconnect delay = 8.018 ns ( 62.38 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 20.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 57; REG Node = 'RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4]'
        Info: 2: + IC(0.490 ns) + CELL(0.150 ns) = 0.640 ns; Loc. = LCCOMB_X19_Y23_N30; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add0~1'
        Info: 3: + IC(0.414 ns) + CELL(0.150 ns) = 1.204 ns; Loc. = LCCOMB_X18_Y23_N6; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0'
        Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0'
        Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.005 ns; Loc. = LCCOMB_X18_Y23_N2; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0'
        Info: 6: + IC(0.282 ns) + CELL(0.150 ns) = 2.437 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0'
        Info: 7: + IC(0.254 ns) + CELL(0.150 ns) = 2.841 ns; Loc. = LCCOMB_X18_Y23_N26; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0'
        Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 3.247 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0'
        Info: 9: + IC(0.881 ns) + CELL(0.150 ns) = 4.278 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1'
        Info: 10: + IC(0.267 ns) + CELL(0.150 ns) = 4.695 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0'
        Info: 11: + IC(0.246 ns) + CELL(0.150 ns) = 5.091 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0'
        Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 5.494 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1'
        Info: 13: + IC(0.263 ns) + CELL(0.150 ns) = 5.907 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0'
        Info: 14: + IC(0.255 ns) + CELL(0.271 ns) = 6.433 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1'
        Info: 15: + IC(0.261 ns) + CELL(0.150 ns) = 6.844 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1'
        Info: 16: + IC(0.259 ns) + CELL(0.150 ns) = 7.253 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1'
        Info: 17: + IC(0.257 ns) + CELL(0.271 ns) = 7.781 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0'
        Info: 18: + IC(0.265 ns) + CELL(0.150 ns) = 8.196 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0'
        Info: 19: + IC(0.442 ns) + CELL(0.150 ns) = 8.788 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0'
        Info: 20: + IC(0.250 ns) + CELL(0.150 ns) = 9.188 ns; Loc. = LCCOMB_X24_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1'
        Info: 21: + IC(0.256 ns) + CELL(0.150 ns) = 9.594 ns; Loc. = LCCOMB_X24_Y23_N4; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1'
        Info: 22: + IC(0.257 ns) + CELL(0.271 ns) = 10.122 ns; Loc. = LCCOMB_X24_Y23_N24; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1'
        Info: 23: + IC(0.260 ns) + CELL(0.275 ns) = 10.657 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 3; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1'
        Info: 24: + IC(0.257 ns) + CELL(0.150 ns) = 11.064 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1'
        Info: 25: + IC(0.248 ns) + CELL(0.150 ns) = 11.462 ns; Loc. = LCCOMB_X24_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0'
        Info: 26: + IC(0.255 ns) + CELL(0.150 ns) = 11.867 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0'
        Info: 27: + IC(0.442 ns) + CELL(0.150 ns) = 12.459 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1'
        Info: 28: + IC(0.254 ns) + CELL(0.150 ns) = 12.863 ns; Loc. = LCCOMB_X25_Y23_N22; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal1~13'
        Info: 29: + IC(0.759 ns) + CELL(0.150 ns) = 13.772 ns; Loc. = LCCOMB_X24_Y19_N12; Fanout = 12; COMB Node = 'Addr_Decoder:Decoder|Equal1~14'
        Info: 30: + IC(0.309 ns) + CELL(0.150 ns) = 14.231 ns; Loc. = LCCOMB_X24_Y19_N6; Fanout = 13; COMB Node = 'Addr_Decoder:Decoder|Equal2~0'
        Info: 31: + IC(0.810 ns) + CELL(0.150 ns) = 15.191 ns; Loc. = LCCOMB_X23_Y18_N8; Fanout = 7; COMB Node = 'miniUART:UART|always1~2'
        Info: 32: + IC(0.991 ns) + CELL(0.150 ns) = 16.332 ns; Loc. = LCCOMB_X19_Y19_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[3]~141'
        Info: 33: + IC(0.259 ns) + CELL(0.150 ns) = 16.741 ns; Loc. = LCCOMB_X19_Y19_N18; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[3]~142'
        Info: 34: + IC(0.919 ns) + CELL(0.150 ns) = 17.810 ns; Loc. = LCCOMB_X24_Y19_N22; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[3]~143'
        Info: 35: + IC(0.249 ns) + CELL(0.150 ns) = 18.209 ns; Loc. = LCCOMB_X24_Y19_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[3]~144'
        Info: 36: + IC(0.254 ns) + CELL(0.150 ns) = 18.613 ns; Loc. = LCCOMB_X24_Y19_N18; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[3]~145'
        Info: 37: + IC(0.247 ns) + CELL(0.150 ns) = 19.010 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[3]~146'
        Info: 38: + IC(0.240 ns) + CELL(0.150 ns) = 19.400 ns; Loc. = LCCOMB_X24_Y19_N14; Fanout = 31; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|rd_data[3]~147'
        Info: 39: + IC(1.163 ns) + CELL(0.366 ns) = 20.929 ns; Loc. = LCFF_X24_Y16_N21; Fanout = 2; REG Node = 'RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3]'
        Info: Total cell delay = 6.404 ns ( 30.60 % )
        Info: Total interconnect delay = 14.525 ns ( 69.40 % )
Warning: Can't achieve timing requirement Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' along 1024 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Slack time is 5.673 ns for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]" and destination register "sld_hub:auto_hub|tdo"
    Info: Fmax is 115.55 MHz (period= 8.654 ns)
    Info: + Largest register to register requirement is 9.792 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.006 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.426 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 4.426 ns; Loc. = LCFF_X45_Y13_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
                Info: Total cell delay = 0.537 ns ( 12.13 % )
                Info: Total interconnect delay = 3.889 ns ( 87.87 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X43_Y12_N11; Fanout = 26; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
                Info: Total cell delay = 0.537 ns ( 12.15 % )
                Info: Total interconnect delay = 3.883 ns ( 87.85 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y12_N11; Fanout = 26; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
        Info: 2: + IC(1.259 ns) + CELL(0.242 ns) = 1.501 ns; Loc. = LCCOMB_X45_Y13_N30; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable'
        Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 1.908 ns; Loc. = LCCOMB_X45_Y13_N22; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0'
        Info: 4: + IC(0.262 ns) + CELL(0.420 ns) = 2.590 ns; Loc. = LCCOMB_X45_Y13_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 3.117 ns; Loc. = LCCOMB_X45_Y13_N14; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.643 ns; Loc. = LCCOMB_X45_Y13_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 7: + IC(0.242 ns) + CELL(0.150 ns) = 4.035 ns; Loc. = LCCOMB_X45_Y13_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.119 ns; Loc. = LCFF_X45_Y13_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.596 ns ( 38.75 % )
        Info: Total interconnect delay = 2.523 ns ( 61.25 % )
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "miniUART:UART|TxUnit:TxDev|TReg[7]" and destination register "miniUART:UART|TxUnit:TxDev|TReg[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART|TxUnit:TxDev|TReg[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y21_N8; Fanout = 1; COMB Node = 'miniUART:UART|TxUnit:TxDev|TReg[7]~15'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART|TxUnit:TxDev|TReg[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 47.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 47.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.650 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART|TxUnit:TxDev|TReg[7]'
                Info: Total cell delay = 0.537 ns ( 20.26 % )
                Info: Total interconnect delay = 2.113 ns ( 79.74 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.650 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART|TxUnit:TxDev|TReg[7]'
                Info: Total cell delay = 0.537 ns ( 20.26 % )
                Info: Total interconnect delay = 2.113 ns ( 79.74 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y10_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 22.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 22.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination register is 2.618 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 3625; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
                Info: Total cell delay = 0.537 ns ( 20.51 % )
                Info: Total interconnect delay = 2.081 ns ( 79.49 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source register is 2.618 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 3625; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
                Info: Total cell delay = 0.537 ns ( 20.51 % )
                Info: Total interconnect delay = 2.081 ns ( 79.49 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:auto_hub|tdo_bypass_reg" and destination register "sld_hub:auto_hub|tdo_bypass_reg"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y13_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo_bypass_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.425 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 4.425 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
                Info: Total cell delay = 0.537 ns ( 12.14 % )
                Info: Total interconnect delay = 3.888 ns ( 87.86 % )
            Info: - Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.425 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 4.425 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
                Info: Total cell delay = 0.537 ns ( 12.14 % )
                Info: Total interconnect delay = 3.888 ns ( 87.86 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[3]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 7.906 ns
    Info: + Longest pin to register delay is 8.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(6.168 ns) + CELL(0.150 ns) = 7.200 ns; Loc. = LCCOMB_X15_Y19_N20; Fanout = 2; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1'
        Info: 3: + IC(0.280 ns) + CELL(0.271 ns) = 7.751 ns; Loc. = LCCOMB_X15_Y19_N22; Fanout = 3; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~2'
        Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 8.160 ns; Loc. = LCCOMB_X15_Y19_N10; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.244 ns; Loc. = LCFF_X15_Y19_N11; Fanout = 4; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]'
        Info: Total cell delay = 1.537 ns ( 18.64 % )
        Info: Total interconnect delay = 6.707 ns ( 81.36 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X15_Y19_N11; Fanout = 4; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[3]'
        Info: Total cell delay = 0.537 ns ( 20.19 % )
        Info: Total interconnect delay = 2.123 ns ( 79.81 % )
Info: tco from clock "CLOCK_27" to destination pin "LEDR[7]" through register "GPIO:uGPIO|LEDR_R[7]" is 7.222 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X24_Y13_N5; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[7]'
        Info: Total cell delay = 0.537 ns ( 20.27 % )
        Info: Total interconnect delay = 2.112 ns ( 79.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N5; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[7]'
        Info: 2: + IC(3.883 ns) + CELL(2.798 ns) = 6.681 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LEDR[7]'
        Info: Total cell delay = 2.798 ns ( 41.88 % )
        Info: Total interconnect delay = 3.883 ns ( 58.12 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 1.541 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X34_Y15_N19; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]'
        Info: Total cell delay = 0.537 ns ( 12.15 % )
        Info: Total interconnect delay = 3.883 ns ( 87.85 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.145 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.912 ns) + CELL(0.149 ns) = 3.061 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.145 ns; Loc. = LCFF_X34_Y15_N19; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]'
        Info: Total cell delay = 0.233 ns ( 7.41 % )
        Info: Total interconnect delay = 2.912 ns ( 92.59 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Tue Nov 12 21:15:06 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:04


