// Seed: 780038552
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_8 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input supply0 id_5
    , id_14,
    input wor void id_6,
    input tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    output wand id_10,
    input wire id_11,
    input uwire id_12
);
  wire id_15;
  wire id_16;
  genvar id_17;
  assign id_17 = id_0;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_18,
      id_15,
      id_14,
      id_14,
      id_18,
      id_14,
      id_18,
      id_18,
      id_18
  );
endmodule
