# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 4.4.0-72-generic
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project riscv
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ctrl.v was successful with warnings.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of ex_mem.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of llbit_reg.v was successful.
# Compile of mem.v was successful.
# Compile of mem_wb.v was successful.
# Compile of openriscv.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regfile.v was successful.
# Compile of wishbone_bus_if.v was successful.
# Compile of bootloader_rom.v was successful.
# Compile of data_ram.v was successful.
# Compile of flash_rom.v was successful.
# Compile of openriscv_min_sopc.v was successful.
# Compile of openriscv_min_sopc_tb.v was successful.
# Compile of phy_bus_addr_conv.v was successful.
# Compile of async.v was successful.
# Compile of raminfr.v was successful.
# Compile of timescale.v was successful.
# Compile of uart_debug_if.v was successful.
# Compile of uart_defines.v was successful.
# Compile of uart_receiver.v was successful.
# Compile of uart_regs.v was successful.
# Compile of uart_rfifo.v was successful.
# Compile of uart_sync_flops.v was successful.
# Compile of uart_tfifo.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_transmitter.v was successful.
# Compile of uart_wb.v was successful.
# Compile of wb_conmax_arb.v was successful.
# Compile of wb_conmax_defines.v was successful.
# Compile of wb_conmax_master_if.v was successful.
# Compile of wb_conmax_msel.v was successful.
# Compile of wb_conmax_pri_dec.v was successful.
# Compile of wb_conmax_pri_enc.v was successful.
# Compile of wb_conmax_rf.v was successful.
# Compile of wb_conmax_slave_if.v was successful.
# Compile of wb_conmax_top.v was successful.
# Compile of csr.v was successful.
# Compile of config_string_and_timer.v was successful.
# Compile of mmu_conv.v was successful.
# 46 compiles, 0 failed with no errors. 
# Compile of ex.v was successful.
# Compile of ex_mem.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of llbit_reg.v was successful.
# Compile of mem.v was successful.
# Compile of mem_wb.v was successful.
# Compile of openriscv.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regfile.v was successful.
# Compile of wishbone_bus_if.v was successful.
# Compile of bootloader_rom.v was successful.
# Compile of data_ram.v was successful.
# Compile of flash_rom.v was successful.
# Compile of openriscv_min_sopc.v was successful.
# Compile of openriscv_min_sopc_tb.v was successful.
# Compile of phy_bus_addr_conv.v was successful.
# Compile of async.v was successful.
# Compile of raminfr.v was successful.
# Compile of timescale.v was successful.
# Compile of uart_debug_if.v was successful.
# Compile of uart_defines.v was successful.
# Compile of uart_receiver.v was successful.
# Compile of uart_regs.v was successful.
# Compile of uart_rfifo.v was successful.
# Compile of uart_sync_flops.v was successful.
# Compile of uart_tfifo.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_transmitter.v was successful.
# Compile of uart_wb.v was successful.
# Compile of wb_conmax_arb.v was successful.
# Compile of wb_conmax_defines.v was successful.
# Compile of wb_conmax_master_if.v was successful.
# Compile of wb_conmax_msel.v was successful.
# Compile of wb_conmax_pri_dec.v was successful.
# Compile of wb_conmax_pri_enc.v was successful.
# Compile of wb_conmax_rf.v was successful.
# Compile of wb_conmax_slave_if.v was successful.
# Compile of wb_conmax_top.v was successful.
# Compile of csr.v was successful.
# Compile of config_string_and_timer.v was successful.
# Compile of mmu_conv.v was successful.
# 46 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.openriscv_min_sopc_tb
# vsim -voptargs=+acc work.openriscv_min_sopc_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_receiver(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "wb_conmax_arb(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_transmitter(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "openriscv_min_sopc_tb(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_wb(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "div(fast)".
# Loading work.openriscv_min_sopc_tb(fast)
# Loading work.openriscv_min_sopc(fast)
# Loading work.phy_bus_addr_conv(fast)
# Loading work.openriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.ctrl(fast)
# Loading work.div(fast)
# Loading work.LLbit_reg(fast)
# Loading work.csr(fast)
# Loading work.mmu_conv(fast)
# Loading work.wishbone_bus_if(fast)
# Loading work.wishbone_bus_if(fast__1)
# Loading work.data_ram(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.config_string_and_timer(fast)
# Loading work.wb_conmax_top(fast)
# Loading work.wb_conmax_master_if(fast)
# Loading work.wb_conmax_slave_if(fast)
# Loading work.wb_conmax_arb(fast)
# Loading work.wb_conmax_msel(fast)
# Loading work.wb_conmax_pri_enc(fast)
# Loading work.wb_conmax_pri_dec(fast)
# Loading work.wb_conmax_rf(fast)
# ** Warning: (vsim-3015) /home/shyo/openriscv/src/cpu/openriscv.v(674): [PCDPC] - Port size (12 or 12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: /home/shyo/openriscv/src/cpu/mem.v(65).
#         Region: /openriscv_min_sopc_tb/openriscv_min_sopc0/openriscv0/mem0
run -a
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output
# 
# reiko
# plic_ndevs = 0
# ../machine/misaligned_ldst.c:14: machine mode: misaligned_load_trap()
# ../machine/misaligned_ldst.c:59: machine mode: misaligned_store_trap()
# mem_size = 01000000
# ==== begin: memcpy ====
# memcpy 80400000 / 80497049
# memcpy 80401000 / 80497049
# memcpy 80402000 / 80497049
# memcpy 80403000 / 80497049
# memcpy 80404000 / 80497049
# memcpy 80405000 / 80497049
# memcpy 80406000 / 80497049
# memcpy 80407000 / 80497049
# memcpy 80408000 / 80497049
# memcpy 80409000 / 80497049
# memcpy 8040a000 / 80497049
# memcpy 8040b000 / 80497049
# memcpy 8040c000 / 80497049
# memcpy 8040d000 / 80497049
# memcpy 8040e000 / 80497049
# memcpy 8040f000 / 80497049
# memcpy 80410000 / 80497049
# memcpy 80411000 / 80497049
# memcpy 80412000 / 80497049
# memcpy 80413000 / 80497049
# memcpy 80414000 / 80497049
# memcpy 80415000 / 80497049
# memcpy 80416000 / 80497049
# memcpy 80417000 / 80497049
# memcpy 80418000 / 80497049
# memcpy 80419000 / 80497049
# memcpy 8041a000 / 80497049
# memcpy 8041b000 / 80497049
# memcpy 8041c000 / 80497049
# memcpy 8041d000 / 80497049
# memcpy 8041e000 / 80497049
# memcpy 8041f000 / 80497049
# memcpy 80420000 / 80497049
# memcpy 80421000 / 80497049
# memcpy 80422000 / 80497049
# memcpy 80423000 / 80497049
# memcpy 80424000 / 80497049
# memcpy 80425000 / 80497049
# memcpy 80426000 / 80497049
# memcpy 80427000 / 80497049
# memcpy 80428000 / 80497049
# memcpy 80429000 / 80497049
# memcpy 8042a000 / 80497049
# memcpy 8042b000 / 80497049
# memcpy 8042c000 / 80497049
# memcpy 8042d000 / 80497049
# memcpy 8042e000 / 80497049
# memcpy 8042f000 / 80497049
# memcpy 80430000 / 80497049
# memcpy 80431000 / 80497049
# memcpy 80432000 / 80497049
# memcpy 80433000 / 80497049
# memcpy 80434000 / 80497049
# memcpy 80435000 / 80497049
# memcpy 80436000 / 80497049
# memcpy 80437000 / 80497049
# memcpy 80438000 / 80497049
# memcpy 80439000 / 80497049
# memcpy 8043a000 / 80497049
# memcpy 8043b000 / 80497049
# memcpy 8043c000 / 80497049
# memcpy 8043d000 / 80497049
# memcpy 8043e000 / 80497049
# memcpy 8043f000 / 80497049
# memcpy 80440000 / 80497049
memcpy 80441000Compile of config_string_and_timer.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/shyo/openriscv/src/modelsim_tb/openriscv_min_sopc.v(239): (vopt-2685) [TFMPC] - Too few port connections for 'config_string_and_timer0'.  Expected 13, found 12.
# ** Warning: /home/shyo/openriscv/src/modelsim_tb/openriscv_min_sopc.v(239): (vopt-2718) [TFMPC] - Missing connection for port 'cpu_clk'.
# Loading work.openriscv_min_sopc_tb(fast)
# Loading work.openriscv_min_sopc(fast)
# Loading work.phy_bus_addr_conv(fast)
# Loading work.openriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.ctrl(fast)
# Loading work.div(fast)
# Loading work.LLbit_reg(fast)
# Loading work.csr(fast)
# Loading work.mmu_conv(fast)
# Loading work.wishbone_bus_if(fast)
# Loading work.wishbone_bus_if(fast__1)
# Loading work.data_ram(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.config_string_and_timer(fast)
# Loading work.wb_conmax_top(fast)
# Loading work.wb_conmax_master_if(fast)
# Loading work.wb_conmax_slave_if(fast)
# Loading work.wb_conmax_arb(fast)
# Loading work.wb_conmax_msel(fast)
# Loading work.wb_conmax_pri_enc(fast)
# Loading work.wb_conmax_pri_dec(fast)
# Loading work.wb_conmax_rf(fast)
# ** Warning: (vsim-3015) /home/shyo/openriscv/src/cpu/openriscv.v(674): [PCDPC] - Port size (12 or 12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: /home/shyo/openriscv/src/cpu/mem.v(65).
#         Region: /openriscv_min_sopc_tb/openriscv_min_sopc0/openriscv0/mem0
run -a
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output
# 
# reiko
# plic_ndevs = 0
# ../machine/minit.c:118: assertion failed: read_csr(mip) & MIP_MTIP
# Compile of openriscv_min_sopc.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of ex_mem.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of llbit_reg.v was successful.
# Compile of mem.v was successful.
# Compile of mem_wb.v was successful.
# Compile of openriscv.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regfile.v was successful.
# Compile of wishbone_bus_if.v was successful.
# Compile of bootloader_rom.v was successful.
# Compile of data_ram.v was successful.
# Compile of flash_rom.v was successful.
# Compile of openriscv_min_sopc.v was successful.
# Compile of openriscv_min_sopc_tb.v was successful.
# Compile of phy_bus_addr_conv.v was successful.
# Compile of async.v was successful.
# Compile of raminfr.v was successful.
# Compile of timescale.v was successful.
# Compile of uart_debug_if.v was successful.
# Compile of uart_defines.v was successful.
# Compile of uart_receiver.v was successful.
# Compile of uart_regs.v was successful.
# Compile of uart_rfifo.v was successful.
# Compile of uart_sync_flops.v was successful.
# Compile of uart_tfifo.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_transmitter.v was successful.
# Compile of uart_wb.v was successful.
# Compile of wb_conmax_arb.v was successful.
# Compile of wb_conmax_defines.v was successful.
# Compile of wb_conmax_master_if.v was successful.
# Compile of wb_conmax_msel.v was successful.
# Compile of wb_conmax_pri_dec.v was successful.
# Compile of wb_conmax_pri_enc.v was successful.
# Compile of wb_conmax_rf.v was successful.
# Compile of wb_conmax_slave_if.v was successful.
# Compile of wb_conmax_top.v was successful.
# Compile of csr.v was successful.
# Compile of config_string_and_timer.v was successful.
# Compile of mmu_conv.v was successful.
# 46 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.openriscv_min_sopc_tb(fast)
# Loading work.openriscv_min_sopc(fast)
# Loading work.phy_bus_addr_conv(fast)
# Loading work.openriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.ctrl(fast)
# Loading work.div(fast)
# Loading work.LLbit_reg(fast)
# Loading work.csr(fast)
# Loading work.mmu_conv(fast)
# Loading work.wishbone_bus_if(fast)
# Loading work.wishbone_bus_if(fast__1)
# Loading work.data_ram(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.config_string_and_timer(fast)
# Loading work.wb_conmax_top(fast)
# Loading work.wb_conmax_master_if(fast)
# Loading work.wb_conmax_slave_if(fast)
# Loading work.wb_conmax_arb(fast)
# Loading work.wb_conmax_msel(fast)
# Loading work.wb_conmax_pri_enc(fast)
# Loading work.wb_conmax_pri_dec(fast)
# Loading work.wb_conmax_rf(fast)
# ** Warning: (vsim-3015) /home/shyo/openriscv/src/cpu/openriscv.v(674): [PCDPC] - Port size (12 or 12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: /home/shyo/openriscv/src/cpu/mem.v(65).
#         Region: /openriscv_min_sopc_tb/openriscv_min_sopc0/openriscv0/mem0
run -a
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output
# 
# reiko
# plic_ndevs = 0
# ../machine/minit.c:118: assertion failed: read_csr(mip) & MIP_MTIP
do /home/shyo/openriscv/modelsim/wave.do
restart
# Loading work.openriscv_min_sopc_tb(fast)
# Loading work.openriscv_min_sopc(fast)
# Loading work.phy_bus_addr_conv(fast)
# Loading work.openriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.ctrl(fast)
# Loading work.div(fast)
# Loading work.LLbit_reg(fast)
# Loading work.csr(fast)
# Loading work.mmu_conv(fast)
# Loading work.wishbone_bus_if(fast)
# Loading work.wishbone_bus_if(fast__1)
# Loading work.data_ram(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.config_string_and_timer(fast)
# Loading work.wb_conmax_top(fast)
# Loading work.wb_conmax_master_if(fast)
# Loading work.wb_conmax_slave_if(fast)
# Loading work.wb_conmax_arb(fast)
# Loading work.wb_conmax_msel(fast)
# Loading work.wb_conmax_pri_enc(fast)
# Loading work.wb_conmax_pri_dec(fast)
# Loading work.wb_conmax_rf(fast)
# ** Warning: (vsim-3015) /home/shyo/openriscv/src/cpu/openriscv.v(674): [PCDPC] - Port size (12 or 12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: /home/shyo/openriscv/src/cpu/mem.v(65).
#         Region: /openriscv_min_sopc_tb/openriscv_min_sopc0/openriscv0/mem0
run -a
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output
# 
# reiko
# plic_ndevs = 0
# ../machine/minit.c:118: assertion failed: read_csr(mip) & MIP_MTIP
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of ex_mem.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of llbit_reg.v was successful.
# Compile of mem.v was successful.
# Compile of mem_wb.v was successful.
# Compile of openriscv.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regfile.v was successful.
# Compile of wishbone_bus_if.v was successful.
# Compile of bootloader_rom.v was successful.
# Compile of data_ram.v was successful.
# Compile of flash_rom.v was successful.
# Compile of openriscv_min_sopc.v was successful.
# Compile of openriscv_min_sopc_tb.v was successful.
# Compile of phy_bus_addr_conv.v was successful.
# Compile of async.v was successful.
# Compile of raminfr.v was successful.
# Compile of timescale.v was successful.
# Compile of uart_debug_if.v was successful.
# Compile of uart_defines.v was successful.
# Compile of uart_receiver.v was successful.
# Compile of uart_regs.v was successful.
# Compile of uart_rfifo.v was successful.
# Compile of uart_sync_flops.v was successful.
# Compile of uart_tfifo.v was successful.
# Compile of uart_top.v was successful.
# Compile of uart_transmitter.v was successful.
# Compile of uart_wb.v was successful.
# Compile of wb_conmax_arb.v was successful.
# Compile of wb_conmax_defines.v was successful.
# Compile of wb_conmax_master_if.v was successful.
# Compile of wb_conmax_msel.v was successful.
# Compile of wb_conmax_pri_dec.v was successful.
# Compile of wb_conmax_pri_enc.v was successful.
# Compile of wb_conmax_rf.v was successful.
# Compile of wb_conmax_slave_if.v was successful.
# Compile of wb_conmax_top.v was successful.
# Compile of csr.v was successful.
# Compile of config_string_and_timer.v was successful.
# Compile of mmu_conv.v was successful.
# 46 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.openriscv_min_sopc_tb(fast)

restart
# Loading work.openriscv_min_sopc(fast)
# Loading work.phy_bus_addr_conv(fast)
# Loading work.openriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.ctrl(fast)
# Loading work.div(fast)
# Loading work.LLbit_reg(fast)
# Loading work.csr(fast)
# Loading work.mmu_conv(fast)
# Loading work.wishbone_bus_if(fast)
# Loading work.wishbone_bus_if(fast__1)
# Loading work.data_ram(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.config_string_and_timer(fast)
# Loading work.wb_conmax_top(fast)
# Loading work.wb_conmax_master_if(fast)
# Loading work.wb_conmax_slave_if(fast)
# Loading work.wb_conmax_arb(fast)
# Loading work.wb_conmax_msel(fast)
# Loading work.wb_conmax_pri_enc(fast)
# Loading work.wb_conmax_pri_dec(fast)
# Loading work.wb_conmax_rf(fast)
# ** Warning: (vsim-3015) /home/shyo/openriscv/src/cpu/openriscv.v(674): [PCDPC] - Port size (12 or 12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: /home/shyo/openriscv/src/cpu/mem.v(65).
#         Region: /openriscv_min_sopc_tb/openriscv_min_sopc0/openriscv0/mem0

# Loading work.openriscv_min_sopc_tb(fast)
# Loading work.openriscv_min_sopc(fast)
# Loading work.phy_bus_addr_conv(fast)
# Loading work.openriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.ctrl(fast)
# Loading work.div(fast)
# Loading work.LLbit_reg(fast)
# Loading work.csr(fast)
# Loading work.mmu_conv(fast)
# Loading work.wishbone_bus_if(fast)
# Loading work.wishbone_bus_if(fast__1)
# Loading work.data_ram(fast)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading work.uart_debug_if(fast)
# Loading work.config_string_and_timer(fast)
# Loading work.wb_conmax_top(fast)
# Loading work.wb_conmax_master_if(fast)
# Loading work.wb_conmax_slave_if(fast)
# Loading work.wb_conmax_arb(fast)
# Loading work.wb_conmax_msel(fast)
# Loading work.wb_conmax_pri_enc(fast)
# Loading work.wb_conmax_pri_dec(fast)
# Loading work.wb_conmax_rf(fast)
# ** Warning: (vsim-3015) /home/shyo/openriscv/src/cpu/openriscv.v(674): [PCDPC] - Port size (12 or 12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: /home/shyo/openriscv/src/cpu/mem.v(65).
#         Region: /openriscv_min_sopc_tb/openriscv_min_sopc0/openriscv0/mem0
run -a
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (openriscv_min_sopc_tb.openriscv_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output
# 
# reiko
# plic_ndevs = 0
# ../machine/misaligned_ldst.c:14: machine mode: misaligned_load_trap()
# ../machine/misaligned_ldst.c:59: machine mode: misaligned_store_trap()
# mem_size = 01000000
# ==== begin: memcpy ====
# memcpy 80400000 / 80497049
# memcpy 80401000 / 80497049
# memcpy 80402000 / 80497049
# memcpy 80403000 / 80497049
# memcpy 80404000 / 80497049
# memcpy 80405000 / 80497049
# memcpy 80406000 / 80497049
# memcpy 80407000 / 80497049
# memcpy 80408000 / 80497049
# memcpy 80409000 / 80497049
# memcpy 8040a000 / 80497049
# memcpy 8040b000 / 80497049
# memcpy 8040c000 / 80497049
# memcpy 8040d000 / 80497049
# memcpy 8040e000 / 80497049
# memcpy 8040f000 / 80497049
# memcpy 80410000 / 80497049
# memcpy 80411000 / 80497049
# memcpy 80412000 / 80497049
# memcpy 80413000 / 80497049
# memcpy 80414000 / 80497049
# memcpy 80415000 / 80497049
# memcpy 80416000 / 80497049
# memcpy 80417000 / 80497049
# memcpy 80418000 / 80497049
# memcpy 80419000 / 80497049
# memcpy 8041a000 / 80497049
# memcpy 8041b000 / 80497049
# memcpy 8041c000 / 80497049
# memcpy 8041d000 / 80497049
# memcpy 8041e000 / 80497049
# memcpy 8041f000 / 80497049
# memcpy 80420000 / 80497049
# memcpy 80421000 / 80497049
# memcpy 80422000 / 80497049
# memcpy 80423000 / 80497049
# memcpy 80424000 / 80497049
# memcpy 80425000 / 80497049
# memcpy 80426000 / 80497049
# memcpy 80427000 / 80497049
# memcpy 80428000 / 80497049
# memcpy 80429000 / 80497049
