# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do flopr_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/thiag/Downloads/MIPS/Entrega\ 1/Flopr/Flopr {C:/Users/thiag/Downloads/MIPS/Entrega 1/Flopr/Flopr/flopr.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# 
# vlog -sv -work work +incdir+C:/Users/thiag/Downloads/MIPS/Entrega\ 1/Flopr/Flopr/Testbench {C:/Users/thiag/Downloads/MIPS/Entrega 1/Flopr/Flopr/Testbench/flopr_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module flopr_tb
# 
# Top level modules:
# 	flopr_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  flopr_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps flopr_tb 
# Loading sv_std.std
# Loading work.flopr_tb
# Loading work.flopr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# | CLK | RST | D | Q |
# ---------------
# | 0 | 1 | 0 | 0 | OK
# | 1 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 0 | OK
# | 1 | 1 | 1 | 0 | OK
# | 0 | 0 | 1 | 0 | OK
# | 1 | 0 | 1 | 1 | OK
# | 0 | 0 | 0 | 1 | OK
# | 1 | 0 | 0 | 0 | OK
# Testes Efetuados  = 8
# Erros Encontrados = 0
# Break in Module flopr_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Flopr/Flopr/Testbench/flopr_tb.sv line 58
# Simulation Breakpoint: Break in Module flopr_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Flopr/Flopr/Testbench/flopr_tb.sv line 58
# MACRO ./flopr_run_msim_rtl_verilog.do PAUSED at line 17
