{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748507067360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748507067360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 15:24:27 2025 " "Processing started: Thu May 29 15:24:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748507067360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748507067360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThiTH -c ThiTH " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThiTH -c ThiTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748507067360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1748507067799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thith.v 1 1 " "Found 1 design units, including 1 entities, in source file thith.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThiTH " "Found entity 1: ThiTH" {  } { { "ThiTH.v" "" { Text "D:/CE433/ThucHanh/ThiTH/ThiTH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067856 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux " "Found entity 1: system_rsp_xbar_mux" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux " "Found entity 1: system_rsp_xbar_demux" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_mux " "Found entity 1: system_cmd_xbar_mux" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux " "Found entity 1: system_cmd_xbar_demux" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router.sv(48) " "Verilog HDL Declaration information at system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748507067873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router.sv(49) " "Verilog HDL Declaration information at system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748507067873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_default_decode " "Found entity 1: system_id_router_default_decode" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067873 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router " "Found entity 2: system_id_router" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_addr_router.sv(48) " "Verilog HDL Declaration information at system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748507067878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_addr_router.sv(49) " "Verilog HDL Declaration information at system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748507067878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_default_decode " "Found entity 1: system_addr_router_default_decode" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067880 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router " "Found entity 2: system_addr_router" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sw " "Found entity 1: system_sw" {  } { { "system/synthesis/submodules/system_sw.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sort_ip_avl.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sort_ip_avl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort_ip_avl " "Found entity 1: sort_ip_avl" {  } { { "system/synthesis/submodules/sort_ip_avl.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/sort_ip_avl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "system/synthesis/submodules/Memory.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_lcd_on.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_lcd_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_LCD_ON " "Found entity 1: system_LCD_ON" {  } { { "system/synthesis/submodules/system_LCD_ON.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_LCD_ON.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_memory2_0 " "Found entity 1: system_onchip_memory2_0" {  } { { "system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_register_bank_a_module " "Found entity 1: system_nios2_qsys_0_register_bank_a_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_nios2_qsys_0_register_bank_b_module " "Found entity 2: system_nios2_qsys_0_register_bank_b_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: system_nios2_qsys_0_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_nios2_qsys_0_nios2_ocimem " "Found entity 5: system_nios2_qsys_0_nios2_ocimem" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: system_nios2_qsys_0_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_nios2_qsys_0_nios2_oci_break " "Found entity 7: system_nios2_qsys_0_nios2_oci_break" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: system_nios2_qsys_0_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: system_nios2_qsys_0_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: system_nios2_qsys_0_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_nios2_qsys_0_nios2_oci_im " "Found entity 18: system_nios2_qsys_0_nios2_oci_im" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: system_nios2_qsys_0_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_nios2_qsys_0_nios2_oci " "Found entity 20: system_nios2_qsys_0_nios2_oci" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_nios2_qsys_0 " "Found entity 21: system_nios2_qsys_0" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_oci_test_bench " "Found entity 1: system_nios2_qsys_0_oci_test_bench" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_test_bench " "Found entity 1: system_nios2_qsys_0_test_bench" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sort_ip_avl.v 1 1 " "Found 1 design units, including 1 entities, in source file sort_ip_avl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort_ip_avl " "Found entity 1: sort_ip_avl" {  } { { "sort_ip_avl.v" "" { Text "D:/CE433/ThucHanh/ThiTH/sort_ip_avl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/CE433/ThucHanh/ThiTH/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE sort_ip.v(8) " "Verilog HDL Declaration information at sort_ip.v(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "sort_ip.v" "" { Text "D:/CE433/ThucHanh/ThiTH/sort_ip.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748507067925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sort_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sort_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort_ip " "Found entity 1: sort_ip" {  } { { "sort_ip.v" "" { Text "D:/CE433/ThucHanh/ThiTH/sort_ip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748507067925 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1748507067935 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1748507067935 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1748507067935 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/system_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1748507067939 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "sort_ip_avl " "Top-level entity \"sort_ip_avl\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "sort_ip_avl system/synthesis/submodules/sort_ip_avl.v system " "Instance could be entity \"sort_ip_avl\" in file system/synthesis/submodules/sort_ip_avl.v compiled in library system" {  } { { "system/synthesis/submodules/sort_ip_avl.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/sort_ip_avl.v" 1 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1748507067988 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "sort_ip_avl sort_ip_avl.v work " "Instance could be entity \"sort_ip_avl\" in file sort_ip_avl.v compiled in library work" {  } { { "sort_ip_avl.v" "" { Text "D:/CE433/ThucHanh/ThiTH/sort_ip_avl.v" 1 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1748507067988 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Quartus II" 0 -1 1748507067988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sort_ip_avl " "Elaborating entity \"sort_ip_avl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748507067988 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sort_ip_avl.v(40) " "Verilog HDL Case Statement information at sort_ip_avl.v(40): all case item expressions in this case statement are onehot" {  } { { "system/synthesis/submodules/sort_ip_avl.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/sort_ip_avl.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1748507067988 "|sort_ip_avl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i sort_ip_avl.v(30) " "Verilog HDL Always Construct warning at sort_ip_avl.v(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/sort_ip_avl.v" "" { Text "D:/CE433/ThucHanh/ThiTH/system/synthesis/submodules/sort_ip_avl.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1748507067988 "|sort_ip_avl"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1748507067988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CE433/ThucHanh/ThiTH/output_files/ThiTH.map.smsg " "Generated suppressed messages file D:/CE433/ThucHanh/ThiTH/output_files/ThiTH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1748507068004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748507068112 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 29 15:24:28 2025 " "Processing ended: Thu May 29 15:24:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748507068112 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748507068112 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748507068112 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748507068112 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 5 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748507068687 ""}
