Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_slave_behav xil_defaultlib.tb_SPI_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'load_data' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SLAVE/SLAVE.srcs/sources_1/new/SPI_Slave.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_slave
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register_pl
Compiling module xil_defaultlib.SPI_Slave
Compiling module xil_defaultlib.tb_SPI_slave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SPI_slave_behav
