cocci_test_suite() {
	struct mrq_uphy_request cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 997 */;
	struct tegra_bpmp_message cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 996 */;
	struct mrq_uphy_response cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 995 */;
	bool cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 993 */;
	struct device_node *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 937 */;
	unsigned int cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 900 */;
	struct dw_pcie_host_ops cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 891 */;
	const struct dw_pcie_ops cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 887 */;
	struct dentry *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 554 */;
	struct seq_file *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 491 */;
	void *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 491 */;
	u32 *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 422 */;
	irqreturn_t cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 414 */;
	u16 cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 313 */;
	struct dw_pcie *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 310 */;
	struct pcie_port *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 308 */;
	struct tegra_pcie_soc {
		enum dw_pcie_device_mode mode;
	} cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 304 */;
	const u32 cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 299 */;
	u32 cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 299 */;
	void cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 293 */;
	struct tegra_pcie_dw cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 290 */;
	struct tegra_pcie_dw {
		struct device *dev;
		struct resource *appl_res;
		struct resource *dbi_res;
		struct resource *atu_dma_res;
		void __iomem *appl_base;
		struct clk *core_clk;
		struct reset_control *core_apb_rst;
		struct reset_control *core_rst;
		struct dw_pcie pci;
		struct tegra_bpmp *bpmp;
		bool supports_clkreq;
		bool enable_cdm_check;
		bool link_state;
		bool update_fc_fixup;
		u8 init_link_width;
		u32 msi_ctrl_int;
		u32 num_lanes;
		u32 max_speed;
		u32 cid;
		u32 cfg_link_cap_l1sub;
		u32 pcie_cap_base;
		u32 aspm_cmrt;
		u32 aspm_pwr_on_t;
		u32 aspm_l0s_enter_lat;
		struct regulator *pex_ctl_supply;
		struct regulator *slot_ctl_3v3;
		struct regulator *slot_ctl_12v;
		unsigned int phy_count;
		struct phy **phys;
		struct dentry *debugfs;
	} cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 251 */;
	const u32 cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 233 */[];
	const unsigned int cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 226 */[];
	struct platform_driver cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1714 */;
	const struct dev_pm_ops cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1707 */;
	const struct of_device_id cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1700 */[];
	struct phy **cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1438 */;
	struct resource *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1433 */;
	struct platform_device *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1430 */;
	char *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1373 */;
	struct device *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1372 */;
	struct tegra_pcie_dw *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1231 */;
	int cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1231 */;
	struct pci_dev *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1024 */;
	struct pci_bus *cocci_id/* drivers/pci/controller/dwc/pcie-tegra194.c 1023 */;
}
