Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Jun 10 13:07:52 2023
| Host             : DESKTOP-K0IDMNB running 64-bit major release  (build 9200)
| Command          : report_power -file RV32I_SoC_power_routed.rpt -pb RV32I_SoC_power_summary_routed.pb -rpx RV32I_SoC_power_routed.rpx
| Design           : RV32I_SoC
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.219        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.112        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        7 |       --- |             --- |
| Slice Logic    |     0.002 |     3118 |       --- |             --- |
|   LUT as Logic |     0.002 |     1466 |     53200 |            2.76 |
|   CARRY4       |    <0.001 |       60 |     13300 |            0.45 |
|   F7/F8 Muxes  |    <0.001 |      252 |     53200 |            0.47 |
|   Register     |    <0.001 |     1171 |    106400 |            1.10 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       20 |       --- |             --- |
| Signals        |     0.003 |     2663 |       --- |             --- |
| Block RAM      |    <0.001 |        2 |       140 |            1.43 |
| MMCM           |     0.106 |        1 |         4 |           25.00 |
| I/O            |    <0.001 |       24 |       200 |           12.00 |
| Static Power   |     0.107 |          |           |                 |
| Total          |     0.219 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.007 |      0.008 |
| Vccaux    |       1.800 |     0.069 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------+-----------------+
| Clock              | Domain                       | Constraint (ns) |
+--------------------+------------------------------+-----------------+
| clk0_clk_wiz_0     | iPLL/inst/clk0_clk_wiz_0     |           100.0 |
| clk180_clk_wiz_0   | iPLL/inst/clk180_clk_wiz_0   |           100.0 |
| clk90_clk_wiz_0    | iPLL/inst/clk90_clk_wiz_0    |           100.0 |
| clkfbout_clk_wiz_0 | iPLL/inst/clkfbout_clk_wiz_0 |            10.0 |
| iPLL/inst/clk_in1  | clk_100mhz_IBUF              |            10.0 |
+--------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| RV32I_SoC                                    |     0.112 |
|   iCPU                                       |     0.005 |
|     alu_inst                                 |    <0.001 |
|     regfile_inst                             |     0.004 |
|   iDec                                       |    <0.001 |
|   iGPIO                                      |    <0.001 |
|   iMEM                                       |     0.001 |
|     U0                                       |     0.001 |
|       inst_blk_mem_gen                       |     0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|           valid.cstr                         |     0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   iPLL                                       |     0.106 |
|     inst                                     |     0.106 |
+----------------------------------------------+-----------+


