#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Sep 11 15:17:02 2018
# Process ID: 11948
# Current directory: C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.runs/synth_1
# Command line: vivado.exe -log factorial_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source factorial_fpga.tcl
# Log file: C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.runs/synth_1/factorial_fpga.vds
# Journal file: C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source factorial_fpga.tcl -notrace
Command: synth_design -top factorial_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 345.129 ; gain = 101.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'factorial_fpga' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/factorial_fpga.v:3]
INFO: [Synth 8-638] synthesizing module 'factorial_top' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/factorial_top.v:3]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/data_path.v:23]
INFO: [Synth 8-638] synthesizing module 'down_counter' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/down_counter.v:3]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'down_counter' (1#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/down_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/comparator.v:3]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (2#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/comparator.v:3]
WARNING: [Synth 8-350] instance 'COMP' of module 'comparator' requires 5 connections, but only 3 given [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/data_path.v:38]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/multiplexer.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (3#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/multiplexer.v:3]
INFO: [Synth 8-638] synthesizing module 'D_register' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/D-register.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'D_register' (4#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/D-register.v:3]
INFO: [Synth 8-638] synthesizing module 'simple_multiplier' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/simple_multiplier.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_multiplier' (5#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/simple_multiplier.v:3]
INFO: [Synth 8-256] done synthesizing module 'data_path' (6#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/data_path.v:23]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:3]
	Parameter state0 bound to: 4'b0000 
	Parameter state1 bound to: 4'b0001 
	Parameter state2 bound to: 4'b0010 
	Parameter state3 bound to: 4'b0011 
	Parameter state4 bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (7#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-256] done synthesizing module 'factorial_top' (8#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/factorial_top.v:3]
WARNING: [Synth 8-350] instance 'FACT' of module 'factorial_top' requires 7 connections, but only 5 given [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/factorial_fpga.v:18]
INFO: [Synth 8-638] synthesizing module 'BIN_to_BCD' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/BIN_to_BCD.v:1]
INFO: [Synth 8-256] done synthesizing module 'BIN_to_BCD' (9#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/BIN_to_BCD.v:1]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/bcd_to_7seg.v:3]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (10#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/bcd_to_7seg.v:3]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/led_mux.v:17]
WARNING: [Synth 8-3848] Net index in module/entity led_mux does not have driver. [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/led_mux.v:8]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (11#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/led_mux.v:1]
WARNING: [Synth 8-3848] Net done in module/entity factorial_fpga does not have driver. [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/factorial_fpga.v:9]
INFO: [Synth 8-256] done synthesizing module 'factorial_fpga' (12#1) [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/factorial_fpga.v:3]
WARNING: [Synth 8-3331] design led_mux has unconnected port clk
WARNING: [Synth 8-3331] design factorial_fpga has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 397.336 ; gain = 153.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 397.336 ; gain = 153.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/constrs_1/new/factorial_fpga.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'LEDs' is not supported in the xdc constraint file. [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/constrs_1/new/factorial_fpga.xdc:31]
Finished Parsing XDC File [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/constrs_1/new/factorial_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/constrs_1/new/factorial_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/factorial_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/factorial_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 744.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 744.711 ; gain = 500.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 744.711 ; gain = 500.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 744.711 ; gain = 500.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/down_counter.v:12]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'control_unit'
INFO: [Synth 8-5544] ROM "select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_register" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'greater_than_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/comparator.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'less_than_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/comparator.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'equal_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/comparator.v:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state0 |                              000 |                             0000
                  state1 |                              001 |                             0001
                  state2 |                              010 |                             0010
                  state4 |                              011 |                             0100
                  state3 |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'select_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'enable_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'load_register_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'output_enable_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/control_unit.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:29 . Memory (MB): peak = 744.711 ; gain = 500.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module D_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module simple_multiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
Module led_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/simple_multiplier.v:11]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/simple_multiplier.v:11]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/simple_multiplier.v:11]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/simple_multiplier.v:11]
WARNING: [Synth 8-6014] Unused sequential element FACT/DP/COUNT/Q_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.srcs/sources_1/new/down_counter.v:12]
INFO: [Synth 8-5544] ROM "BCD0/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD1/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD2/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD3/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD4/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD5/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD6/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD7/s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP FACT/DP/MULT/product0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP FACT/DP/MULT/product0.
DSP Report: register A is absorbed into DSP FACT/DP/MULT/product0.
DSP Report: operator FACT/DP/MULT/product0 is absorbed into DSP FACT/DP/MULT/product0.
DSP Report: operator FACT/DP/MULT/product0 is absorbed into DSP FACT/DP/MULT/product0.
DSP Report: Generating DSP FACT/DP/MULT/product0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP FACT/DP/MULT/product0.
DSP Report: register A is absorbed into DSP FACT/DP/MULT/product0.
DSP Report: operator FACT/DP/MULT/product0 is absorbed into DSP FACT/DP/MULT/product0.
DSP Report: operator FACT/DP/MULT/product0 is absorbed into DSP FACT/DP/MULT/product0.
WARNING: [Synth 8-3331] design factorial_fpga has unconnected port done
WARNING: [Synth 8-3332] Sequential element (FACT/DP/COMP/less_than_reg) is unused and will be removed from module factorial_fpga.
WARNING: [Synth 8-3332] Sequential element (FACT/DP/COMP/equal_reg) is unused and will be removed from module factorial_fpga.
WARNING: [Synth 8-3332] Sequential element (FACT/CU/done_reg) is unused and will be removed from module factorial_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:36 . Memory (MB): peak = 744.711 ; gain = 500.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|factorial_fpga | A2*B2            | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|factorial_fpga | (PCIN>>17)+A2*B2 | 16     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:23 . Memory (MB): peak = 783.754 ; gain = 539.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 806.332 ; gain = 562.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:30 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:30 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:31 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:31 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:31 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:31 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    47|
|3     |DSP48E1 |     2|
|4     |LUT1    |     1|
|5     |LUT2    |    49|
|6     |LUT3    |    48|
|7     |LUT4    |   105|
|8     |LUT5    |   115|
|9     |LUT6    |    38|
|10    |FDRE    |    39|
|11    |LD      |     5|
|12    |LDCP    |     1|
|13    |IBUF    |     7|
|14    |OBUF    |    20|
|15    |OBUFT   |     1|
+------+--------+------+

Report Instance Areas: 
+------+------------+------------------+------+
|      |Instance    |Module            |Cells |
+------+------------+------------------+------+
|1     |top         |                  |   479|
|2     |  BCD0      |bcd_to_7seg       |     7|
|3     |  BTB       |BIN_to_BCD        |   195|
|4     |  FACT      |factorial_top     |   248|
|5     |    CU      |control_unit      |    23|
|6     |    DP      |data_path         |   225|
|7     |      COMP  |comparator        |     1|
|8     |      COUNT |down_counter      |    17|
|9     |      MULT  |simple_multiplier |     2|
|10    |      REG   |D_register        |   205|
+------+------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:31 . Memory (MB): peak = 813.043 ; gain = 569.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:02:01 . Memory (MB): peak = 813.043 ; gain = 221.781
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:02:31 . Memory (MB): peak = 813.043 ; gain = 569.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 4 instances
  LD => LDCE (inverted pins: G): 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 24 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:41 . Memory (MB): peak = 813.043 ; gain = 582.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/Colin/SJSU_Internship_2018/Motherboard/factorial_calculator/factorial_calculator.runs/synth_1/factorial_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file factorial_fpga_utilization_synth.rpt -pb factorial_fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.717 . Memory (MB): peak = 813.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 11 15:20:27 2018...
