{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1406533696870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1406533696870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 16:48:16 2014 " "Processing started: Mon Jul 28 16:48:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1406533696870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1406533696870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_20140329 -c FPGA_20140329 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_20140329 -c FPGA_20140329" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1406533696870 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1406533697463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_20140329.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_20140329.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_20140329 " "Found entity 1: FPGA_20140329" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533697541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533697541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file maindec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAINDEC2 " "Found entity 1: MAINDEC2" {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 10 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readdec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file readdec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 READDEC2 " "Found entity 1: READDEC2" {  } { { "readdec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/readdec.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_GEN-BEHAVIOR " "Found design unit 1: RESET_GEN-BEHAVIOR" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_GEN " "Found entity 1: RESET_GEN" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 da_test-behav " "Found design unit 1: da_test-behav" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""} { "Info" "ISGN_ENTITY_NAME" "1 da_test " "Found entity 1: da_test" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdygen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file rdygen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RDYGEN " "Found entity 1: RDYGEN" {  } { { "RDYGEN.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/RDYGEN.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fault.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fault.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAULT_GEN-behav " "Found design unit 1: FAULT_GEN-behav" {  } { { "fault.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/fault.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAULT_GEN " "Found entity 1: FAULT_GEN" {  } { { "fault.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/fault.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_fault.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverse_fault.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverse_fault-BEHAVIOR_TEST " "Found design unit 1: inverse_fault-BEHAVIOR_TEST" {  } { { "inverse_fault.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/inverse_fault.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverse_fault " "Found entity 1: inverse_fault" {  } { { "inverse_fault.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/inverse_fault.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_20140329 " "Elaborating entity \"FPGA_20140329\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1406533698180 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ADCBZ " "Converted elements in bus name \"ADCBZ\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[1\] ADCBZ1 " "Converted element name(s) from \"ADCBZ\[1\]\" to \"ADCBZ1\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 144 232 292 160 "ADCBZ\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[2\] ADCBZ2 " "Converted element name(s) from \"ADCBZ\[2\]\" to \"ADCBZ2\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 184 232 292 200 "ADCBZ\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[3\] ADCBZ3 " "Converted element name(s) from \"ADCBZ\[3\]\" to \"ADCBZ3\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 224 232 292 240 "ADCBZ\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[4\] ADCBZ4 " "Converted element name(s) from \"ADCBZ\[4\]\" to \"ADCBZ4\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 264 232 292 280 "ADCBZ\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[5\] ADCBZ5 " "Converted element name(s) from \"ADCBZ\[5\]\" to \"ADCBZ5\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 304 232 292 320 "ADCBZ\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[6\] ADCBZ6 " "Converted element name(s) from \"ADCBZ\[6\]\" to \"ADCBZ6\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 336 232 292 352 "ADCBZ\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[7\] ADCBZ7 " "Converted element name(s) from \"ADCBZ\[7\]\" to \"ADCBZ7\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 376 232 292 392 "ADCBZ\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[8\] ADCBZ8 " "Converted element name(s) from \"ADCBZ\[8\]\" to \"ADCBZ8\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 232 292 432 "ADCBZ\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[0\] ADCBZ0 " "Converted element name(s) from \"ADCBZ\[0\]\" to \"ADCBZ0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 104 224 284 120 "ADCBZ\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ADCBZ\[8..0\] ADCBZ8..0 " "Converted element name(s) from \"ADCBZ\[8..0\]\" to \"ADCBZ8..0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 664 1288 1361 680 "ADCBZ\[8..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""}  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 144 232 292 160 "ADCBZ\[1\]" "" } { 184 232 292 200 "ADCBZ\[2\]" "" } { 224 232 292 240 "ADCBZ\[3\]" "" } { 264 232 292 280 "ADCBZ\[4\]" "" } { 304 232 292 320 "ADCBZ\[5\]" "" } { 336 232 292 352 "ADCBZ\[6\]" "" } { 376 232 292 392 "ADCBZ\[7\]" "" } { 416 232 292 432 "ADCBZ\[8\]" "" } { 104 224 284 120 "ADCBZ\[0\]" "" } { 664 1288 1361 680 "ADCBZ\[8..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1406533698180 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nADC_CS " "Converted elements in bus name \"nADC_CS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[0\] nADC_CS0 " "Converted element name(s) from \"nADC_CS\[0\]\" to \"nADC_CS0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 72 320 383 88 "nADC_CS\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[1\] nADC_CS1 " "Converted element name(s) from \"nADC_CS\[1\]\" to \"nADC_CS1\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 104 320 383 120 "nADC_CS\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[2\] nADC_CS2 " "Converted element name(s) from \"nADC_CS\[2\]\" to \"nADC_CS2\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 144 320 383 160 "nADC_CS\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[3\] nADC_CS3 " "Converted element name(s) from \"nADC_CS\[3\]\" to \"nADC_CS3\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 176 320 383 192 "nADC_CS\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[4\] nADC_CS4 " "Converted element name(s) from \"nADC_CS\[4\]\" to \"nADC_CS4\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 208 320 383 224 "nADC_CS\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[5\] nADC_CS5 " "Converted element name(s) from \"nADC_CS\[5\]\" to \"nADC_CS5\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 240 320 383 256 "nADC_CS\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[6\] nADC_CS6 " "Converted element name(s) from \"nADC_CS\[6\]\" to \"nADC_CS6\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 280 320 383 296 "nADC_CS\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[7\] nADC_CS7 " "Converted element name(s) from \"nADC_CS\[7\]\" to \"nADC_CS7\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 320 320 383 336 "nADC_CS\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[8\] nADC_CS8 " "Converted element name(s) from \"nADC_CS\[8\]\" to \"nADC_CS8\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 360 320 383 376 "nADC_CS\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nADC_CS\[8..0\] nADC_CS8..0 " "Converted element name(s) from \"nADC_CS\[8..0\]\" to \"nADC_CS8..0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 448 1064 1166 464 "nADC_CS\[8..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""}  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 72 320 383 88 "nADC_CS\[0\]" "" } { 104 320 383 120 "nADC_CS\[1\]" "" } { 144 320 383 160 "nADC_CS\[2\]" "" } { 176 320 383 192 "nADC_CS\[3\]" "" } { 208 320 383 224 "nADC_CS\[4\]" "" } { 240 320 383 256 "nADC_CS\[5\]" "" } { 280 320 383 296 "nADC_CS\[6\]" "" } { 320 320 383 336 "nADC_CS\[7\]" "" } { 360 320 383 376 "nADC_CS\[8\]" "" } { 448 1064 1166 464 "nADC_CS\[8..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1406533698180 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nCurrFLT " "Converted elements in bus name \"nCurrFLT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[1\] nCurrFLT1 " "Converted element name(s) from \"nCurrFLT\[1\]\" to \"nCurrFLT1\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 880 504 576 896 "nCurrFLT\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[2\] nCurrFLT2 " "Converted element name(s) from \"nCurrFLT\[2\]\" to \"nCurrFLT2\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 912 496 576 928 "nCurrFLT\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[3\] nCurrFLT3 " "Converted element name(s) from \"nCurrFLT\[3\]\" to \"nCurrFLT3\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 944 504 584 960 "nCurrFLT\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[4\] nCurrFLT4 " "Converted element name(s) from \"nCurrFLT\[4\]\" to \"nCurrFLT4\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 976 504 584 992 "nCurrFLT\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[5\] nCurrFLT5 " "Converted element name(s) from \"nCurrFLT\[5\]\" to \"nCurrFLT5\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1008 504 584 1024 "nCurrFLT\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[6\] nCurrFLT6 " "Converted element name(s) from \"nCurrFLT\[6\]\" to \"nCurrFLT6\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1040 504 584 1056 "nCurrFLT\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[7\] nCurrFLT7 " "Converted element name(s) from \"nCurrFLT\[7\]\" to \"nCurrFLT7\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1072 504 584 1088 "nCurrFLT\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[8\] nCurrFLT8 " "Converted element name(s) from \"nCurrFLT\[8\]\" to \"nCurrFLT8\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1104 504 584 1120 "nCurrFLT\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[9\] nCurrFLT9 " "Converted element name(s) from \"nCurrFLT\[9\]\" to \"nCurrFLT9\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1136 496 584 1152 "nCurrFLT\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[10\] nCurrFLT10 " "Converted element name(s) from \"nCurrFLT\[10\]\" to \"nCurrFLT10\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1168 504 584 1184 "nCurrFLT\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[11\] nCurrFLT11 " "Converted element name(s) from \"nCurrFLT\[11\]\" to \"nCurrFLT11\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1200 496 584 1216 "nCurrFLT\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[0\] nCurrFLT0 " "Converted element name(s) from \"nCurrFLT\[0\]\" to \"nCurrFLT0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 848 504 576 864 "nCurrFLT\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nCurrFLT\[11..0\] nCurrFLT11..0 " "Converted element name(s) from \"nCurrFLT\[11..0\]\" to \"nCurrFLT11..0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 512 1568 1645 528 "nCurrFLT\[11..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""}  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 880 504 576 896 "nCurrFLT\[1\]" "" } { 912 496 576 928 "nCurrFLT\[2\]" "" } { 944 504 584 960 "nCurrFLT\[3\]" "" } { 976 504 584 992 "nCurrFLT\[4\]" "" } { 1008 504 584 1024 "nCurrFLT\[5\]" "" } { 1040 504 584 1056 "nCurrFLT\[6\]" "" } { 1072 504 584 1088 "nCurrFLT\[7\]" "" } { 1104 504 584 1120 "nCurrFLT\[8\]" "" } { 1136 496 584 1152 "nCurrFLT\[9\]" "" } { 1168 504 584 1184 "nCurrFLT\[10\]" "" } { 1200 496 584 1216 "nCurrFLT\[11\]" "" } { 848 504 576 864 "nCurrFLT\[0\]" "" } { 512 1568 1645 528 "nCurrFLT\[11..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1406533698180 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nGateFLT " "Converted elements in bus name \"nGateFLT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nGateFLT\[5..0\] nGateFLT5..0 " "Converted element name(s) from \"nGateFLT\[5..0\]\" to \"nGateFLT5..0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 560 1568 1652 576 "nGateFLT\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nGateFLT\[0\] nGateFLT0 " "Converted element name(s) from \"nGateFLT\[0\]\" to \"nGateFLT0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1112 840 911 1128 "nGateFLT\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nGateFLT\[1\] nGateFLT1 " "Converted element name(s) from \"nGateFLT\[1\]\" to \"nGateFLT1\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1152 832 903 1168 "nGateFLT\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nGateFLT\[2\] nGateFLT2 " "Converted element name(s) from \"nGateFLT\[2\]\" to \"nGateFLT2\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1200 832 903 1216 "nGateFLT\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nGateFLT\[3\] nGateFLT3 " "Converted element name(s) from \"nGateFLT\[3\]\" to \"nGateFLT3\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1232 832 903 1248 "nGateFLT\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nGateFLT\[4\] nGateFLT4 " "Converted element name(s) from \"nGateFLT\[4\]\" to \"nGateFLT4\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1256 832 903 1272 "nGateFLT\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nGateFLT\[5\] nGateFLT5 " "Converted element name(s) from \"nGateFLT\[5\]\" to \"nGateFLT5\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1296 824 896 1312 "nGateFLT\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""}  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 560 1568 1652 576 "nGateFLT\[5..0\]" "" } { 1112 840 911 1128 "nGateFLT\[0\]" "" } { 1152 832 903 1168 "nGateFLT\[1\]" "" } { 1200 832 903 1216 "nGateFLT\[2\]" "" } { 1232 832 903 1248 "nGateFLT\[3\]" "" } { 1256 832 903 1272 "nGateFLT\[4\]" "" } { 1296 824 896 1312 "nGateFLT\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1406533698180 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nVoltFLT " "Converted elements in bus name \"nVoltFLT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nVoltFLT\[0\] nVoltFLT0 " "Converted element name(s) from \"nVoltFLT\[0\]\" to \"nVoltFLT0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 848 800 866 864 "nVoltFLT\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nVoltFLT\[1\] nVoltFLT1 " "Converted element name(s) from \"nVoltFLT\[1\]\" to \"nVoltFLT1\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 888 800 866 904 "nVoltFLT\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nVoltFLT\[2\] nVoltFLT2 " "Converted element name(s) from \"nVoltFLT\[2\]\" to \"nVoltFLT2\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 928 808 874 944 "nVoltFLT\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nVoltFLT\[3\] nVoltFLT3 " "Converted element name(s) from \"nVoltFLT\[3\]\" to \"nVoltFLT3\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 968 808 874 984 "nVoltFLT\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nVoltFLT\[4\] nVoltFLT4 " "Converted element name(s) from \"nVoltFLT\[4\]\" to \"nVoltFLT4\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1008 808 874 1024 "nVoltFLT\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nVoltFLT\[5\] nVoltFLT5 " "Converted element name(s) from \"nVoltFLT\[5\]\" to \"nVoltFLT5\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1048 816 882 1064 "nVoltFLT\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nVoltFLT\[5..0\] nVoltFLT5..0 " "Converted element name(s) from \"nVoltFLT\[5..0\]\" to \"nVoltFLT5..0\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 528 1568 1647 544 "nVoltFLT\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""}  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 848 800 866 864 "nVoltFLT\[0\]" "" } { 888 800 866 904 "nVoltFLT\[1\]" "" } { 928 808 874 944 "nVoltFLT\[2\]" "" } { 968 808 874 984 "nVoltFLT\[3\]" "" } { 1008 808 874 1024 "nVoltFLT\[4\]" "" } { 1048 816 882 1064 "nVoltFLT\[5\]" "" } { 528 1568 1647 544 "nVoltFLT\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1406533698180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAINDEC2 MAINDEC2:inst2 " "Elaborating entity \"MAINDEC2\" for hierarchy \"MAINDEC2:inst2\"" {  } { { "FPGA_20140329.bdf" "inst2" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698180 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nDA_init " "Variable or input pin \"nDA_init\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 91 38 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETSW " "Variable or input pin \"RESETSW\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 2 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT3 " "Variable or input pin \"RESETCNT3\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT2 " "Variable or input pin \"RESETCNT2\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT1 " "Variable or input pin \"RESETCNT1\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT0 " "Variable or input pin \"RESETCNT0\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV8 " "Variable or input pin \"ADCONV8\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV7 " "Variable or input pin \"ADCONV7\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV6 " "Variable or input pin \"ADCONV6\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV5 " "Variable or input pin \"ADCONV5\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV4 " "Variable or input pin \"ADCONV4\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV3 " "Variable or input pin \"ADCONV3\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV2 " "Variable or input pin \"ADCONV2\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV1 " "Variable or input pin \"ADCONV1\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ADCONV0 " "Variable or input pin \"ADCONV0\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 96 40 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "CLK " "Variable or input pin \"CLK\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 25 22 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "D " "Variable or input pin \"D\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 25 27 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nRST " "Variable or input pin \"nRST\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Maindec.tdf" 25 35 0 } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 416 848 1064 816 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1406533698196 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "FPGA_20140329.bdf" "inst" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 200 800 1040 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 26666 " "Parameter \"inclk0_input_frequency\" = \"26666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698274 ""}  } { { "pll.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1406533698274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406533698383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406533698383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/lab/desktop/altera_13.1/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_GEN RESET_GEN:inst11 " "Elaborating entity \"RESET_GEN\" for hierarchy \"RESET_GEN:inst11\"" {  } { { "FPGA_20140329.bdf" "inst11" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 40 680 888 120 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDYGEN RDYGEN:inst4 " "Elaborating entity \"RDYGEN\" for hierarchy \"RDYGEN:inst4\"" {  } { { "FPGA_20140329.bdf" "inst4" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 48 1344 1512 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_test da_test:inst3 " "Elaborating entity \"da_test\" for hierarchy \"da_test:inst3\"" {  } { { "FPGA_20140329.bdf" "inst3" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 280 1304 1512 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698383 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "holdtime da_test.vhd(45) " "VHDL Variable Declaration warning at da_test.vhd(45): used initial value expression for variable \"holdtime\" because variable was never assigned a value" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 45 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(122) " "VHDL Process Statement warning at da_test.vhd(122): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(123) " "VHDL Process Statement warning at da_test.vhd(123): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(124) " "VHDL Process Statement warning at da_test.vhd(124): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(125) " "VHDL Process Statement warning at da_test.vhd(125): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(126) " "VHDL Process Statement warning at da_test.vhd(126): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(127) " "VHDL Process Statement warning at da_test.vhd(127): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(128) " "VHDL Process Statement warning at da_test.vhd(128): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(129) " "VHDL Process Statement warning at da_test.vhd(129): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(130) " "VHDL Process Statement warning at da_test.vhd(130): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(131) " "VHDL Process Statement warning at da_test.vhd(131): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(132) " "VHDL Process Statement warning at da_test.vhd(132): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(133) " "VHDL Process Statement warning at da_test.vhd(133): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(134) " "VHDL Process Statement warning at da_test.vhd(134): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(135) " "VHDL Process Statement warning at da_test.vhd(135): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(136) " "VHDL Process Statement warning at da_test.vhd(136): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(137) " "VHDL Process Statement warning at da_test.vhd(137): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(160) " "VHDL Process Statement warning at da_test.vhd(160): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(161) " "VHDL Process Statement warning at da_test.vhd(161): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(162) " "VHDL Process Statement warning at da_test.vhd(162): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(163) " "VHDL Process Statement warning at da_test.vhd(163): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(164) " "VHDL Process Statement warning at da_test.vhd(164): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(165) " "VHDL Process Statement warning at da_test.vhd(165): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(166) " "VHDL Process Statement warning at da_test.vhd(166): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(167) " "VHDL Process Statement warning at da_test.vhd(167): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(168) " "VHDL Process Statement warning at da_test.vhd(168): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(169) " "VHDL Process Statement warning at da_test.vhd(169): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(170) " "VHDL Process Statement warning at da_test.vhd(170): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(171) " "VHDL Process Statement warning at da_test.vhd(171): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(172) " "VHDL Process Statement warning at da_test.vhd(172): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(173) " "VHDL Process Statement warning at da_test.vhd(173): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(174) " "VHDL Process Statement warning at da_test.vhd(174): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(175) " "VHDL Process Statement warning at da_test.vhd(175): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(186) " "VHDL Process Statement warning at da_test.vhd(186): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(187) " "VHDL Process Statement warning at da_test.vhd(187): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(188) " "VHDL Process Statement warning at da_test.vhd(188): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(189) " "VHDL Process Statement warning at da_test.vhd(189): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(190) " "VHDL Process Statement warning at da_test.vhd(190): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(191) " "VHDL Process Statement warning at da_test.vhd(191): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(192) " "VHDL Process Statement warning at da_test.vhd(192): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(193) " "VHDL Process Statement warning at da_test.vhd(193): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(194) " "VHDL Process Statement warning at da_test.vhd(194): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(195) " "VHDL Process Statement warning at da_test.vhd(195): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(196) " "VHDL Process Statement warning at da_test.vhd(196): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(197) " "VHDL Process Statement warning at da_test.vhd(197): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(198) " "VHDL Process Statement warning at da_test.vhd(198): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(199) " "VHDL Process Statement warning at da_test.vhd(199): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(200) " "VHDL Process Statement warning at da_test.vhd(200): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(201) " "VHDL Process Statement warning at da_test.vhd(201): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(212) " "VHDL Process Statement warning at da_test.vhd(212): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(213) " "VHDL Process Statement warning at da_test.vhd(213): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(214) " "VHDL Process Statement warning at da_test.vhd(214): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(215) " "VHDL Process Statement warning at da_test.vhd(215): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(216) " "VHDL Process Statement warning at da_test.vhd(216): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(217) " "VHDL Process Statement warning at da_test.vhd(217): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(218) " "VHDL Process Statement warning at da_test.vhd(218): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(219) " "VHDL Process Statement warning at da_test.vhd(219): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(220) " "VHDL Process Statement warning at da_test.vhd(220): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698399 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(221) " "VHDL Process Statement warning at da_test.vhd(221): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(222) " "VHDL Process Statement warning at da_test.vhd(222): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(223) " "VHDL Process Statement warning at da_test.vhd(223): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(224) " "VHDL Process Statement warning at da_test.vhd(224): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(225) " "VHDL Process Statement warning at da_test.vhd(225): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(226) " "VHDL Process Statement warning at da_test.vhd(226): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D da_test.vhd(227) " "VHDL Process Statement warning at da_test.vhd(227): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_matrix da_test.vhd(94) " "VHDL Process Statement warning at da_test.vhd(94): inferring latch(es) for signal or variable \"data_matrix\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[0\] da_test.vhd(308) " "Inferred latch for \"da_start\[0\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[1\] da_test.vhd(308) " "Inferred latch for \"da_start\[1\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[2\] da_test.vhd(308) " "Inferred latch for \"da_start\[2\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[3\] da_test.vhd(308) " "Inferred latch for \"da_start\[3\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[4\] da_test.vhd(308) " "Inferred latch for \"da_start\[4\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[5\] da_test.vhd(308) " "Inferred latch for \"da_start\[5\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[6\] da_test.vhd(308) " "Inferred latch for \"da_start\[6\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[7\] da_test.vhd(308) " "Inferred latch for \"da_start\[7\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[8\] da_test.vhd(308) " "Inferred latch for \"da_start\[8\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[9\] da_test.vhd(308) " "Inferred latch for \"da_start\[9\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[10\] da_test.vhd(308) " "Inferred latch for \"da_start\[10\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[11\] da_test.vhd(308) " "Inferred latch for \"da_start\[11\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[12\] da_test.vhd(308) " "Inferred latch for \"da_start\[12\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[13\] da_test.vhd(308) " "Inferred latch for \"da_start\[13\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[14\] da_test.vhd(308) " "Inferred latch for \"da_start\[14\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[15\] da_test.vhd(308) " "Inferred latch for \"da_start\[15\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[16\] da_test.vhd(308) " "Inferred latch for \"da_start\[16\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[17\] da_test.vhd(308) " "Inferred latch for \"da_start\[17\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[18\] da_test.vhd(308) " "Inferred latch for \"da_start\[18\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[19\] da_test.vhd(308) " "Inferred latch for \"da_start\[19\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[20\] da_test.vhd(308) " "Inferred latch for \"da_start\[20\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[21\] da_test.vhd(308) " "Inferred latch for \"da_start\[21\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[22\] da_test.vhd(308) " "Inferred latch for \"da_start\[22\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[23\] da_test.vhd(308) " "Inferred latch for \"da_start\[23\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[24\] da_test.vhd(308) " "Inferred latch for \"da_start\[24\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[25\] da_test.vhd(308) " "Inferred latch for \"da_start\[25\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[26\] da_test.vhd(308) " "Inferred latch for \"da_start\[26\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[27\] da_test.vhd(308) " "Inferred latch for \"da_start\[27\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[28\] da_test.vhd(308) " "Inferred latch for \"da_start\[28\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[29\] da_test.vhd(308) " "Inferred latch for \"da_start\[29\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[30\] da_test.vhd(308) " "Inferred latch for \"da_start\[30\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_start\[31\] da_test.vhd(308) " "Inferred latch for \"da_start\[31\]\" at da_test.vhd(308)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[0\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[0\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[1\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[1\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[2\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[2\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[3\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[3\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[4\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[4\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[5\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[5\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[6\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[6\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[7\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[7\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[8\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[8\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[9\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[9\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[10\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[10\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[11\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[11\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[12\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[12\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[13\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[13\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[14\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[14\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[15\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[15\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[16\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[16\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[17\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[17\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[18\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[18\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[19\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[19\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[20\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[20\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[21\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[21\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[22\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[22\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[3\]\[23\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[3\]\[23\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[0\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[0\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[1\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[1\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[2\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[2\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[3\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[3\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[4\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[4\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[5\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[5\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[6\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[6\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[7\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[7\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[8\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[8\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[9\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[9\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[10\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[10\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[11\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[11\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[12\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[12\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[13\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[13\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[14\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[14\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[15\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[15\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[16\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[16\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[17\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[17\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[18\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[18\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[19\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[19\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[20\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[20\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[21\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[21\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[22\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[22\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[2\]\[23\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[2\]\[23\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[0\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[0\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[1\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[1\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[2\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[2\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[3\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[3\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[4\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[4\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[5\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[5\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[6\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[6\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[7\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[7\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[8\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[8\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[9\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[9\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[10\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[10\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[11\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[11\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[12\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[12\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[13\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[13\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[14\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[14\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[15\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[15\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[16\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[16\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[17\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[17\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[18\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[18\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[19\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[19\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[20\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[20\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[21\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[21\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[22\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[22\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[1\]\[23\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[1\]\[23\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[0\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[0\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[1\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[1\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[2\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[2\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[3\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[3\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[4\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[4\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[5\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[5\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[6\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[6\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[7\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[7\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[8\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[8\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[9\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[9\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[10\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[10\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[11\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[11\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[12\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[12\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[13\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[13\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[14\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[14\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[15\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[15\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[16\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[16\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[17\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[17\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[18\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[18\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[19\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[19\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[20\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[20\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[21\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[21\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[22\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[22\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_matrix\[0\]\[23\] da_test.vhd(94) " "Inferred latch for \"data_matrix\[0\]\[23\]\" at da_test.vhd(94)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[0\] da_test.vhd(87) " "Inferred latch for \"da_mode\[0\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[1\] da_test.vhd(87) " "Inferred latch for \"da_mode\[1\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[2\] da_test.vhd(87) " "Inferred latch for \"da_mode\[2\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[3\] da_test.vhd(87) " "Inferred latch for \"da_mode\[3\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[4\] da_test.vhd(87) " "Inferred latch for \"da_mode\[4\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[5\] da_test.vhd(87) " "Inferred latch for \"da_mode\[5\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[6\] da_test.vhd(87) " "Inferred latch for \"da_mode\[6\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[7\] da_test.vhd(87) " "Inferred latch for \"da_mode\[7\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[8\] da_test.vhd(87) " "Inferred latch for \"da_mode\[8\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[9\] da_test.vhd(87) " "Inferred latch for \"da_mode\[9\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[10\] da_test.vhd(87) " "Inferred latch for \"da_mode\[10\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[11\] da_test.vhd(87) " "Inferred latch for \"da_mode\[11\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[12\] da_test.vhd(87) " "Inferred latch for \"da_mode\[12\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[13\] da_test.vhd(87) " "Inferred latch for \"da_mode\[13\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[14\] da_test.vhd(87) " "Inferred latch for \"da_mode\[14\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[15\] da_test.vhd(87) " "Inferred latch for \"da_mode\[15\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[16\] da_test.vhd(87) " "Inferred latch for \"da_mode\[16\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[17\] da_test.vhd(87) " "Inferred latch for \"da_mode\[17\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[18\] da_test.vhd(87) " "Inferred latch for \"da_mode\[18\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[19\] da_test.vhd(87) " "Inferred latch for \"da_mode\[19\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[20\] da_test.vhd(87) " "Inferred latch for \"da_mode\[20\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[21\] da_test.vhd(87) " "Inferred latch for \"da_mode\[21\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[22\] da_test.vhd(87) " "Inferred latch for \"da_mode\[22\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[23\] da_test.vhd(87) " "Inferred latch for \"da_mode\[23\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[24\] da_test.vhd(87) " "Inferred latch for \"da_mode\[24\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[25\] da_test.vhd(87) " "Inferred latch for \"da_mode\[25\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[26\] da_test.vhd(87) " "Inferred latch for \"da_mode\[26\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[27\] da_test.vhd(87) " "Inferred latch for \"da_mode\[27\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[28\] da_test.vhd(87) " "Inferred latch for \"da_mode\[28\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[29\] da_test.vhd(87) " "Inferred latch for \"da_mode\[29\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[30\] da_test.vhd(87) " "Inferred latch for \"da_mode\[30\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "da_mode\[31\] da_test.vhd(87) " "Inferred latch for \"da_mode\[31\]\" at da_test.vhd(87)" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1406533698414 "|FPGA_20140329|da_test:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_fault inverse_fault:inst1 " "Elaborating entity \"inverse_fault\" for hierarchy \"inverse_fault:inst1\"" {  } { { "FPGA_20140329.bdf" "inst1" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 256 1752 2008 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAULT_GEN FAULT_GEN:inst9 " "Elaborating entity \"FAULT_GEN\" for hierarchy \"FAULT_GEN:inst9\"" {  } { { "FPGA_20140329.bdf" "inst9" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 464 1632 1880 608 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READDEC2 READDEC2:inst13 " "Elaborating entity \"READDEC2\" for hierarchy \"READDEC2:inst13\"" {  } { { "FPGA_20140329.bdf" "inst13" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 632 1360 1576 872 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406533698445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[20\] " "Latch da_test:inst3\|data_matrix\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[16\] " "Latch da_test:inst3\|data_matrix\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[2\] " "Latch da_test:inst3\|data_matrix\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[1\] " "Latch da_test:inst3\|data_matrix\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[3\] " "Latch da_test:inst3\|data_matrix\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[0\] " "Latch da_test:inst3\|data_matrix\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[13\] " "Latch da_test:inst3\|data_matrix\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[14\] " "Latch da_test:inst3\|data_matrix\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[15\] " "Latch da_test:inst3\|data_matrix\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[12\] " "Latch da_test:inst3\|data_matrix\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[5\] " "Latch da_test:inst3\|data_matrix\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[6\] " "Latch da_test:inst3\|data_matrix\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[7\] " "Latch da_test:inst3\|data_matrix\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[4\] " "Latch da_test:inst3\|data_matrix\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[10\] " "Latch da_test:inst3\|data_matrix\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[9\] " "Latch da_test:inst3\|data_matrix\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[11\] " "Latch da_test:inst3\|data_matrix\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|data_matrix\[0\]\[8\] " "Latch da_test:inst3\|data_matrix\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA da_test:inst3\|da_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal da_test:inst3\|da_mode\[0\]" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1406533699740 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1406533699740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1406533700333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1406533701409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1406533701409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "862 " "Implemented 862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1406533701581 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1406533701581 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1406533701581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "759 " "Implemented 759 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1406533701581 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1406533701581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1406533701581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1406533701628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 16:48:21 2014 " "Processing ended: Mon Jul 28 16:48:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1406533701628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1406533701628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1406533701628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1406533701628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1406533703859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1406533703859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 16:48:23 2014 " "Processing started: Mon Jul 28 16:48:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1406533703859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1406533703859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_20140329 -c FPGA_20140329 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_20140329 -c FPGA_20140329" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1406533703859 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1406533704046 ""}
{ "Info" "0" "" "Project  = FPGA_20140329" {  } {  } 0 0 "Project  = FPGA_20140329" 0 0 "Fitter" 0 0 1406533704046 ""}
{ "Info" "0" "" "Revision = FPGA_20140329" {  } {  } 0 0 "Revision = FPGA_20140329" 0 0 "Fitter" 0 0 1406533704046 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1406533704155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_20140329 EP4CE6F17C7 " "Selected device EP4CE6F17C7 for design \"FPGA_20140329\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1406533704171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1406533704249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1406533704249 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1406533704342 ""}  } { { "db/pll_altpll.v" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1406533704342 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1406533704405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1406533704420 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17A7 " "Device EP4CE10F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C7 " "Device EP4CE10F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I7 " "Device EP4CE10F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17A7 " "Device EP4CE6F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I7 " "Device EP4CE6F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17A7 " "Device EP4CE15F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C7 " "Device EP4CE15F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I7 " "Device EP4CE15F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17A7 " "Device EP4CE22F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C7 " "Device EP4CE22F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I7 " "Device EP4CE22F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1406533704701 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1406533704701 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1488 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1406533704717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1490 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1406533704717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1492 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1406533704717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1494 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1406533704717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1496 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1406533704717 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1406533704717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1406533704717 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "TimeQuest Timing Analyzer is analyzing 68 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1406533705887 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_20140329.sdc " "Synopsys Design Constraints File file not found: 'FPGA_20140329.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1406533705887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1406533705887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1406533705887 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1406533705902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1406533705902 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1406533705902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "db/pll_altpll.v" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/db/pll_altpll.v" 77 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|CLK_out_temp  " "Automatically promoted node da_test:inst3\|CLK_out_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DA_CLK~output " "Destination node FPGA_DA_CLK~output" {  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 896 112 288 912 "FPGA_DA_CLK" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_DA_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1404 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 37 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_test:inst3|CLK_out_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|alert  " "Automatically promoted node da_test:inst3\|alert " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "da_test:inst3\|alert~0 " "Destination node da_test:inst3\|alert~0" {  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 41 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_test:inst3|alert~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 601 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 41 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_test:inst3|alert } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 531 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|data_matrix\[0\]\[0\]~3  " "Automatically promoted node da_test:inst3\|data_matrix\[0\]\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_test:inst3|data_matrix[0][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1293 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|data_matrix\[1\]\[0\]~5  " "Automatically promoted node da_test:inst3\|data_matrix\[1\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_test:inst3|data_matrix[1][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1297 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|data_matrix\[2\]\[0\]~4  " "Automatically promoted node da_test:inst3\|data_matrix\[2\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_test:inst3|data_matrix[2][0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1296 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|data_matrix\[3\]\[0\]~6  " "Automatically promoted node da_test:inst3\|data_matrix\[3\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "da_test.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/da_test.vhd" 94 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { da_test:inst3|data_matrix[3][0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1298 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRST~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node nRST~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inverse_fault:inst1\|Fault_init\[0\] " "Destination node inverse_fault:inst1\|Fault_init\[0\]" {  } { { "inverse_fault.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/inverse_fault.vhd" 72 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inverse_fault:inst1|Fault_init[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[0\] " "Destination node RESET_GEN:inst11\|CNT_HW\[0\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 550 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[1\] " "Destination node RESET_GEN:inst11\|CNT_HW\[1\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 549 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[2\] " "Destination node RESET_GEN:inst11\|CNT_HW\[2\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 551 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[3\] " "Destination node RESET_GEN:inst11\|CNT_HW\[3\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 552 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[4\] " "Destination node RESET_GEN:inst11\|CNT_HW\[4\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 553 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[5\] " "Destination node RESET_GEN:inst11\|CNT_HW\[5\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 554 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[6\] " "Destination node RESET_GEN:inst11\|CNT_HW\[6\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 555 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[7\] " "Destination node RESET_GEN:inst11\|CNT_HW\[7\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 556 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_GEN:inst11\|CNT_HW\[8\] " "Destination node RESET_GEN:inst11\|CNT_HW\[8\]" {  } { { "Reset_Gen.vhd" "" { Text "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/Reset_Gen.vhd" 30 -1 0 } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_GEN:inst11|CNT_HW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 557 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1406533705996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1406533705996 ""}  } { { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 648 64 232 664 "nRST" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 1447 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1406533705996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1406533706526 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1406533706526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1406533706526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1406533706526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1406533706526 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1406533706542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1406533706542 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1406533706542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1406533706573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1406533706573 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1406533706573 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_A_FPGA " "Node \"7SEG_A_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_A_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_B_FPGA " "Node \"7SEG_B_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_B_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_C_FPGA " "Node \"7SEG_C_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_C_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_DP_FPGA " "Node \"7SEG_DP_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_DP_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_D_FPGA " "Node \"7SEG_D_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_D_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_E_FPGA " "Node \"7SEG_E_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_E_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_F_FPGA " "Node \"7SEG_F_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_F_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_G_FPGA " "Node \"7SEG_G_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_G_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_S1_FPGA " "Node \"7SEG_S1_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_S1_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_S2_FPGA " "Node \"7SEG_S2_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_S2_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_S3_FPGA " "Node \"7SEG_S3_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_S3_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7SEG_S4_FPGA " "Node \"7SEG_S4_FPGA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7SEG_S4_FPGA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA1 " "Node \"DATA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA10 " "Node \"DIO_FPGA10\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA11 " "Node \"DIO_FPGA11\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA12 " "Node \"DIO_FPGA12\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA13 " "Node \"DIO_FPGA13\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA15 " "Node \"DIO_FPGA15\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA16 " "Node \"DIO_FPGA16\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA17 " "Node \"DIO_FPGA17\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA18 " "Node \"DIO_FPGA18\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA19 " "Node \"DIO_FPGA19\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA20 " "Node \"DIO_FPGA20\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA21 " "Node \"DIO_FPGA21\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA22 " "Node \"DIO_FPGA22\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA23 " "Node \"DIO_FPGA23\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA24 " "Node \"DIO_FPGA24\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA25 " "Node \"DIO_FPGA25\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA26 " "Node \"DIO_FPGA26\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA27 " "Node \"DIO_FPGA27\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA28 " "Node \"DIO_FPGA28\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA29 " "Node \"DIO_FPGA29\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA3 " "Node \"DIO_FPGA3\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA30 " "Node \"DIO_FPGA30\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA31 " "Node \"DIO_FPGA31\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA32 " "Node \"DIO_FPGA32\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA33 " "Node \"DIO_FPGA33\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA4 " "Node \"DIO_FPGA4\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA5 " "Node \"DIO_FPGA5\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA6 " "Node \"DIO_FPGA6\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA7 " "Node \"DIO_FPGA7\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA8 " "Node \"DIO_FPGA8\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIO_FPGA9 " "Node \"DIO_FPGA9\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_nCE " "Node \"FLASH_nCE\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_nCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_DA2_SPI " "Node \"FPGA_DA2_SPI\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_DA2_SPI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_A0 " "Node \"PWM_A0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_A1 " "Node \"PWM_A1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_A2 " "Node \"PWM_A2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_A3 " "Node \"PWM_A3\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_A4 " "Node \"PWM_A4\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_A5 " "Node \"PWM_A5\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_A5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_B0 " "Node \"PWM_B0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_B0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_B1 " "Node \"PWM_B1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_B1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_B2 " "Node \"PWM_B2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_B2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_B3 " "Node \"PWM_B3\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_B3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_B4 " "Node \"PWM_B4\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_B4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_B5 " "Node \"PWM_B5\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_B5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_C0 " "Node \"PWM_C0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_C0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_C1 " "Node \"PWM_C1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_C1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_C2 " "Node \"PWM_C2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_C2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_C3 " "Node \"PWM_C3\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_C3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_C4 " "Node \"PWM_C4\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_C4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PWM_C5 " "Node \"PWM_C5\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_C5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nRST_DSP " "Node \"nRST_DSP\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRST_DSP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nTZ1 " "Node \"nTZ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nTZ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nTZ2 " "Node \"nTZ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nTZ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nTZ3 " "Node \"nTZ3\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nTZ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nTZ4 " "Node \"nTZ4\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nTZ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nXZCS0 " "Node \"nXZCS0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nXZCS0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1406533706729 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1406533706729 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1406533706729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1406533707961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1406533708351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1406533708367 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1406533710145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1406533710145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1406533710723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1406533711971 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1406533711971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1406533713921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1406533713921 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1406533713921 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1406533713952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1406533714045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1406533714420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1406533714498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1406533715059 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1406533716167 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1406533716947 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "70 Cyclone IV E " "70 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[15\] 3.3-V LVCMOS R9 " "Pin D\[15\] uses I/O standard 3.3-V LVCMOS at R9" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[15] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[15\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[14\] 3.3-V LVCMOS T8 " "Pin D\[14\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[14] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[13\] 3.3-V LVCMOS R8 " "Pin D\[13\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[13] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[12\] 3.3-V LVCMOS P8 " "Pin D\[12\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[12] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[11\] 3.3-V LVCMOS N8 " "Pin D\[11\] uses I/O standard 3.3-V LVCMOS at N8" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[11] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[10\] 3.3-V LVCMOS M8 " "Pin D\[10\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[10] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[9\] 3.3-V LVCMOS L8 " "Pin D\[9\] uses I/O standard 3.3-V LVCMOS at L8" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[9] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[8\] 3.3-V LVCMOS T7 " "Pin D\[8\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[8] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVCMOS R7 " "Pin D\[7\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[7] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVCMOS L7 " "Pin D\[6\] uses I/O standard 3.3-V LVCMOS at L7" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[6] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVCMOS T6 " "Pin D\[5\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[5] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVCMOS R6 " "Pin D\[4\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[4] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVCMOS T5 " "Pin D\[3\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVCMOS R5 " "Pin D\[2\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVCMOS K8 " "Pin D\[1\] uses I/O standard 3.3-V LVCMOS at K8" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVCMOS M7 " "Pin D\[0\] uses I/O standard 3.3-V LVCMOS at M7" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 600 96 272 616 "D" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVCMOS T14 " "Pin A\[12\] uses I/O standard 3.3-V LVCMOS at T14" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nXZCS7 3.3-V LVCMOS E15 " "Pin nXZCS7 uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nXZCS7 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nXZCS7" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 544 64 232 560 "nXZCS7" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nXZCS7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVCMOS P14 " "Pin A\[15\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVCMOS R14 " "Pin A\[14\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVCMOS T15 " "Pin A\[13\] uses I/O standard 3.3-V LVCMOS at T15" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVCMOS N11 " "Pin A\[11\] uses I/O standard 3.3-V LVCMOS at N11" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVCMOS M10 " "Pin A\[10\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVCMOS R11 " "Pin A\[0\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVCMOS T13 " "Pin A\[9\] uses I/O standard 3.3-V LVCMOS at T13" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVCMOS R13 " "Pin A\[8\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS T11 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS T12 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS R12 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS L10 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at L10" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS P11 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at P11" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS P9 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS K10 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at K10" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 80 64 232 96 "A" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XRnW 3.3-V LVCMOS K9 " "Pin XRnW uses I/O standard 3.3-V LVCMOS at K9" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { XRnW } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XRnW" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 464 64 232 480 "XRnW" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XRnW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXTADCCLK 3.3-V LVCMOS B16 " "Pin EXTADCCLK uses I/O standard 3.3-V LVCMOS at B16" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { EXTADCCLK } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXTADCCLK" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 744 8 176 760 "EXTADCCLK" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTADCCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRST 3.3-V LVCMOS E1 " "Pin nRST uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nRST } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRST" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 648 64 232 664 "nRST" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XCLKOUT 3.3-V LVCMOS M2 " "Pin XCLKOUT uses I/O standard 3.3-V LVCMOS at M2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { XCLKOUT } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XCLKOUT" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 504 64 232 520 "XCLKOUT" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XCLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT1 3.3-V LVCMOS F3 " "Pin nCurrFLT1 uses I/O standard 3.3-V LVCMOS at F3" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT1 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT1" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 888 336 504 904 "nCurrFLT1" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT0 3.3-V LVCMOS C2 " "Pin nCurrFLT0 uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT0 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT0" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 856 336 504 872 "nCurrFLT0" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGateFLT0 3.3-V LVCMOS N2 " "Pin nGateFLT0 uses I/O standard 3.3-V LVCMOS at N2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nGateFLT0 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGateFLT0" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1120 672 840 1136 "nGateFLT0" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nGateFLT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nVoltFLT0 3.3-V LVCMOS G2 " "Pin nVoltFLT0 uses I/O standard 3.3-V LVCMOS at G2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nVoltFLT0 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nVoltFLT0" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 856 632 800 872 "nVoltFLT0" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nVoltFLT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT3 3.3-V LVCMOS G5 " "Pin nCurrFLT3 uses I/O standard 3.3-V LVCMOS at G5" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT3 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT3" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 952 336 504 968 "nCurrFLT3" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT2 3.3-V LVCMOS D1 " "Pin nCurrFLT2 uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT2 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT2" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 920 328 496 936 "nCurrFLT2" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGateFLT1 3.3-V LVCMOS N1 " "Pin nGateFLT1 uses I/O standard 3.3-V LVCMOS at N1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nGateFLT1 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGateFLT1" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1160 664 832 1176 "nGateFLT1" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nGateFLT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nVoltFLT1 3.3-V LVCMOS G1 " "Pin nVoltFLT1 uses I/O standard 3.3-V LVCMOS at G1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nVoltFLT1 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nVoltFLT1" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 896 632 800 912 "nVoltFLT1" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nVoltFLT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT5 3.3-V LVCMOS F1 " "Pin nCurrFLT5 uses I/O standard 3.3-V LVCMOS at F1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT5 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT5" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1016 336 504 1032 "nCurrFLT5" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT4 3.3-V LVCMOS F2 " "Pin nCurrFLT4 uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT4 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT4" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 984 336 504 1000 "nCurrFLT4" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGateFLT2 3.3-V LVCMOS K5 " "Pin nGateFLT2 uses I/O standard 3.3-V LVCMOS at K5" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nGateFLT2 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGateFLT2" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1208 664 832 1224 "nGateFLT2" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nGateFLT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nVoltFLT2 3.3-V LVCMOS K1 " "Pin nVoltFLT2 uses I/O standard 3.3-V LVCMOS at K1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nVoltFLT2 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nVoltFLT2" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 936 640 808 952 "nVoltFLT2" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nVoltFLT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT7 3.3-V LVCMOS J1 " "Pin nCurrFLT7 uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT7 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT7" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1080 336 504 1096 "nCurrFLT7" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT6 3.3-V LVCMOS J2 " "Pin nCurrFLT6 uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT6 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT6" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1048 336 504 1064 "nCurrFLT6" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGateFLT3 3.3-V LVCMOS L4 " "Pin nGateFLT3 uses I/O standard 3.3-V LVCMOS at L4" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nGateFLT3 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGateFLT3" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1240 664 832 1256 "nGateFLT3" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nGateFLT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nVoltFLT3 3.3-V LVCMOS L2 " "Pin nVoltFLT3 uses I/O standard 3.3-V LVCMOS at L2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nVoltFLT3 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nVoltFLT3" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 976 640 808 992 "nVoltFLT3" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nVoltFLT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT9 3.3-V LVCMOS K6 " "Pin nCurrFLT9 uses I/O standard 3.3-V LVCMOS at K6" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT9 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT9" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1144 328 496 1160 "nCurrFLT9" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT8 3.3-V LVCMOS J6 " "Pin nCurrFLT8 uses I/O standard 3.3-V LVCMOS at J6" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT8 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT8" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1112 336 504 1128 "nCurrFLT8" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGateFLT4 3.3-V LVCMOS R1 " "Pin nGateFLT4 uses I/O standard 3.3-V LVCMOS at R1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nGateFLT4 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGateFLT4" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1264 664 832 1280 "nGateFLT4" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nGateFLT4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nVoltFLT4 3.3-V LVCMOS L1 " "Pin nVoltFLT4 uses I/O standard 3.3-V LVCMOS at L1" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nVoltFLT4 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nVoltFLT4" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1016 640 808 1032 "nVoltFLT4" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nVoltFLT4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT11 3.3-V LVCMOS K2 " "Pin nCurrFLT11 uses I/O standard 3.3-V LVCMOS at K2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT11 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT11" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1208 328 496 1224 "nCurrFLT11" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCurrFLT10 3.3-V LVCMOS L6 " "Pin nCurrFLT10 uses I/O standard 3.3-V LVCMOS at L6" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nCurrFLT10 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCurrFLT10" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1176 336 504 1192 "nCurrFLT10" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nCurrFLT10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGateFLT5 3.3-V LVCMOS P2 " "Pin nGateFLT5 uses I/O standard 3.3-V LVCMOS at P2" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nGateFLT5 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGateFLT5" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1304 656 824 1320 "nGateFLT5" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nGateFLT5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nVoltFLT5 3.3-V LVCMOS L3 " "Pin nVoltFLT5 uses I/O standard 3.3-V LVCMOS at L3" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { nVoltFLT5 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nVoltFLT5" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 1056 648 816 1072 "nVoltFLT5" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nVoltFLT5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ8 3.3-V LVCMOS F13 " "Pin ADCBZ8 uses I/O standard 3.3-V LVCMOS at F13" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ8 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ8" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 424 64 232 440 "ADCBZ8" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ7 3.3-V LVCMOS J13 " "Pin ADCBZ7 uses I/O standard 3.3-V LVCMOS at J13" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ7 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ7" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 384 64 232 400 "ADCBZ7" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ6 3.3-V LVCMOS J15 " "Pin ADCBZ6 uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ6 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ6" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 344 64 232 360 "ADCBZ6" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ5 3.3-V LVCMOS K16 " "Pin ADCBZ5 uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ5 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ5" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 312 64 232 328 "ADCBZ5" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ4 3.3-V LVCMOS L16 " "Pin ADCBZ4 uses I/O standard 3.3-V LVCMOS at L16" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ4 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ4" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 272 64 232 288 "ADCBZ4" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ3 3.3-V LVCMOS N15 " "Pin ADCBZ3 uses I/O standard 3.3-V LVCMOS at N15" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ3 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ3" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 232 64 232 248 "ADCBZ3" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ2 3.3-V LVCMOS R16 " "Pin ADCBZ2 uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ2 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ2" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 192 64 232 208 "ADCBZ2" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ1 3.3-V LVCMOS N14 " "Pin ADCBZ1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ1 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ1" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 152 64 232 168 "ADCBZ1" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADCBZ0 3.3-V LVCMOS M12 " "Pin ADCBZ0 uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/pin_planner.ppl" { ADCBZ0 } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCBZ0" } } } } { "FPGA_20140329.bdf" "" { Schematic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/FPGA_20140329.bdf" { { 112 56 224 128 "ADCBZ0" "" } } } } { "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab/desktop/altera_13.1/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCBZ0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1406533716978 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1406533716978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/output_files/FPGA_20140329.fit.smsg " "Generated suppressed messages file D:/kahyun/MANDO/FPGA_20140513_DA_RESOLV_COMBINE_excluding_fault/output_files/FPGA_20140329.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1406533717150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1406533717774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 16:48:37 2014 " "Processing ended: Mon Jul 28 16:48:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1406533717774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1406533717774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1406533717774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1406533717774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1406533719537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1406533719537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 16:48:39 2014 " "Processing started: Mon Jul 28 16:48:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1406533719537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1406533719537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_20140329 -c FPGA_20140329 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_20140329 -c FPGA_20140329" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1406533719537 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1406533720504 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1406533720519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1406533721034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 16:48:41 2014 " "Processing ended: Mon Jul 28 16:48:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1406533721034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1406533721034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1406533721034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1406533721034 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1406533721674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1406533723047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 16:48:42 2014 " "Processing started: Mon Jul 28 16:48:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1406533723047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1406533723047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_20140329 -c FPGA_20140329 " "Command: quartus_sta FPGA_20140329 -c FPGA_20140329" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1406533723047 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1406533723187 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1406533723452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1406533723530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1406533723530 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "TimeQuest Timing Analyzer is analyzing 68 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1406533723873 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_20140329.sdc " "Synopsys Design Constraints File file not found: 'FPGA_20140329.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1406533723951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 26.666 -waveform \{0.000 13.333\} -name XCLKOUT XCLKOUT " "create_clock -period 26.666 -waveform \{0.000 13.333\} -name XCLKOUT XCLKOUT" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name da_test:inst3\|CLK_out_temp da_test:inst3\|CLK_out_temp " "create_clock -period 1.000 -name da_test:inst3\|CLK_out_temp da_test:inst3\|CLK_out_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[10\] A\[10\] " "create_clock -period 1.000 -name A\[10\] A\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name da_test:inst3\|alert da_test:inst3\|alert " "create_clock -period 1.000 -name da_test:inst3\|alert da_test:inst3\|alert" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1406533723951 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1406533724092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724092 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1406533724107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1406533724107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1406533724170 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1406533724170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.539 " "Worst-case setup slack is -10.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.539            -839.969 da_test:inst3\|CLK_out_temp  " "  -10.539            -839.969 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.072             -51.365 da_test:inst3\|alert  " "   -3.072             -51.365 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.909              -2.909 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.909              -2.909 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.288 " "Worst-case hold slack is -0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -0.288 da_test:inst3\|CLK_out_temp  " "   -0.288              -0.288 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 da_test:inst3\|alert  " "    0.411               0.000 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.411               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 24.168 " "Worst-case recovery slack is 24.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.168               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.168               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533724185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.029 " "Worst-case removal slack is 2.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.029               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.029               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A\[10\]  " "   -3.000              -3.000 A\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -170.905 da_test:inst3\|CLK_out_temp  " "   -1.285            -170.905 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 da_test:inst3\|alert  " "   -1.285             -28.270 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.077               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.077               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.134               0.000 XCLKOUT  " "   13.134               0.000 XCLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533724201 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1406533724451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1406533724513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1406533725168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1406533725402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1406533725402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.513 " "Worst-case setup slack is -9.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.513            -757.058 da_test:inst3\|CLK_out_temp  " "   -9.513            -757.058 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684             -44.664 da_test:inst3\|alert  " "   -2.684             -44.664 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.573              -2.573 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.573              -2.573 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.193 " "Worst-case hold slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.193 da_test:inst3\|CLK_out_temp  " "   -0.193              -0.193 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 da_test:inst3\|alert  " "    0.361               0.000 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533725418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 24.361 " "Worst-case recovery slack is 24.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533725433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.811 " "Worst-case removal slack is 1.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.811               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.811               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 A\[10\]  " "   -3.000              -3.000 A\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -170.905 da_test:inst3\|CLK_out_temp  " "   -1.285            -170.905 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 da_test:inst3\|alert  " "   -1.285             -28.270 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.073               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.073               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.113               0.000 XCLKOUT  " "   13.113               0.000 XCLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533725449 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1406533725777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1406533726073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1406533726073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.582 " "Worst-case setup slack is -4.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582            -343.199 da_test:inst3\|CLK_out_temp  " "   -4.582            -343.199 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.991              -1.991 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.991              -1.991 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960             -14.385 da_test:inst3\|alert  " "   -0.960             -14.385 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533726089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.270 " "Worst-case hold slack is -0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.270 da_test:inst3\|CLK_out_temp  " "   -0.270              -0.270 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 da_test:inst3\|alert  " "    0.186               0.000 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533726104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.361 " "Worst-case recovery slack is 25.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   25.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533726120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.958 " "Worst-case removal slack is 0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.958               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533726135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.594 A\[10\]  " "   -3.000              -4.594 A\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -133.000 da_test:inst3\|CLK_out_temp  " "   -1.000            -133.000 da_test:inst3\|CLK_out_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 da_test:inst3\|alert  " "   -1.000             -22.000 da_test:inst3\|alert " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.756               0.000 XCLKOUT  " "   12.756               0.000 XCLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.129               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.129               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1406533726167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1406533727212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1406533727212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1406533727493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 16:48:47 2014 " "Processing ended: Mon Jul 28 16:48:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1406533727493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1406533727493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1406533727493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1406533727493 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 258 s " "Quartus II Full Compilation was successful. 0 errors, 258 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1406533728319 ""}
