Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  2 22:12:56 2019
| Host         : EP-09409A890D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.653     -248.974                     33                  677        0.121        0.000                      0                  677        4.500        0.000                       0                   335  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.653     -248.974                     33                  677        0.121        0.000                      0                  677        4.500        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -7.653ns,  Total Violation     -248.974ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.653ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.384ns  (logic 3.692ns (21.238%)  route 13.692ns (78.762%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.530    22.689    SmithWaterman/r_score0
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.595    15.017    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[10]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y107        FDRE (Setup_fdre_C_CE)      -0.205    15.036    SmithWaterman/r_score_reg[10]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                 -7.653    

Slack (VIOLATED) :        -7.653ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.384ns  (logic 3.692ns (21.238%)  route 13.692ns (78.762%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.530    22.689    SmithWaterman/r_score0
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.595    15.017    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[11]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y107        FDRE (Setup_fdre_C_CE)      -0.205    15.036    SmithWaterman/r_score_reg[11]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                 -7.653    

Slack (VIOLATED) :        -7.653ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.384ns  (logic 3.692ns (21.238%)  route 13.692ns (78.762%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.530    22.689    SmithWaterman/r_score0
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.595    15.017    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[8]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y107        FDRE (Setup_fdre_C_CE)      -0.205    15.036    SmithWaterman/r_score_reg[8]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                 -7.653    

Slack (VIOLATED) :        -7.653ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.384ns  (logic 3.692ns (21.238%)  route 13.692ns (78.762%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.530    22.689    SmithWaterman/r_score0
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.595    15.017    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  SmithWaterman/r_score_reg[9]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y107        FDRE (Setup_fdre_C_CE)      -0.205    15.036    SmithWaterman/r_score_reg[9]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                 -7.653    

Slack (VIOLATED) :        -7.651ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 3.692ns (21.239%)  route 13.691ns (78.761%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.529    22.688    SmithWaterman/r_score0
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.596    15.018    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.037    SmithWaterman/r_score_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 -7.651    

Slack (VIOLATED) :        -7.651ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 3.692ns (21.239%)  route 13.691ns (78.761%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.529    22.688    SmithWaterman/r_score0
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.596    15.018    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.037    SmithWaterman/r_score_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 -7.651    

Slack (VIOLATED) :        -7.651ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 3.692ns (21.239%)  route 13.691ns (78.761%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.529    22.688    SmithWaterman/r_score0
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.596    15.018    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.037    SmithWaterman/r_score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 -7.651    

Slack (VIOLATED) :        -7.651ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 3.692ns (21.239%)  route 13.691ns (78.761%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.529    22.688    SmithWaterman/r_score0
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.596    15.018    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y105        FDRE                                         r  SmithWaterman/r_score_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    15.037    SmithWaterman/r_score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 -7.651    

Slack (VIOLATED) :        -7.644ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.372ns  (logic 3.692ns (21.253%)  route 13.680ns (78.747%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.518    22.677    SmithWaterman/r_score0
    SLICE_X87Y112        FDRE                                         r  SmithWaterman/r_score_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.592    15.014    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y112        FDRE                                         r  SmithWaterman/r_score_reg[28]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X87Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.033    SmithWaterman/r_score_reg[28]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -22.677    
  -------------------------------------------------------------------
                         slack                                 -7.644    

Slack (VIOLATED) :        -7.644ns  (required time - arrival time)
  Source:                 SmithWaterman/q_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/r_score_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.372ns  (logic 3.692ns (21.253%)  route 13.680ns (78.747%))
  Logic Levels:           20  (LUT2=4 LUT3=9 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.703     5.305    SmithWaterman/clk_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  SmithWaterman/q_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518     5.823 r  SmithWaterman/q_buf_reg[5]/Q
                         net (fo=14, routed)          0.918     6.741    SmithWaterman/q28_in[2]
    SLICE_X80Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.865 f  SmithWaterman/r_score[0]_i_511/O
                         net (fo=3, routed)           0.598     7.464    SmithWaterman/r_score[0]_i_511_n_0
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.588 r  SmithWaterman/r_score[0]_i_463/O
                         net (fo=5, routed)           0.988     8.576    SmithWaterman/r_score[0]_i_463_n_0
    SLICE_X81Y111        LUT6 (Prop_lut6_I3_O)        0.124     8.700 r  SmithWaterman/r_score[0]_i_546/O
                         net (fo=1, routed)           0.573     9.273    SmithWaterman/m_score_matrix[3]_6[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.397 r  SmithWaterman/r_score[0]_i_505/O
                         net (fo=2, routed)           0.438     9.835    SmithWaterman/r_score[0]_i_505_n_0
    SLICE_X80Y111        LUT2 (Prop_lut2_I1_O)        0.124     9.959 f  SmithWaterman/r_score[0]_i_457/O
                         net (fo=5, routed)           1.029    10.988    SmithWaterman/r_score[0]_i_457_n_0
    SLICE_X81Y111        LUT3 (Prop_lut3_I2_O)        0.152    11.140 r  SmithWaterman/r_score[0]_i_413/O
                         net (fo=3, routed)           0.466    11.606    SmithWaterman/m_score_matrix[4]_10[1]
    SLICE_X80Y110        LUT3 (Prop_lut3_I2_O)        0.326    11.932 r  SmithWaterman/r_score[0]_i_493/O
                         net (fo=2, routed)           0.584    12.515    SmithWaterman/r_score[0]_i_493_n_0
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.639 f  SmithWaterman/r_score[0]_i_436/O
                         net (fo=5, routed)           0.660    13.299    SmithWaterman/r_score[0]_i_436_n_0
    SLICE_X77Y109        LUT3 (Prop_lut3_I2_O)        0.124    13.423 r  SmithWaterman/r_score[0]_i_388/O
                         net (fo=3, routed)           1.235    14.659    SmithWaterman/m_score_matrix[5]_14[1]
    SLICE_X83Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.783 r  SmithWaterman/r_score[0]_i_357/O
                         net (fo=1, routed)           0.659    15.441    SmithWaterman/m_score_matrix[6]_14[0]
    SLICE_X82Y110        LUT3 (Prop_lut3_I1_O)        0.152    15.593 r  SmithWaterman/r_score[0]_i_295/O
                         net (fo=2, routed)           0.441    16.035    SmithWaterman/r_score[0]_i_295_n_0
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.332    16.367 f  SmithWaterman/r_score[0]_i_240/O
                         net (fo=5, routed)           0.855    17.222    SmithWaterman/r_score[0]_i_240_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I2_O)        0.150    17.372 r  SmithWaterman/r_score[0]_i_227/O
                         net (fo=2, routed)           0.999    18.371    SmithWaterman/m_score_matrix[7]_18[1]
    SLICE_X82Y107        LUT6 (Prop_lut6_I0_O)        0.326    18.697 r  SmithWaterman/r_score[0]_i_180/O
                         net (fo=1, routed)           0.419    19.115    SmithWaterman/m_score_matrix[8]_18[0]
    SLICE_X84Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.239 f  SmithWaterman/r_score[0]_i_125/O
                         net (fo=2, routed)           0.321    19.561    SmithWaterman/r_score[0]_i_125_n_0
    SLICE_X86Y108        LUT2 (Prop_lut2_I1_O)        0.124    19.685 r  SmithWaterman/r_score[0]_i_128/O
                         net (fo=3, routed)           0.586    20.270    SmithWaterman/r_score[0]_i_128_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.124    20.394 f  SmithWaterman/r_score[0]_i_72/O
                         net (fo=2, routed)           0.640    21.034    SmithWaterman/m_score_matrix[10]_20[1]
    SLICE_X85Y108        LUT6 (Prop_lut6_I0_O)        0.124    21.158 f  SmithWaterman/r_score[0]_i_24/O
                         net (fo=1, routed)           0.582    21.740    SmithWaterman/m_score_matrix[11]_20[0]
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.864 f  SmithWaterman/r_score[0]_i_5/O
                         net (fo=2, routed)           0.171    22.035    SmithWaterman/r_score[0]_i_5_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I3_O)        0.124    22.159 r  SmithWaterman/r_score[0]_i_1/O
                         net (fo=32, routed)          0.518    22.677    SmithWaterman/r_score0
    SLICE_X87Y112        FDRE                                         r  SmithWaterman/r_score_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.592    15.014    SmithWaterman/clk_IBUF_BUFG
    SLICE_X87Y112        FDRE                                         r  SmithWaterman/r_score_reg[29]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X87Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.033    SmithWaterman/r_score_reg[29]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -22.677    
  -------------------------------------------------------------------
                         slack                                 -7.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.355ns (72.225%)  route 0.137ns (27.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.608     1.527    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  SmithWaterman/rst_counter_reg[2]/Q
                         net (fo=2, routed)           0.136     1.804    SmithWaterman/rst_counter_reg[2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.964 r  SmithWaterman/rst_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.965    SmithWaterman/rst_counter_reg[0]_i_2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.019 r  SmithWaterman/rst_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.019    SmithWaterman/rst_counter_reg[4]_i_1_n_7
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.873     2.039    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[4]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    SmithWaterman/rst_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.366ns (72.833%)  route 0.137ns (27.167%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.608     1.527    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  SmithWaterman/rst_counter_reg[2]/Q
                         net (fo=2, routed)           0.136     1.804    SmithWaterman/rst_counter_reg[2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.964 r  SmithWaterman/rst_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.965    SmithWaterman/rst_counter_reg[0]_i_2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.030 r  SmithWaterman/rst_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.030    SmithWaterman/rst_counter_reg[4]_i_1_n_5
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.873     2.039    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[6]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    SmithWaterman/rst_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.391ns (74.121%)  route 0.137ns (25.879%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.608     1.527    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  SmithWaterman/rst_counter_reg[2]/Q
                         net (fo=2, routed)           0.136     1.804    SmithWaterman/rst_counter_reg[2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.964 r  SmithWaterman/rst_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.965    SmithWaterman/rst_counter_reg[0]_i_2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.055 r  SmithWaterman/rst_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.055    SmithWaterman/rst_counter_reg[4]_i_1_n_6
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.873     2.039    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[5]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    SmithWaterman/rst_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.391ns (74.121%)  route 0.137ns (25.879%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.608     1.527    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  SmithWaterman/rst_counter_reg[2]/Q
                         net (fo=2, routed)           0.136     1.804    SmithWaterman/rst_counter_reg[2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.964 r  SmithWaterman/rst_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.965    SmithWaterman/rst_counter_reg[0]_i_2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.055 r  SmithWaterman/rst_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.055    SmithWaterman/rst_counter_reg[4]_i_1_n_4
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.873     2.039    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  SmithWaterman/rst_counter_reg[7]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    SmithWaterman/rst_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/r_size_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_RECEIVER/int_size_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.586     1.505    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X77Y116        FDRE                                         r  DATA_RECEIVER/r_size_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  DATA_RECEIVER/r_size_reg[6]/Q
                         net (fo=1, routed)           0.108     1.755    DATA_RECEIVER/r_size_reg_n_0_[6]
    SLICE_X76Y115        FDRE                                         r  DATA_RECEIVER/int_size_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.858     2.023    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X76Y115        FDRE                                         r  DATA_RECEIVER/int_size_reg[6]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X76Y115        FDRE (Hold_fdre_C_D)         0.076     1.596    DATA_RECEIVER/int_size_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.394ns (74.267%)  route 0.137ns (25.733%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.608     1.527    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  SmithWaterman/rst_counter_reg[2]/Q
                         net (fo=2, routed)           0.136     1.804    SmithWaterman/rst_counter_reg[2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.964 r  SmithWaterman/rst_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.965    SmithWaterman/rst_counter_reg[0]_i_2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.004 r  SmithWaterman/rst_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    SmithWaterman/rst_counter_reg[4]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.058 r  SmithWaterman/rst_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    SmithWaterman/rst_counter_reg[8]_i_1_n_7
    SLICE_X86Y101        FDRE                                         r  SmithWaterman/rst_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.873     2.039    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y101        FDRE                                         r  SmithWaterman/rst_counter_reg[8]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    SmithWaterman/rst_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/query_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/q_buf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.587     1.506    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X75Y113        FDRE                                         r  DATA_RECEIVER/query_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  DATA_RECEIVER/query_reg[18]/Q
                         net (fo=1, routed)           0.110     1.757    SmithWaterman/i_query[18]
    SLICE_X75Y112        FDRE                                         r  SmithWaterman/q_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.860     2.025    SmithWaterman/clk_IBUF_BUFG
    SLICE_X75Y112        FDRE                                         r  SmithWaterman/q_buf_reg[18]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.070     1.592    SmithWaterman/q_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DATA_RECEIVER/query_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/q_buf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.587     1.506    DATA_RECEIVER/clk_IBUF_BUFG
    SLICE_X75Y113        FDRE                                         r  DATA_RECEIVER/query_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  DATA_RECEIVER/query_reg[19]/Q
                         net (fo=1, routed)           0.110     1.757    SmithWaterman/i_query[19]
    SLICE_X75Y112        FDRE                                         r  SmithWaterman/q_buf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.860     2.025    SmithWaterman/clk_IBUF_BUFG
    SLICE_X75Y112        FDRE                                         r  SmithWaterman/q_buf_reg[19]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.066     1.588    SmithWaterman/q_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SmithWaterman/rst_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SmithWaterman/rst_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.405ns (74.790%)  route 0.137ns (25.210%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.608     1.527    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  SmithWaterman/rst_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  SmithWaterman/rst_counter_reg[2]/Q
                         net (fo=2, routed)           0.136     1.804    SmithWaterman/rst_counter_reg[2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.964 r  SmithWaterman/rst_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.965    SmithWaterman/rst_counter_reg[0]_i_2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.004 r  SmithWaterman/rst_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    SmithWaterman/rst_counter_reg[4]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.069 r  SmithWaterman/rst_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.069    SmithWaterman/rst_counter_reg[8]_i_1_n_5
    SLICE_X86Y101        FDRE                                         r  SmithWaterman/rst_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.873     2.039    SmithWaterman/clk_IBUF_BUFG
    SLICE_X86Y101        FDRE                                         r  SmithWaterman/rst_counter_reg[10]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    SmithWaterman/rst_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SCORE_TRANSMITTER/temp_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.600     1.519    SCORE_TRANSMITTER/clk_IBUF_BUFG
    SLICE_X89Y107        FDRE                                         r  SCORE_TRANSMITTER/temp_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  SCORE_TRANSMITTER/temp_byte_reg[0]/Q
                         net (fo=1, routed)           0.116     1.777    SCORE_TRANSMITTER/BYTE_TX/Q[0]
    SLICE_X89Y108        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.871     2.037    SCORE_TRANSMITTER/BYTE_TX/clk_IBUF_BUFG
    SLICE_X89Y108        FDRE                                         r  SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg[0]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X89Y108        FDRE (Hold_fdre_C_D)         0.070     1.605    SCORE_TRANSMITTER/BYTE_TX/temp_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   DATA_RECEIVER/BYTE_RX/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y114   DATA_RECEIVER/int_size_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y114   SmithWaterman/s_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y118   DATA_RECEIVER/BYTE_RX/temp_byte_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y113   SmithWaterman/q_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y114   SmithWaterman/s_buf_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y114   SmithWaterman/s_buf_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y113   SmithWaterman/q_buf_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y114   SmithWaterman/q_buf_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y114   SmithWaterman/q_buf_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y113   SmithWaterman/q_buf_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y118   DATA_RECEIVER/index_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y115   DATA_RECEIVER/int_size_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y115   DATA_RECEIVER/query_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y115   DATA_RECEIVER/query_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y116   DATA_RECEIVER/r_size_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y116   DATA_RECEIVER/r_size_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y116   DATA_RECEIVER/r_size_reg[6]/C



