{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520960975501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520960975511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 11:09:35 2018 " "Processing started: Tue Mar 13 11:09:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520960975511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960975511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960975511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520960976557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520960976557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorN " "Found entity 1: xorN" {  } { { "xorN.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/xorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520960995693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960995693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orn.sv 1 1 " "Found 1 design units, including 1 entities, in source file orn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orN " "Found entity 1: orN" {  } { { "orN.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/orN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520960995693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960995693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notn.sv 1 1 " "Found 1 design units, including 1 entities, in source file notn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notN " "Found entity 1: notN" {  } { { "notN.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/notN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520960995703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960995703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.sv 1 1 " "Found 1 design units, including 1 entities, in source file andn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andN " "Found entity 1: andN" {  } { { "andN.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/andN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520960995703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960995703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srln.sv 1 1 " "Found 1 design units, including 1 entities, in source file srln.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srlN " "Found entity 1: srlN" {  } { { "srlN.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/srlN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520960995703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960995703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slln.sv 1 1 " "Found 1 design units, including 1 entities, in source file slln.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sllN " "Found entity 1: sllN" {  } { { "sllN.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/sllN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520960995713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960995713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520960995713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960995713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520960995763 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result ALU.sv(5) " "Output port \"result\" at ALU.sv(5) has no driver" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520960995783 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "n ALU.sv(6) " "Output port \"n\" at ALU.sv(6) has no driver" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520960995783 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "z ALU.sv(7) " "Output port \"z\" at ALU.sv(7) has no driver" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520960995783 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c ALU.sv(8) " "Output port \"c\" at ALU.sv(8) has no driver" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520960995783 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "v ALU.sv(9) " "Output port \"v\" at ALU.sv(9) has no driver" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520960995783 "|ALU"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520960996402 "|ALU|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520960996402 "|ALU|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520960996402 "|ALU|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n GND " "Pin \"n\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520960996402 "|ALU|n"} { "Warning" "WMLS_MLS_STUCK_PIN" "z GND " "Pin \"z\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520960996402 "|ALU|z"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520960996402 "|ALU|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "v GND " "Pin \"v\" is stuck at GND" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520960996402 "|ALU|v"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1520960996402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520960996562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520960996562 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520960996592 "|ALU|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520960996592 "|ALU|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520960996592 "|ALU|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520960996592 "|ALU|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520960996592 "|ALU|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "ALU.sv" "" { Text "D:/TEC/2018_I/Taller de diseño digital/Laboratorios/Lab 3/src/ALUTaller/ALU.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520960996592 "|ALU|b[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1520960996592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520960996592 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520960996592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520960996592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520960996612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 11:09:56 2018 " "Processing ended: Tue Mar 13 11:09:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520960996612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520960996612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520960996612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520960996612 ""}
