;redcode
;assert 1
	SPL 0, <-742
	SUB 121, 100
	SUB @121, 103
	SUB #0, -39
	SUB <107, <105
	SUB 12, @310
	MOV -91, <-25
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	MOV -9, <-20
	MOV -9, <-20
	CMP 30, 9
	SUB 72, @200
	SPL @300, <16
	JMZ 0, <412
	SLT #30, -19
	SUB 12, @0
	SUB 0, 442
	SPL 100, 10
	SUB @121, 103
	SUB @129, 106
	SUB #0, -39
	MOV #277, @700
	SPL 0, <402
	DJN -1, @-20
	DJN 701, 0
	ADD 30, 9
	SUB #270, @300
	MOV -9, <-20
	SUB -7, <-120
	SPL @300, <16
	MOV 0, 101
	SUB -7, <-120
	SPL 0, <402
	JMN <121, 103
	JMZ 100, 10
	JMZ 0, <402
	SUB 12, @0
	SPL @300, <16
	ADD 30, 9
	SUB @-127, 100
	SLT -30, 9
	SUB #274, <6
	SUB #274, <6
	SPL 0, <-742
	SUB 121, 100
	JMN @12, #280
	SUB #274, <6
	SUB #274, <6
	SPL 0, <-742
	MOV -9, <-20
	MOV -9, <-20
	MOV -9, <-20
