{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890539232","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":402}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890539392","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":406}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890539552","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":410}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890539712","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":414}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890540032","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":421}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890540192","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":425}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541152","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":444}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541152","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":446}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541312","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":450}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541312","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":452}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541520","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":456}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541520","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":458}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541680","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":462}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541680","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":464}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541840","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":468}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890541840","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":470}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890542000","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":474}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_95469890542000","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":476}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890544272","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":846}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890589312","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":850}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890575584","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":854}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890616736","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":858}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890616992","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":865}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890617152","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":869}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890617952","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":885}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890617952","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":887}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618112","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":891}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618112","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":893}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618272","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":897}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618272","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":899}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618432","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":903}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618432","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":905}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618592","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":909}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618752","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":913}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618752","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":915}},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618912","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":919}},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_95469890618912","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":921}},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_SetXtalFreq_BB_95469890550000","bits_modified":["bit_0-31"],"call_stack":"CLOCK_SetXtalFreq","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2389}},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_SetXtalFreq_BB_95469890550000","bits_modified":["bit_0-31"],"call_stack":"CLOCK_SetXtalFreq","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2390}}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"board_init":37,"runtime":2},"total_accesses":39}
