{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742305183834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742305183835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 13:39:43 2025 " "Processing started: Tue Mar 18 13:39:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742305183835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742305183835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDisplayDemo -c ALUDisplayDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDisplayDemo -c ALUDisplayDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742305183835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742305184143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742305184143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aludemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDemo " "Found entity 1: ALUDemo" {  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742305192080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742305192080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-Behavioral " "Found design unit 1: ALU4-Behavioral" {  } { { "ALU4.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALU4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742305192418 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALU4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742305192418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742305192418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/Bin7SegDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742305192420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742305192420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742305192420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDemo " "Elaborating entity \"ALUDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742305192464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst4 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst4\"" {  } { { "ALUDemo.bdf" "inst4" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 280 752 960 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU4:inst " "Elaborating entity \"ALU4\" for hierarchy \"ALU4:inst\"" {  } { { "ALUDemo.bdf" "inst" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 144 312 472 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin2bcd.vhd 2 1 " "Using design file bin2bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/bin2bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742305192488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/bin2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742305192488 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742305192488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Bin2BCD:inst1 " "Elaborating entity \"Bin2BCD\" for hierarchy \"Bin2BCD:inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192488 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_tens\[0\] inst1 " "Port \"bcd_tens\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192512 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_tens\[1\] inst1 " "Port \"bcd_tens\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192512 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_tens\[2\] inst1 " "Port \"bcd_tens\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_tens\[3\] inst1 " "Port \"bcd_tens\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_units\[0\] inst1 " "Port \"bcd_units\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_units\[1\] inst1 " "Port \"bcd_units\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_units\[2\] inst1 " "Port \"bcd_units\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bcd_units\[3\] inst1 " "Port \"bcd_units\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bin_in\[0\] inst1 " "Port \"bin_in\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bin_in\[1\] inst1 " "Port \"bin_in\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bin_in\[2\] inst1 " "Port \"bin_in\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "bin_in\[3\] inst1 " "Port \"bin_in\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "ALUDemo.bdf" "inst1" { Schematic "C:/Users/rg210/Desktop/ECT/2_semestre/LSD/aula4/ALUDemo.bdf" { { 16 456 656 96 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742305192513 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742305192632 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 18 13:39:52 2025 " "Processing ended: Tue Mar 18 13:39:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742305192632 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742305192632 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742305192632 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742305192632 ""}
