Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 14:45:49 2024
| Host         : eecs-digital-10 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 my_windowed_fft/window_multiply/arbr__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_windowed_fft/fft_input_window_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 8.060ns (84.471%)  route 1.482ns (15.529%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=12565, unplaced)     0.584     2.920    my_windowed_fft/window_multiply/clk_100mhz_IBUF_BUFG
                         DSP48E1                                      r  my_windowed_fft/window_multiply/arbr__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.126 r  my_windowed_fft/window_multiply/arbr__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.181    my_windowed_fft/window_multiply/arbr__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.699 r  my_windowed_fft/window_multiply/arbr__2/P[0]
                         net (fo=2, unplaced)         0.800     9.499    my_windowed_fft/window_multiply/arbr__2_n_105
                         LUT2 (Prop_lut2_I0_O)        0.124     9.623 r  my_windowed_fft/window_multiply/arbr_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.623    my_windowed_fft/window_multiply/arbr_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.173 r  my_windowed_fft/window_multiply/arbr_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.182    my_windowed_fft/window_multiply/arbr_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.296 r  my_windowed_fft/window_multiply/arbr_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.296    my_windowed_fft/window_multiply/arbr_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  my_windowed_fft/window_multiply/arbr_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.410    my_windowed_fft/window_multiply/arbr_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  my_windowed_fft/window_multiply/arbr_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    10.524    my_windowed_fft/window_multiply/arbr_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.638 r  my_windowed_fft/window_multiply/arbr_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.638    my_windowed_fft/window_multiply/arbr_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.752 r  my_windowed_fft/window_multiply/arbr_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.752    my_windowed_fft/window_multiply/arbr_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.866 r  my_windowed_fft/window_multiply/arbr_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.866    my_windowed_fft/window_multiply/arbr_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.980 r  my_windowed_fft/window_multiply/arbr_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000    10.980    my_windowed_fft/window_multiply/arbr_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.094 r  my_windowed_fft/window_multiply/arbr_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000    11.094    my_windowed_fft/window_multiply/arbr_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.208 r  my_windowed_fft/window_multiply/arbr_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000    11.208    my_windowed_fft/window_multiply/arbr_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.537 r  my_windowed_fft/window_multiply/arbr_carry__9/O[3]
                         net (fo=1, unplaced)         0.618    12.155    my_windowed_fft/window_multiply/data1[28]
                         LUT6 (Prop_lut6_I5_O)        0.307    12.462 r  my_windowed_fft/window_multiply/fft_input_window[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.462    my_windowed_fft/window_multiply_n_5
                         FDRE                                         r  my_windowed_fft/fft_input_window_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=12565, unplaced)     0.439    12.660    my_windowed_fft/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  my_windowed_fft/fft_input_window_reg[28]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    my_windowed_fft/fft_input_window_reg[28]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.307    




