## ðŸ“‚ Week 1 - RTL Design and Synthesis
## DAY -1 


### Introduction-to-iverilog

