INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/DCLK_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCLK_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
