INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/weight_fc/sim/weight_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_fc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight6/sim/conv2_weight6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2_weight6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight5/sim/conv2_weight5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2_weight5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight4/sim/conv2_weight4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2_weight4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight3/sim/conv2_weight3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2_weight3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight2/sim/conv2_weight2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2_weight2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight1/sim/conv2_weight1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2_weight1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias6/sim/conv1_bias6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_bias6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias5/sim/conv1_bias5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_bias5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias4/sim/conv1_bias4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_bias4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias3/sim/conv1_bias3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_bias3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias2/sim/conv1_bias2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_bias2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias1/sim/conv1_bias1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_bias1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight6/sim/conv1_weight6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_weight6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight5/sim/conv1_weight5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_weight5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight4/sim/conv1_weight4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_weight4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight3/sim/conv1_weight3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_weight3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight2/sim/conv1_weight2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_weight2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight1/sim/conv1_weight1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_weight1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling
WARNING: [VRFC 10-3676] redeclaration of ansi port 'matrix1_1' is not allowed [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'matrix2_1' is not allowed [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_struct
WARNING: [VRFC 10-3676] redeclaration of ansi port 'image_addr' is not allowed [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:88]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'taps_3' is not allowed [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:141]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:127]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:128]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:129]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:130]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:131]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:132]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:133]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:134]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:135]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:136]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:137]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:138]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:197]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:346]
WARNING: [VRFC 10-3380] identifier 'buffer1_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:348]
WARNING: [VRFC 10-3380] identifier 'buffer2_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:349]
WARNING: [VRFC 10-3380] identifier 'buffer3_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:351]
WARNING: [VRFC 10-3380] identifier 'buffer4_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:352]
WARNING: [VRFC 10-3380] identifier 'buffer5_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:354]
WARNING: [VRFC 10-3380] identifier 'buffer6_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:355]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:366]
WARNING: [VRFC 10-3380] identifier 'conv1_done' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:470]
WARNING: [VRFC 10-3380] identifier 'buffer1_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:757]
WARNING: [VRFC 10-3380] identifier 'buffer2_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:758]
WARNING: [VRFC 10-3380] identifier 'buffer3_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:760]
WARNING: [VRFC 10-3380] identifier 'buffer4_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:761]
WARNING: [VRFC 10-3380] identifier 'buffer5_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:763]
WARNING: [VRFC 10-3380] identifier 'buffer6_12x12' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:764]
WARNING: [VRFC 10-3380] identifier 'buffer1_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:858]
WARNING: [VRFC 10-3380] identifier 'buffer2_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:861]
WARNING: [VRFC 10-3380] identifier 'buffer3_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:864]
WARNING: [VRFC 10-3380] identifier 'buffer4_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:867]
WARNING: [VRFC 10-3380] identifier 'buffer5_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:870]
WARNING: [VRFC 10-3380] identifier 'buffer6_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:873]
WARNING: [VRFC 10-3380] identifier 'buffer7_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:876]
WARNING: [VRFC 10-3380] identifier 'buffer8_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:879]
WARNING: [VRFC 10-3380] identifier 'buffer9_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:882]
WARNING: [VRFC 10-3380] identifier 'buffer10_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:885]
WARNING: [VRFC 10-3380] identifier 'buffer11_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:888]
WARNING: [VRFC 10-3380] identifier 'buffer12_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:891]
WARNING: [VRFC 10-3380] identifier 'buffer13_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:894]
WARNING: [VRFC 10-3380] identifier 'buffer14_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:897]
WARNING: [VRFC 10-3380] identifier 'buffer15_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:900]
WARNING: [VRFC 10-3380] identifier 'buffer16_4x4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:903]
WARNING: [VRFC 10-3380] identifier 'result1' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1182]
WARNING: [VRFC 10-3380] identifier 'result2' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1183]
WARNING: [VRFC 10-3380] identifier 'result3' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1184]
WARNING: [VRFC 10-3380] identifier 'result4' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1185]
WARNING: [VRFC 10-3380] identifier 'result5' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1186]
WARNING: [VRFC 10-3380] identifier 'result6' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1187]
WARNING: [VRFC 10-3380] identifier 'result7' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1188]
WARNING: [VRFC 10-3380] identifier 'result8' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1189]
WARNING: [VRFC 10-3380] identifier 'result9' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1190]
WARNING: [VRFC 10-3380] identifier 'result10' is used before its declaration [C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v:1191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/shift_ram_12/sim/shift_ram_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_ram_12'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/shift_ram_28/sim/shift_ram_28.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_ram_28'
