INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:42:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 buffer12/dataReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            load0/data_tehb/dataReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 1.611ns (23.325%)  route 5.296ns (76.675%))
  Logic Levels:           18  (CARRY4=5 LUT3=2 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1656, unset)         0.508     0.508    buffer12/clk
    SLICE_X2Y155         FDRE                                         r  buffer12/dataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer12/dataReg_reg[8]/Q
                         net (fo=5, routed)           0.384     1.146    buffer12/control/feature_loadEn_INST_0_i_5[8]
    SLICE_X5Y153         LUT3 (Prop_lut3_I1_O)        0.043     1.189 f  buffer12/control/weight_loadAddr[8]_INST_0_i_1/O
                         net (fo=5, routed)           0.294     1.483    cmpi0/buffer12_outs[8]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.043     1.526 r  cmpi0/feature_loadEn_INST_0_i_42/O
                         net (fo=1, routed)           0.359     1.885    cmpi0/feature_loadEn_INST_0_i_42_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     2.147 r  cmpi0/feature_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.147    cmpi0/feature_loadEn_INST_0_i_13_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.196 r  cmpi0/feature_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.196    cmpi0/feature_loadEn_INST_0_i_4_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.245 f  cmpi0/feature_loadEn_INST_0_i_2/CO[3]
                         net (fo=96, routed)          0.407     2.652    buffer30/fifo/result[0]
    SLICE_X5Y159         LUT6 (Prop_lut6_I3_O)        0.043     2.695 r  buffer30/fifo/transmitValue_i_2__6/O
                         net (fo=27, routed)          0.453     3.148    cmpi1/p_1_in
    SLICE_X6Y160         LUT6 (Prop_lut6_I5_O)        0.043     3.191 r  cmpi1/Memory[0][0]_i_21/O
                         net (fo=1, routed)           0.370     3.561    cmpi1/Memory[0][0]_i_21_n_0
    SLICE_X5Y161         LUT6 (Prop_lut6_I5_O)        0.043     3.604 r  cmpi1/Memory[0][0]_i_11/O
                         net (fo=1, routed)           0.000     3.604    cmpi1/Memory[0][0]_i_11_n_0
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.855 r  cmpi1/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.855    cmpi1/Memory_reg[0][0]_i_3_n_0
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.962 r  cmpi1/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=13, routed)          0.251     4.213    buffer66/fifo/result[0]
    SLICE_X4Y164         LUT6 (Prop_lut6_I3_O)        0.123     4.336 r  buffer66/fifo/Head[2]_i_5__0/O
                         net (fo=3, routed)           0.397     4.733    fork11/control/generateBlocks[1].regblock/buffer66_outs
    SLICE_X4Y164         LUT6 (Prop_lut6_I1_O)        0.043     4.776 f  fork11/control/generateBlocks[1].regblock/transmitValue_i_2__33/O
                         net (fo=4, routed)           0.243     5.019    fork11/control/generateBlocks[1].regblock/transmitValue_i_2__33_n_0
    SLICE_X4Y162         LUT4 (Prop_lut4_I0_O)        0.043     5.062 f  fork11/control/generateBlocks[1].regblock/transmitValue_i_5__10/O
                         net (fo=2, routed)           0.345     5.407    buffer48/fifo/cmpi1_result_ready
    SLICE_X4Y162         LUT6 (Prop_lut6_I3_O)        0.043     5.450 r  buffer48/fifo/transmitValue_i_5__9/O
                         net (fo=1, routed)           0.264     5.714    buffer48/fifo/transmitValue_i_5__9_n_0
    SLICE_X4Y162         LUT4 (Prop_lut4_I0_O)        0.043     5.757 f  buffer48/fifo/transmitValue_i_3__20/O
                         net (fo=6, routed)           0.425     6.182    fork18/control/generateBlocks[0].regblock/mux7_outs_ready
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.043     6.225 r  fork18/control/generateBlocks[0].regblock/Memory[0][31]_i_3__0/O
                         net (fo=5, routed)           0.268     6.493    fork9/control/generateBlocks[3].regblock/anyBlockStop
    SLICE_X18Y160        LUT3 (Prop_lut3_I1_O)        0.043     6.536 r  fork9/control/generateBlocks[3].regblock/fullReg_i_2__6/O
                         net (fo=6, routed)           0.407     6.943    load0/data_tehb/control/transmitValue_reg_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I0_O)        0.043     6.986 r  load0/data_tehb/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.429     7.415    load0/data_tehb/control_n_8
    SLICE_X23Y159        FDRE                                         r  load0/data_tehb/dataReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1656, unset)         0.483     6.183    load0/data_tehb/clk
    SLICE_X23Y159        FDRE                                         r  load0/data_tehb/dataReg_reg[12]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X23Y159        FDRE (Setup_fdre_C_CE)      -0.194     5.953    load0/data_tehb/dataReg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 -1.461    




