LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all; 

ENTITY alphabet IS
	PORT (
		x: in unsigned (10 downto 0);
		y: in unsigned (10 downto 0);
		char: in unsigned (4 downto 0); 
		res: in unsigned (2 downto 0);
        size: in unsigned (4 downto 0);
		output: out std_logic_vector (11 downto 0)
		);
END entity;

ARCHITECTURE Behavioral OF alphabet IS 
    signal address: unsigned (9 downto 0);
    constant mem: std_logic_vector (1023 downto 0):="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111011101010111011101010111011011101010111001110011101101111011110111101100000000000111100000111100000001110100000111001110100001000101110011100111010001011100011001010011000111000000111101111011110111100000011011110111101100000000001111000000111100000010001011101111001110100011011110111100011010110001100011010110001101011000111011110111001110111100011001101101100011110110011100011011111001111011000110111101110000110101100111100110111100011011111001100011110111011101111100111011110111101111001110111000110101101011010110001";
BEGIN  
    address <= shift_right((shift_right(x,TO_INTEGER(res))+5*shift_right(y,TO_INTEGER(res)))+char*25,0) (9 downto 0);
	output <= (others => mem(TO_INTEGER (address))) when x<5*size else "111111111111";
END Behavioral; 