Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jan  6 19:40:07 2019
| Host         : puyaa running 64-bit Debian GNU/Linux 9.6 (stretch)
| Command      : report_control_sets -verbose -file Zynq_RealFFT_wrapper_control_sets_placed.rpt
| Design       : Zynq_RealFFT_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   301 |
| Unused register locations in slices containing registers |   956 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             528 |          211 |
| No           | No                    | Yes                    |              28 |            9 |
| No           | Yes                   | No                     |             548 |          236 |
| Yes          | No                    | No                     |            5625 |         1394 |
| Yes          | No                    | Yes                    |              40 |            9 |
| Yes          | Yes                   | No                     |            2307 |          696 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                                  |                                                                                                                                                                                                                                                              |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                                       | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw                                                                                                                          |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_real_hi_proc88_U0/ap_NS_fsm1                                                                                                                                                                 |                1 |              1 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                2 |              2 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw1                                                                                                                         |                1 |              2 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                        |                2 |              2 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                             |                2 |              2 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/gen_axi3.r_last_offset                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              3 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[7]                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8][0]                                                                                                                                              |                1 |              3 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                2 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                             |                3 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                           |                4 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                           |                4 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                              |                4 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                3 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                            | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                2 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                            | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                     | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                        |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                       | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                             |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                      | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                3 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                3 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                       | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                2 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]                                                                                                                                                                                  |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                       | Zynq_RealFFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                           |                4 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buffer_proc86_U0/ap_sync_reg_channel_write_descramble_buf_1_M_imag_V_reg                                                                                                                         |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_6                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                2 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                               | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                                  |                1 |              4 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                               | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_5                                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/real_spectrum_hi_V_M_imag_V_U/mOutPtr[4]_i_1__2_n_0                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_rst_n_inv                                                                                                                                                                |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/real_spectrum_hi_V_M_real_V_U/mOutPtr[4]_i_1__1_n_0                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_rst_n_inv                                                                                                                                                                |                1 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/real_spectrum_lo_V_M_imag_V_U/mOutPtr[4]_i_1_n_0                                                                                                                                                                             | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_rst_n_inv                                                                                                                                                                |                1 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/real_spectrum_lo_V_M_real_V_U/mOutPtr[4]_i_1__0_n_0                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_rst_n_inv                                                                                                                                                                |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                             |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                       | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                              |                3 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                2 |              5 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                   | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                    | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | Zynq_RealFFT_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | Zynq_RealFFT_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/E[0]                                                                                                                                                                                                            | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/ap_rst_n_inv                                                                                                                                                                     |                2 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/mOutPtr_reg[0][0]                                                                                                                                                                                               | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/ap_rst_n_inv                                                                                                                                                                     |                2 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[8][0]                                                                                                                                                                        | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                1 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                1 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                3 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                3 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                2 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                3 |              6 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                      |                1 |              7 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0][0]                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[6][0]                              |                3 |              7 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                            | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              7 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                           |                5 |              7 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                   |                1 |              7 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                3 |              7 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_real_hi_proc88_U0/i3_0_i_reg_1060__1                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_real_hi_proc88_U0/ap_NS_fsm1                                                                                                                                                                 |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_block_pp0_stage0_subdone                                                                                                                                                             | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_rst_n_inv                                                                                                                                                                |                2 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                          | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/tmp_32_reg_923[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                            | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                         |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                                              |                1 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[7]                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                       |                2 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                     |                2 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                       |                3 |              8 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/ap_enable_reg_pp0_iter1                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                6 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                               |                2 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                               |                4 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                  |                3 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                |                                                                                                                                                                                                                                                              |                2 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                        |                                                                                                                                                                                                                                                              |                3 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                      |                2 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                      |                2 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                                                                                                                                    | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                           |                4 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                3 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                               |                4 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/i1_reg_1040                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/i1_reg_104_0                                                                                                                                                                     |                3 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                5 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/start_for_Loop_rencg_U/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                5 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/i_reg_1880                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/i_reg_188_0                                                                                                                                                                 |                4 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/tmp_10_reg_3900                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                4 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/coeff_tab1_1_U/window_fn_coeff_teOg_rom_U/coeff_tab1_0_ce0                                                                                                                                                      |                                                                                                                                                                                                                                                              |                5 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stream_output_proc89_U0/i4_0_i1_reg_136[8]_i_2_n_0                                                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stream_output_proc89_U0/i4_0_i1_reg_136                                                                                                                                                          |                3 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/i9_reg_1620                                                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/i9_reg_162_0                                                                                                                                                                                        |                5 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buffer_proc86_U0/ap_enable_reg_pp0_iter1                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                5 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buffer_proc86_U0/val_assign_reg_118[8]_i_2_n_0                                                                                                                                                               | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buffer_proc86_U0/val_assign_reg_118                                                                                                                                                              |                4 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/i2_0_i_reg_236[8]_i_2_n_0                                                                                                                                                               | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_NS_fsm1                                                                                                                                                                  |                4 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                              | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                  |                3 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                     | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                     |                                                                                                                                                                                                                                                              |                2 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] |                                                                                                                                                                                                                                                              |                2 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                              | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |              9 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                    |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0_n_0                                                                                                 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                  |                4 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                    |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                        |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                        |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                        |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |                4 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                        |                3 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                            | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                               |                3 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                        |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                4 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                5 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                                            | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                                            | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1[0]                                |                3 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                              | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                |                2 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                 |                3 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                              | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                3 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buffer_proc86_U0/ap_ready_INST_0_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                4 |             10 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_6                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                           |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                           |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                           |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/hls_xfft2real_muldEe_U7/hls_xfft2real_muldEe_DSP48_0_U/p_reg_reg_0                                                                                                                      |                                                                                                                                                                                                                                                              |                3 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                           |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                           |                5 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                           |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                              |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                                                                    | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                              |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                              |                2 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                               | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                               |                5 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                                    | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                |                4 |             11 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                  | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                 | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                4 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg_0[0]                                                                                             | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                               |                5 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                        |                3 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                        |                4 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                              |                3 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                              |                3 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                4 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                              |                4 |             12 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |                5 |             13 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |             13 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |             13 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                3 |             13 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                              |                                                                                                                                                                                                                                                              |                3 |             13 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                7 |             13 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                5 |             13 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[13][0]                                                                                                                                               | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                4 |             14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                           | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                6 |             14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                              |                2 |             14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                       | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                4 |             14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                      |                                                                                                                                                                                                                                                              |                2 |             14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                7 |             14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_real_hi_proc88_U0/shiftReg_ce_0                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                2 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/WEA[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                2 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/f_M_real_V_reg_1056[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                              |                3 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_real_hi_proc88_U0/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                2 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/shiftReg_ce                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                2 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                              | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                     | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                           |                5 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                         | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                2 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                              |                2 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                                              |                3 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/din_V_V_0_load_A                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/din_V_V_0_load_B                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                           | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                8 |             16 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                         |                                                                                                                                                                                                                                                              |                3 |             17 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/ap_reg_pp0_iter1_newIndex3_reg_3810                                                                                                                                                     |                                                                                                                                                                                                                                                              |                6 |             19 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |             19 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                              |                3 |             20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                          |                                                                                                                                                                                                                                                              |                7 |             21 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0                    | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             21 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |               10 |             21 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                       | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             21 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]               | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             21 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg              | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                    |                4 |             21 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0                            | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             21 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                              |                5 |             22 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                           | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                4 |             22 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                     |                                                                                                                                                                                                                                                              |                3 |             24 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/ap_rst_n_inv                                                                                                                                                                     |               12 |             25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                     |                                                                                                                                                                                                                                                              |                7 |             25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 |                                                                                                                                                                                                                                                              |                5 |             25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                           | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                               |               11 |             25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                7 |             25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                           |               10 |             26 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                              | Zynq_RealFFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                8 |             26 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               12 |             27 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                           | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             27 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                    |                                                                                                                                                                                                                                                              |                4 |             27 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                           | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[13][0]                                                           |                7 |             28 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |                8 |             29 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |               13 |             29 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                       | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               10 |             30 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               10 |             30 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                            | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                               |               12 |             31 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/p_Val2_16_reg_9520                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                7 |             31 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                           | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                8 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                            |                                                                                                                                                                                                                                                              |                8 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               15 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                      | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                8 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                               |                                                                                                                                                                                                                                                              |                6 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/win_mem_V_1_U/sliding_win_1in2obkb_ram_U/WEA[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                8 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/dout_V_data_1_load_A                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                9 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buffer_proc86_U0/din_V_data_0_payload_A[31]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                              |               16 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buffer_proc86_U0/din_V_data_0_load_B                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               17 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                4 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stream_output_proc89_U0/dout_V_data_1_load_B                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                9 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stream_output_proc89_U0/dout_V_data_1_payload_A[31]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                              |               10 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/hls_real2xfft_mulfYi_U6/hls_real2xfft_mulfYi_DSP48_0_U/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                              |                8 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/p_Val2_2_reg_9470                                                                                                                                                                       |                                                                                                                                                                                                                                                              |                5 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/sliding_win_1in2out_ap_fixed_1024_U0/shiftReg_ce                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                4 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                           |                8 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                           |                7 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                   |                                                                                                                                                                                                                                                              |                4 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2[32]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                              |                4 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                4 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                              | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |               11 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_output_proc36_U0/dout_V_data_1_load_B                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                7 |             32 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/hls_real2xfft_mulfYi_U6/hls_real2xfft_mulfYi_DSP48_0_U/p_reg_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                              |                5 |             33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                           | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               11 |             33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                                              |                9 |             34 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]_i_2_n_0                                                                                                                     | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                8 |             35 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                8 |             35 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                               | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |               10 |             36 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               15 |             36 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               14 |             37 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_1[0]                                                                     | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                        |               14 |             37 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0][0]       | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                7 |             38 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                5 |             38 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                           |                                                                                                                                                                                                                                                              |               13 |             39 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                                              |               12 |             39 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         |                                                                                                                                                                                                                                                              |                5 |             40 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                 |                                                                                                                                                                                                                                                              |                7 |             41 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                              |               10 |             41 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               17 |             41 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |               15 |             42 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                              |               11 |             42 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                              |               14 |             43 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                               |                                                                                                                                                                                                                                                              |               10 |             43 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                              |                6 |             44 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                    | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |               11 |             44 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                      | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                7 |             44 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                      |                                                                                                                                                                                                                                                              |               12 |             47 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                      | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                7 |             47 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |                9 |             47 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |               14 |             47 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                              |               10 |             47 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |               19 |             47 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                           |                                                                                                                                                                                                                                                              |                9 |             48 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                              | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |             48 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/tmp_13_reg_992[14]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                              |               14 |             48 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                                              |               11 |             48 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                             | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               13 |             48 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                              |               11 |             48 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                           |                                                                                                                                                                                                                                                              |               10 |             48 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/tmp_3_reg_962[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                              |               11 |             49 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |               17 |             59 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                              | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               12 |             62 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_phi_reg_pp0_iter9_t_V_4_reg_274[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                              |               17 |             64 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                                              |               23 |             64 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_rst_n_inv                                                                                                                                                                |               24 |             64 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                     |                                                                                                                                                                                                                                                              |               24 |             64 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_2_n_0                                                                                                                                                                             | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                 |               13 |             66 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                              |               18 |             67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |               21 |             67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               21 |             67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               19 |             70 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                      | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               23 |             70 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               36 |             73 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/hls_xfft2real_macfYi_U9/hls_xfft2real_macfYi_DSP48_2_U/E[0]                                                                                                                             |                                                                                                                                                                                                                                                              |               22 |             80 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                              |               11 |             88 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                              |               12 |             96 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/tmp_24_reg_1135[13]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                              |               41 |            124 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_descramble_proc87_U0/ap_block_pp0_stage0_subdone                                                                                                                                                             |                                                                                                                                                                                                                                                              |               65 |            286 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |              213 |            530 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |              855 |           4111 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                     7 |
| 3      |                     2 |
| 4      |                    26 |
| 5      |                    11 |
| 6      |                    14 |
| 7      |                     6 |
| 8      |                    15 |
| 9      |                    27 |
| 10     |                    18 |
| 11     |                    14 |
| 12     |                    10 |
| 13     |                     7 |
| 14     |                     7 |
| 16+    |                   126 |
+--------+-----------------------+


