$date
	Sat Nov 02 17:59:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 16 ! result [15:0] $end
$var wire 3 " flags [2:0] $end
$var reg 4 # cmnd [3:0] $end
$var reg 8 $ primary_operand [7:0] $end
$var reg 1 % reset $end
$var reg 8 & secondary_operand [7:0] $end
$scope module uut $end
$var wire 4 ' cmnd [3:0] $end
$var wire 8 ( primary_operand [7:0] $end
$var wire 1 % reset $end
$var wire 8 ) secondary_operand [7:0] $end
$var reg 3 * flags [2:0] $end
$var reg 16 + result [15:0] $end
$upscope $end
$upscope $end
$scope module tb_alu $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b100 *
bx )
bx (
bx '
bx &
0%
bx $
bx #
b100 "
b0 !
$end
#10
b0 "
b0 *
b1111 !
b1111 +
b1 #
b1 '
b101 &
b101 )
b1010 $
b1010 (
1%
#20
b111 !
b111 +
b10 #
b10 '
b11 &
b11 )
#30
b10100 !
b10100 +
b11 #
b11 '
b101 &
b101 )
b100 $
b100 (
#40
b100 "
b100 *
b0 !
b0 +
b100 #
b100 '
b1111 &
b1111 )
b11110000 $
b11110000 (
#50
b1 "
b1 *
b11111111 !
b11111111 +
b101 #
b101 '
#60
b0 "
b0 *
b10 !
b10 +
b111 #
b111 '
b0 &
b0 )
b1 $
b1 (
#70
b1 "
b1 *
b11111111 !
b11111111 +
b1011 #
b1011 '
#90
