;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; A1
A1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
A1__0__MASK EQU 0x08
A1__0__PC EQU CYREG_PRT2_PC3
A1__0__PORT EQU 2
A1__0__SHIFT EQU 3
A1__AG EQU CYREG_PRT2_AG
A1__AMUX EQU CYREG_PRT2_AMUX
A1__BIE EQU CYREG_PRT2_BIE
A1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A1__BYP EQU CYREG_PRT2_BYP
A1__CTL EQU CYREG_PRT2_CTL
A1__DM0 EQU CYREG_PRT2_DM0
A1__DM1 EQU CYREG_PRT2_DM1
A1__DM2 EQU CYREG_PRT2_DM2
A1__DR EQU CYREG_PRT2_DR
A1__INP_DIS EQU CYREG_PRT2_INP_DIS
A1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A1__LCD_EN EQU CYREG_PRT2_LCD_EN
A1__MASK EQU 0x08
A1__PORT EQU 2
A1__PRT EQU CYREG_PRT2_PRT
A1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A1__PS EQU CYREG_PRT2_PS
A1__SHIFT EQU 3
A1__SLW EQU CYREG_PRT2_SLW

; A2
A2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
A2__0__MASK EQU 0x10
A2__0__PC EQU CYREG_PRT2_PC4
A2__0__PORT EQU 2
A2__0__SHIFT EQU 4
A2__AG EQU CYREG_PRT2_AG
A2__AMUX EQU CYREG_PRT2_AMUX
A2__BIE EQU CYREG_PRT2_BIE
A2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A2__BYP EQU CYREG_PRT2_BYP
A2__CTL EQU CYREG_PRT2_CTL
A2__DM0 EQU CYREG_PRT2_DM0
A2__DM1 EQU CYREG_PRT2_DM1
A2__DM2 EQU CYREG_PRT2_DM2
A2__DR EQU CYREG_PRT2_DR
A2__INP_DIS EQU CYREG_PRT2_INP_DIS
A2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A2__LCD_EN EQU CYREG_PRT2_LCD_EN
A2__MASK EQU 0x10
A2__PORT EQU 2
A2__PRT EQU CYREG_PRT2_PRT
A2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A2__PS EQU CYREG_PRT2_PS
A2__SHIFT EQU 4
A2__SLW EQU CYREG_PRT2_SLW

; B1
B1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
B1__0__MASK EQU 0x20
B1__0__PC EQU CYREG_PRT2_PC5
B1__0__PORT EQU 2
B1__0__SHIFT EQU 5
B1__AG EQU CYREG_PRT2_AG
B1__AMUX EQU CYREG_PRT2_AMUX
B1__BIE EQU CYREG_PRT2_BIE
B1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
B1__BYP EQU CYREG_PRT2_BYP
B1__CTL EQU CYREG_PRT2_CTL
B1__DM0 EQU CYREG_PRT2_DM0
B1__DM1 EQU CYREG_PRT2_DM1
B1__DM2 EQU CYREG_PRT2_DM2
B1__DR EQU CYREG_PRT2_DR
B1__INP_DIS EQU CYREG_PRT2_INP_DIS
B1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
B1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
B1__LCD_EN EQU CYREG_PRT2_LCD_EN
B1__MASK EQU 0x20
B1__PORT EQU 2
B1__PRT EQU CYREG_PRT2_PRT
B1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
B1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
B1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
B1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
B1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
B1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
B1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
B1__PS EQU CYREG_PRT2_PS
B1__SHIFT EQU 5
B1__SLW EQU CYREG_PRT2_SLW

; B2
B2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
B2__0__MASK EQU 0x40
B2__0__PC EQU CYREG_PRT2_PC6
B2__0__PORT EQU 2
B2__0__SHIFT EQU 6
B2__AG EQU CYREG_PRT2_AG
B2__AMUX EQU CYREG_PRT2_AMUX
B2__BIE EQU CYREG_PRT2_BIE
B2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
B2__BYP EQU CYREG_PRT2_BYP
B2__CTL EQU CYREG_PRT2_CTL
B2__DM0 EQU CYREG_PRT2_DM0
B2__DM1 EQU CYREG_PRT2_DM1
B2__DM2 EQU CYREG_PRT2_DM2
B2__DR EQU CYREG_PRT2_DR
B2__INP_DIS EQU CYREG_PRT2_INP_DIS
B2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
B2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
B2__LCD_EN EQU CYREG_PRT2_LCD_EN
B2__MASK EQU 0x40
B2__PORT EQU 2
B2__PRT EQU CYREG_PRT2_PRT
B2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
B2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
B2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
B2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
B2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
B2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
B2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
B2__PS EQU CYREG_PRT2_PS
B2__SHIFT EQU 6
B2__SLW EQU CYREG_PRT2_SLW

; SS_1
SS_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
SS_1__0__MASK EQU 0x10
SS_1__0__PC EQU CYREG_IO_PC_PRT15_PC4
SS_1__0__PORT EQU 15
SS_1__0__SHIFT EQU 4
SS_1__AG EQU CYREG_PRT15_AG
SS_1__AMUX EQU CYREG_PRT15_AMUX
SS_1__BIE EQU CYREG_PRT15_BIE
SS_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SS_1__BYP EQU CYREG_PRT15_BYP
SS_1__CTL EQU CYREG_PRT15_CTL
SS_1__DM0 EQU CYREG_PRT15_DM0
SS_1__DM1 EQU CYREG_PRT15_DM1
SS_1__DM2 EQU CYREG_PRT15_DM2
SS_1__DR EQU CYREG_PRT15_DR
SS_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SS_1__MASK EQU 0x10
SS_1__PORT EQU 15
SS_1__PRT EQU CYREG_PRT15_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SS_1__PS EQU CYREG_PRT15_PS
SS_1__SHIFT EQU 4
SS_1__SLW EQU CYREG_PRT15_SLW

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MISO_1__0__MASK EQU 0x40
MISO_1__0__PC EQU CYREG_PRT1_PC6
MISO_1__0__PORT EQU 1
MISO_1__0__SHIFT EQU 6
MISO_1__AG EQU CYREG_PRT1_AG
MISO_1__AMUX EQU CYREG_PRT1_AMUX
MISO_1__BIE EQU CYREG_PRT1_BIE
MISO_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_1__BYP EQU CYREG_PRT1_BYP
MISO_1__CTL EQU CYREG_PRT1_CTL
MISO_1__DM0 EQU CYREG_PRT1_DM0
MISO_1__DM1 EQU CYREG_PRT1_DM1
MISO_1__DM2 EQU CYREG_PRT1_DM2
MISO_1__DR EQU CYREG_PRT1_DR
MISO_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_1__MASK EQU 0x40
MISO_1__PORT EQU 1
MISO_1__PRT EQU CYREG_PRT1_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_1__PS EQU CYREG_PRT1_PS
MISO_1__SHIFT EQU 6
MISO_1__SLW EQU CYREG_PRT1_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MOSI_1__0__MASK EQU 0x80
MOSI_1__0__PC EQU CYREG_PRT1_PC7
MOSI_1__0__PORT EQU 1
MOSI_1__0__SHIFT EQU 7
MOSI_1__AG EQU CYREG_PRT1_AG
MOSI_1__AMUX EQU CYREG_PRT1_AMUX
MOSI_1__BIE EQU CYREG_PRT1_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT1_BYP
MOSI_1__CTL EQU CYREG_PRT1_CTL
MOSI_1__DM0 EQU CYREG_PRT1_DM0
MOSI_1__DM1 EQU CYREG_PRT1_DM1
MOSI_1__DM2 EQU CYREG_PRT1_DM2
MOSI_1__DR EQU CYREG_PRT1_DR
MOSI_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI_1__MASK EQU 0x80
MOSI_1__PORT EQU 1
MOSI_1__PRT EQU CYREG_PRT1_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT1_PS
MOSI_1__SHIFT EQU 7
MOSI_1__SLW EQU CYREG_PRT1_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
SCLK_1__0__MASK EQU 0x20
SCLK_1__0__PC EQU CYREG_IO_PC_PRT15_PC5
SCLK_1__0__PORT EQU 15
SCLK_1__0__SHIFT EQU 5
SCLK_1__AG EQU CYREG_PRT15_AG
SCLK_1__AMUX EQU CYREG_PRT15_AMUX
SCLK_1__BIE EQU CYREG_PRT15_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT15_BYP
SCLK_1__CTL EQU CYREG_PRT15_CTL
SCLK_1__DM0 EQU CYREG_PRT15_DM0
SCLK_1__DM1 EQU CYREG_PRT15_DM1
SCLK_1__DM2 EQU CYREG_PRT15_DM2
SCLK_1__DR EQU CYREG_PRT15_DR
SCLK_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SCLK_1__MASK EQU 0x20
SCLK_1__PORT EQU 15
SCLK_1__PRT EQU CYREG_PRT15_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT15_PS
SCLK_1__SHIFT EQU 5
SCLK_1__SLW EQU CYREG_PRT15_SLW

; SPIS_2
SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIS_2_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIS_2_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIS_2_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIS_2_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIS_2_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIS_2_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIS_2_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIS_2_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPIS_2_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIS_2_BSPIS_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPIS_2_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIS_2_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIS_2_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIS_2_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIS_2_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPIS_2_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPIS_2_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIS_2_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPIS_2_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIS_2_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIS_2_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_2_BSPIS_RxStsReg__3__POS EQU 3
SPIS_2_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_2_BSPIS_RxStsReg__4__POS EQU 4
SPIS_2_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_2_BSPIS_RxStsReg__5__POS EQU 5
SPIS_2_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_2_BSPIS_RxStsReg__6__POS EQU 6
SPIS_2_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_2_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIS_2_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIS_2_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SPIS_2_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SPIS_2_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SPIS_2_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB09_A0
SPIS_2_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB09_A1
SPIS_2_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SPIS_2_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB09_D0
SPIS_2_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB09_D1
SPIS_2_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIS_2_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SPIS_2_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB09_F0
SPIS_2_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB09_F1
SPIS_2_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_2_BSPIS_TxStsReg__0__POS EQU 0
SPIS_2_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_2_BSPIS_TxStsReg__1__POS EQU 1
SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIS_2_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIS_2_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_2_BSPIS_TxStsReg__2__POS EQU 2
SPIS_2_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_2_BSPIS_TxStsReg__6__POS EQU 6
SPIS_2_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_2_BSPIS_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIS_2_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIS_2_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIS_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIS_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIS_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIS_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_2_IntClock__INDEX EQU 0x00
SPIS_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_2_IntClock__PM_ACT_MSK EQU 0x01
SPIS_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_2_IntClock__PM_STBY_MSK EQU 0x01

; ledRed
ledRed__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
ledRed__0__MASK EQU 0x10
ledRed__0__PC EQU CYREG_PRT3_PC4
ledRed__0__PORT EQU 3
ledRed__0__SHIFT EQU 4
ledRed__AG EQU CYREG_PRT3_AG
ledRed__AMUX EQU CYREG_PRT3_AMUX
ledRed__BIE EQU CYREG_PRT3_BIE
ledRed__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ledRed__BYP EQU CYREG_PRT3_BYP
ledRed__CTL EQU CYREG_PRT3_CTL
ledRed__DM0 EQU CYREG_PRT3_DM0
ledRed__DM1 EQU CYREG_PRT3_DM1
ledRed__DM2 EQU CYREG_PRT3_DM2
ledRed__DR EQU CYREG_PRT3_DR
ledRed__INP_DIS EQU CYREG_PRT3_INP_DIS
ledRed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ledRed__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ledRed__LCD_EN EQU CYREG_PRT3_LCD_EN
ledRed__MASK EQU 0x10
ledRed__PORT EQU 3
ledRed__PRT EQU CYREG_PRT3_PRT
ledRed__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ledRed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ledRed__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ledRed__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ledRed__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ledRed__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ledRed__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ledRed__PS EQU CYREG_PRT3_PS
ledRed__SHIFT EQU 4
ledRed__SLW EQU CYREG_PRT3_SLW

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Timer_1_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1
Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB11_A0
Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB11_A1
Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB11_D0
Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB11_D1
Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB11_F0
Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB11_F1
Timer_1_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_1_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; clock_1
clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock_1__CFG2_SRC_SEL_MASK EQU 0x07
clock_1__INDEX EQU 0x01
clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_1__PM_ACT_MSK EQU 0x02
clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_1__PM_STBY_MSK EQU 0x02

; ledGreen
ledGreen__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
ledGreen__0__MASK EQU 0x08
ledGreen__0__PC EQU CYREG_PRT3_PC3
ledGreen__0__PORT EQU 3
ledGreen__0__SHIFT EQU 3
ledGreen__AG EQU CYREG_PRT3_AG
ledGreen__AMUX EQU CYREG_PRT3_AMUX
ledGreen__BIE EQU CYREG_PRT3_BIE
ledGreen__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ledGreen__BYP EQU CYREG_PRT3_BYP
ledGreen__CTL EQU CYREG_PRT3_CTL
ledGreen__DM0 EQU CYREG_PRT3_DM0
ledGreen__DM1 EQU CYREG_PRT3_DM1
ledGreen__DM2 EQU CYREG_PRT3_DM2
ledGreen__DR EQU CYREG_PRT3_DR
ledGreen__INP_DIS EQU CYREG_PRT3_INP_DIS
ledGreen__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ledGreen__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ledGreen__LCD_EN EQU CYREG_PRT3_LCD_EN
ledGreen__MASK EQU 0x08
ledGreen__PORT EQU 3
ledGreen__PRT EQU CYREG_PRT3_PRT
ledGreen__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ledGreen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ledGreen__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ledGreen__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ledGreen__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ledGreen__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ledGreen__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ledGreen__PS EQU CYREG_PRT3_PS
ledGreen__SHIFT EQU 3
ledGreen__SLW EQU CYREG_PRT3_SLW

; ADC_SAR_1
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_1_ExtVref__0__MASK EQU 0x04
ADC_SAR_1_ExtVref__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_ExtVref__0__PORT EQU 0
ADC_SAR_1_ExtVref__0__SHIFT EQU 2
ADC_SAR_1_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_1_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_1_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_ExtVref__MASK EQU 0x04
ADC_SAR_1_ExtVref__PORT EQU 0
ADC_SAR_1_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_1_ExtVref__SHIFT EQU 2
ADC_SAR_1_ExtVref__SLW EQU CYREG_PRT0_SLW
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; Pin_ADC_in
Pin_ADC_in__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_ADC_in__0__MASK EQU 0x01
Pin_ADC_in__0__PC EQU CYREG_PRT0_PC0
Pin_ADC_in__0__PORT EQU 0
Pin_ADC_in__0__SHIFT EQU 0
Pin_ADC_in__AG EQU CYREG_PRT0_AG
Pin_ADC_in__AMUX EQU CYREG_PRT0_AMUX
Pin_ADC_in__BIE EQU CYREG_PRT0_BIE
Pin_ADC_in__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_ADC_in__BYP EQU CYREG_PRT0_BYP
Pin_ADC_in__CTL EQU CYREG_PRT0_CTL
Pin_ADC_in__DM0 EQU CYREG_PRT0_DM0
Pin_ADC_in__DM1 EQU CYREG_PRT0_DM1
Pin_ADC_in__DM2 EQU CYREG_PRT0_DM2
Pin_ADC_in__DR EQU CYREG_PRT0_DR
Pin_ADC_in__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_ADC_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_ADC_in__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_ADC_in__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_ADC_in__MASK EQU 0x01
Pin_ADC_in__PORT EQU 0
Pin_ADC_in__PRT EQU CYREG_PRT0_PRT
Pin_ADC_in__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_ADC_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_ADC_in__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_ADC_in__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_ADC_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_ADC_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_ADC_in__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_ADC_in__PS EQU CYREG_PRT0_PS
Pin_ADC_in__SHIFT EQU 0
Pin_ADC_in__SLW EQU CYREG_PRT0_SLW

; SPI_RX_ISR
SPI_RX_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_RX_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_RX_ISR__INTC_MASK EQU 0x01
SPI_RX_ISR__INTC_NUMBER EQU 0
SPI_RX_ISR__INTC_PRIOR_NUM EQU 7
SPI_RX_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SPI_RX_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_RX_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
