// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1427\sampleModel1427_5_sub\Mysubsystem_25.v
// Created: 2024-06-10 02:59:45
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_25
// Source Path: sampleModel1427_5_sub/Subsystem/Mysubsystem_25
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_25
          (In1,
           In2,
           Out1,
           Out2);


  input   In1;
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8
  output  [15:0] Out2;  // uint16


  wire [7:0] cfblk182_out1;  // uint8
  wire [15:0] cfblk102_out1;  // uint16


  assign cfblk182_out1 = {7'b0, In1};



  assign Out1 = cfblk182_out1;

  DotProduct u_cfblk102_inst (.in1(cfblk182_out1),  // uint8
                              .in2(In2),  // uint8
                              .out1(cfblk102_out1)  // uint16
                              );

  assign Out2 = cfblk102_out1;

endmodule  // Mysubsystem_25

