verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/85a3" --include "../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/ec67/hdl" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_clk_wiz_0_0/Fast_IP_Clock_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_clk_wiz_0_0/Fast_IP_Clock_clk_wiz_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_lmb_bram_0/sim/Fast_IP_Clock_lmb_bram_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xlconcat_0_0/sim/Fast_IP_Clock_xlconcat_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_buf_r_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_in_parms_s_axi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_mem_0.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_mul_12ns_40sfYi.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_mul_40s_40s_bkb.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_mul_40s_41s_dEe.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_mul_41s_40s_cud.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_mux_432_16_1_1.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc_sdiv_41ns_13eOg.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/mandel_calc.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/pretest.v" \
"../../../../project_1.srcs/sources_1/bd/Fast_IP_Clock/ipshared/cdef/hdl/verilog/calc.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_calc_0_0/sim/Fast_IP_Clock_calc_0_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_xbar_1/sim/Fast_IP_Clock_xbar_1.v" \
"../../../bd/Fast_IP_Clock/sim/Fast_IP_Clock.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_cc_2/sim/Fast_IP_Clock_auto_cc_2.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_7/sim/Fast_IP_Clock_auto_pc_7.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_cc_3/sim/Fast_IP_Clock_auto_cc_3.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_cc_4/sim/Fast_IP_Clock_auto_cc_4.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_0/sim/Fast_IP_Clock_auto_pc_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_1/sim/Fast_IP_Clock_auto_pc_1.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_2/sim/Fast_IP_Clock_auto_pc_2.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_cc_0/sim/Fast_IP_Clock_auto_cc_0.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_3/sim/Fast_IP_Clock_auto_pc_3.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_cc_1/sim/Fast_IP_Clock_auto_cc_1.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_4/sim/Fast_IP_Clock_auto_pc_4.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_5/sim/Fast_IP_Clock_auto_pc_5.v" \
"../../../bd/Fast_IP_Clock/ip/Fast_IP_Clock_auto_pc_6/sim/Fast_IP_Clock_auto_pc_6.v" \

verilog xil_defaultlib "glbl.v"

nosort
