

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2'
================================================================
* Date:           Thu Jun 13 19:44:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.384 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        3|     1923|  12.000 ns|  7.692 us|    3|  1923|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_981_2  |        0|     1920|         2|          1|          1|  0 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     136|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      27|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     168|    -|
|Register         |        -|     -|      22|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      22|     331|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------------+---------+----+---+----+-----+
    |           Instance          |         Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+------------------------+---------+----+---+----+-----+
    |sparsemux_7_2_10_1_1_x_U256  |sparsemux_7_2_10_1_1_x  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_10_1_1_x_U257  |sparsemux_7_2_10_1_1_x  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_11_1_1_U255    |sparsemux_7_2_11_1_1    |        0|   0|  0|   9|    0|
    +-----------------------------+------------------------+---------+----+---+----+-----+
    |Total                        |                        |        0|   0|  0|  27|    0|
    +-----------------------------+------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1005_fu_317_p2              |         +|   0|  0|  23|          16|           1|
    |j_2_fu_298_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_137                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_362                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_365                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_368                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_371                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_374                  |       and|   0|  0|   2|           1|           1|
    |axi_last_fu_308_p2                |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln1020_1_fu_395_p2           |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln1020_fu_390_p2             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln981_fu_293_p2              |      icmp|   0|  0|  18|          11|          11|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |fid_toggle_1_fu_497_p2            |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 136|          81|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                 |  14|          3|    1|          3|
    |ap_phi_mux_empty_189_phi_fu_270_p10     |  14|          3|    1|          3|
    |ap_phi_mux_sof_2_phi_fu_245_p4          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_189_reg_264  |  20|          4|    1|          4|
    |counter_loc_1_i_out_o                   |   9|          2|   16|         32|
    |fid                                     |  31|          6|    1|          6|
    |j_fu_144                                |   9|          2|   11|         22|
    |m_axis_video_TDATA_blk_n                |   9|          2|    1|          2|
    |ovrlayYUV_blk_n                         |   9|          2|    1|          2|
    |p_phi_i_reg_253                         |   9|          2|    1|          2|
    |sof_2_reg_241                           |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 168|         35|   37|         85|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_189_reg_264  |   1|   0|    1|          0|
    |axi_last_reg_552                        |   1|   0|    1|          0|
    |icmp_ln981_reg_548                      |   1|   0|    1|          0|
    |j_fu_144                                |  11|   0|   11|          0|
    |p_phi_i_reg_253                         |   1|   0|    1|          0|
    |sof_2_reg_241                           |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  22|   0|   22|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|sof                           |   in|    1|     ap_none|                                                sof|        scalar|
|empty                         |   in|    1|     ap_none|                                              empty|        scalar|
|cols                          |   in|   11|     ap_none|                                               cols|        scalar|
|fid_in_val9_load              |   in|    1|     ap_none|                                   fid_in_val9_load|        scalar|
|fid                           |  out|    1|      ap_vld|                                                fid|       pointer|
|fid_ap_vld                    |  out|    1|      ap_vld|                                                fid|       pointer|
|ovrlayYUV_dout                |   in|   30|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid      |   in|    5|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap            |   in|    5|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_empty_n             |   in|    1|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_read                |  out|    1|     ap_fifo|                                          ovrlayYUV|       pointer|
|colorFormat_val20_load        |   in|    8|     ap_none|                             colorFormat_val20_load|        scalar|
|m_axis_video_TDATA            |  out|   32|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TREADY           |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID           |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST            |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP            |  out|    4|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB            |  out|    4|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER            |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST            |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID              |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
|field_id_val8_load            |   in|   16|     ap_none|                                 field_id_val8_load|        scalar|
|sub_i                         |   in|   12|     ap_none|                                              sub_i|        scalar|
|counter_loc_1_i_out_i         |   in|   16|     ap_ovld|                                counter_loc_1_i_out|       pointer|
|counter_loc_1_i_out_o         |  out|   16|     ap_ovld|                                counter_loc_1_i_out|       pointer|
|counter_loc_1_i_out_o_ap_vld  |  out|    1|     ap_ovld|                                counter_loc_1_i_out|       pointer|
|p_phi_i_out                   |  out|    1|      ap_vld|                                        p_phi_i_out|       pointer|
|p_phi_i_out_ap_vld            |  out|    1|      ap_vld|                                        p_phi_i_out|       pointer|
|counter                       |  out|   16|      ap_vld|                                            counter|       pointer|
|counter_ap_vld                |  out|    1|      ap_vld|                                            counter|       pointer|
+------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_12"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i4 %m_axis_video_V_strb_V, i4 %m_axis_video_V_keep_V, i32 %m_axis_video_V_data_V, void @empty_14, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_0, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_i_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_i"   --->   Operation 10 'read' 'sub_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%field_id_val8_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %field_id_val8_load"   --->   Operation 11 'read' 'field_id_val8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%colorFormat_val20_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val20_load"   --->   Operation 12 'read' 'colorFormat_val20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%fid_in_val9_load_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %fid_in_val9_load"   --->   Operation 13 'read' 'fid_in_val9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 14 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 15 'read' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 16 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln981 = store i11 0, i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 17 'store' 'store_ln981' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln981 = br void %for.body22.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 18 'br' 'br_ln981' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.inc111.i"   --->   Operation 19 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_phi_i = phi i1 %tmp_33, void %newFuncRoot, i1 %empty_189, void %for.inc111.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 20 'phi' 'p_phi_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 21 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln981 = icmp_eq  i11 %j_1, i11 %cols_read" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 22 'icmp' 'icmp_ln981' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%j_2 = add i11 %j_1, i11 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 24 'add' 'j_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln981 = br i1 %icmp_ln981, void %for.body22.split.i, void %for.inc114.loopexit.i.exitStub" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 25 'br' 'br_ln981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln981 = zext i11 %j_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 26 'zext' 'zext_ln981' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln984 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:984->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 27 'specpipeline' 'specpipeline_ln984' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln981 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 28 'specloopname' 'specloopname_ln981' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%axi_last = icmp_eq  i12 %zext_ln981, i12 %sub_i_read" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:994->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 29 'icmp' 'axi_last' <Predicate = (!icmp_ln981)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1003 = br i1 %sof_2, void %VITIS_LOOP_1011_3.i_ifconv, void %if.then35.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1003->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 30 'br' 'br_ln1003' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%counter_loc_1_i_out_load = load i16 %counter_loc_1_i_out" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 31 'load' 'counter_loc_1_i_out_load' <Predicate = (!icmp_ln981 & sof_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%add_ln1005 = add i16 %counter_loc_1_i_out_load, i16 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 32 'add' 'add_ln1005' <Predicate = (!icmp_ln981 & sof_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln1005 = store i16 %add_ln1005, i16 %counter" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 33 'store' 'store_ln1005' <Predicate = (!icmp_ln981 & sof_2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln1005 = store i16 %add_ln1005, i16 %counter_loc_1_i_out" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 34 'store' 'store_ln1005' <Predicate = (!icmp_ln981 & sof_2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1006 = br void %VITIS_LOOP_1011_3.i_ifconv" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1006->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 35 'br' 'br_ln1006' <Predicate = (!icmp_ln981 & sof_2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.77ns)   --->   "%switch_ln1038 = switch i16 %field_id_val8_load_read, void %if.else106.i, i16 0, void %if.then93.i, i16 1, void %if.then97.i, i16 2, void %if.then101.i, i16 3, void %if.then105.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 36 'switch' 'switch_ln1038' <Predicate = (!icmp_ln981)> <Delay = 0.77>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln1049 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1049->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 37 'write' 'write_ln1049' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.57ns)   --->   "%br_ln1050 = br void %for.inc111.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1050->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 38 'br' 'br_ln1050' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 2)> <Delay = 0.57>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln1040 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1040->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 39 'write' 'write_ln1040' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.57ns)   --->   "%br_ln1041 = br void %for.inc111.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1041->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 40 'br' 'br_ln1041' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 0)> <Delay = 0.57>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln1058 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_in_val9_load_read" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 41 'write' 'write_ln1058' <Predicate = (!icmp_ln981 & field_id_val8_load_read != 0 & field_id_val8_load_read != 1 & field_id_val8_load_read != 2 & field_id_val8_load_read != 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.57ns)   --->   "%br_ln0 = br void %for.inc111.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln981 & field_id_val8_load_read != 0 & field_id_val8_load_read != 1 & field_id_val8_load_read != 2 & field_id_val8_load_read != 3)> <Delay = 0.57>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln981 = store i11 %j_2, i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 43 'store' 'store_ln981' <Predicate = (!icmp_ln981)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln981 = br void %for.body22.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 44 'br' 'br_ln981' <Predicate = (!icmp_ln981)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%counter_loc_1_i_out_load_1 = load i16 %counter_loc_1_i_out" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 45 'load' 'counter_loc_1_i_out_load_1' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%fid_toggle = trunc i16 %counter_loc_1_i_out_load_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 46 'trunc' 'fid_toggle' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.46ns)   --->   "%ovrlayYUV_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %ovrlayYUV" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 47 'read' 'ovrlayYUV_read' <Predicate = (!icmp_ln981)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%pix_444 = trunc i30 %ovrlayYUV_read" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 48 'trunc' 'pix_444' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%pix_rgb_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %ovrlayYUV_read, i32 10, i32 19" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 49 'partselect' 'pix_rgb_2' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%pix_rgb = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %ovrlayYUV_read, i32 20, i32 29" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 50 'partselect' 'pix_rgb' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%axi_data = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %pix_444" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1029->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 51 'bitconcatenate' 'axi_data' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%axi_data_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %pix_rgb_2" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 52 'bitconcatenate' 'axi_data_1' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.76ns)   --->   "%icmp_ln1020 = icmp_eq  i8 %colorFormat_val20_load_read, i8 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1020->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 53 'icmp' 'icmp_ln1020' <Predicate = (!icmp_ln981)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.76ns)   --->   "%icmp_ln1020_1 = icmp_eq  i8 %colorFormat_val20_load_read, i8 0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1020->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 54 'icmp' 'icmp_ln1020_1' <Predicate = (!icmp_ln981)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln1020, i1 %icmp_ln1020_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1020->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 55 'bitconcatenate' 'sel_tmp6' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%axi_data_2 = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.3i11.i11.i2, i2 2, i11 %axi_data, i2 1, i11 %axi_data_1, i2 0, i11 %axi_data, i11 0, i2 %sel_tmp6" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1029->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 56 'sparsemux' 'axi_data_2' <Predicate = (!icmp_ln981)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln925 = sext i11 %axi_data_2" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:925->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 57 'sext' 'sext_ln925' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.42ns)   --->   "%tmp = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %pix_rgb_2, i2 1, i10 %pix_rgb, i2 0, i10 %pix_rgb_2, i10 0, i2 %sel_tmp6" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 58 'sparsemux' 'tmp' <Predicate = (!icmp_ln981)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.42ns)   --->   "%tmp_s = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %pix_rgb, i2 1, i10 %pix_444, i2 0, i10 %pix_rgb, i10 0, i2 %sel_tmp6" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 59 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln981)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp_s, i10 %tmp" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%axi_data_3 = partset i30 @_ssdm_op_PartSet.i30.i30.i20.i32.i32, i30 %sext_ln925, i20 %tmp_1, i32 10, i32 29" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:925->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 61 'partset' 'axi_data_3' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1035 = zext i30 %axi_data_3" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1035->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 62 'zext' 'zext_ln1035' <Predicate = (!icmp_ln981)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.49ns)   --->   "%write_ln1035 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i32 %zext_ln1035, i4 15, i4 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1035->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 63 'write' 'write_ln1035' <Predicate = (!icmp_ln981)> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 64 [1/1] (0.28ns)   --->   "%fid_toggle_1 = xor i1 %fid_toggle, i1 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1053->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 64 'xor' 'fid_toggle_1' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln1054 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_toggle_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1054->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 65 'write' 'write_ln1054' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.57ns)   --->   "%br_ln1055 = br void %for.inc111.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1055->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 66 'br' 'br_ln1055' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 3)> <Delay = 0.57>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln1044 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_toggle" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1044->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 67 'write' 'write_ln1044' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.57ns)   --->   "%br_ln1046 = br void %for.inc111.i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 68 'br' 'br_ln1046' <Predicate = (!icmp_ln981 & field_id_val8_load_read == 1)> <Delay = 0.57>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_189 = phi i1 0, void %if.then93.i, i1 %fid_toggle, void %if.then97.i, i1 1, void %if.then101.i, i1 %fid_in_val9_load_read, void %if.else106.i, i1 %fid_toggle_1, void %if.then105.i"   --->   Operation 69 'phi' 'empty_189' <Predicate = (!icmp_ln981)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln1008 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_i_out, i1 %p_phi_i" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 70 'write' 'write_ln1008' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.42>
ST_5 : Operation 71 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fid_in_val9_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val20_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ field_id_val8_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter_loc_1_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_phi_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca             ) [ 011100]
specaxissidechannel_ln0     (specaxissidechannel) [ 000000]
specinterface_ln0           (specinterface      ) [ 000000]
specinterface_ln0           (specinterface      ) [ 000000]
sub_i_read                  (read               ) [ 001100]
field_id_val8_load_read     (read               ) [ 001100]
colorFormat_val20_load_read (read               ) [ 001100]
fid_in_val9_load_read       (read               ) [ 001100]
cols_read                   (read               ) [ 001100]
tmp_33                      (read               ) [ 011100]
sof_read                    (read               ) [ 011100]
store_ln981                 (store              ) [ 000000]
br_ln981                    (br                 ) [ 011100]
sof_2                       (phi                ) [ 001100]
p_phi_i                     (phi                ) [ 001010]
j_1                         (load               ) [ 000000]
icmp_ln981                  (icmp               ) [ 001100]
speclooptripcount_ln0       (speclooptripcount  ) [ 000000]
j_2                         (add                ) [ 000000]
br_ln981                    (br                 ) [ 000000]
zext_ln981                  (zext               ) [ 000000]
specpipeline_ln984          (specpipeline       ) [ 000000]
specloopname_ln981          (specloopname       ) [ 000000]
axi_last                    (icmp               ) [ 001100]
br_ln1003                   (br                 ) [ 000000]
counter_loc_1_i_out_load    (load               ) [ 000000]
add_ln1005                  (add                ) [ 000000]
store_ln1005                (store              ) [ 000000]
store_ln1005                (store              ) [ 000000]
br_ln1006                   (br                 ) [ 000000]
switch_ln1038               (switch             ) [ 000000]
write_ln1049                (write              ) [ 000000]
br_ln1050                   (br                 ) [ 001100]
write_ln1040                (write              ) [ 000000]
br_ln1041                   (br                 ) [ 001100]
write_ln1058                (write              ) [ 000000]
br_ln0                      (br                 ) [ 001100]
store_ln981                 (store              ) [ 000000]
br_ln981                    (br                 ) [ 011100]
counter_loc_1_i_out_load_1  (load               ) [ 000000]
fid_toggle                  (trunc              ) [ 000000]
ovrlayYUV_read              (read               ) [ 000000]
pix_444                     (trunc              ) [ 000000]
pix_rgb_2                   (partselect         ) [ 000000]
pix_rgb                     (partselect         ) [ 000000]
axi_data                    (bitconcatenate     ) [ 000000]
axi_data_1                  (bitconcatenate     ) [ 000000]
icmp_ln1020                 (icmp               ) [ 000000]
icmp_ln1020_1               (icmp               ) [ 000000]
sel_tmp6                    (bitconcatenate     ) [ 000000]
axi_data_2                  (sparsemux          ) [ 000000]
sext_ln925                  (sext               ) [ 000000]
tmp                         (sparsemux          ) [ 000000]
tmp_s                       (sparsemux          ) [ 000000]
tmp_1                       (bitconcatenate     ) [ 000000]
axi_data_3                  (partset            ) [ 000000]
zext_ln1035                 (zext               ) [ 000000]
write_ln1035                (write              ) [ 000000]
fid_toggle_1                (xor                ) [ 000000]
write_ln1054                (write              ) [ 000000]
br_ln1055                   (br                 ) [ 000000]
write_ln1044                (write              ) [ 000000]
br_ln1046                   (br                 ) [ 000000]
empty_189                   (phi                ) [ 011100]
write_ln1008                (write              ) [ 000000]
ret_ln0                     (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fid_in_val9_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val9_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fid">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="colorFormat_val20_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val20_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="field_id_val8_load">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val8_load"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sub_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="counter_loc_1_i_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_loc_1_i_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_phi_i_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_phi_i_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="counter">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i11.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i10.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i30.i30.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="j_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sub_i_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="12" slack="0"/>
<pin id="151" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="field_id_val8_load_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="field_id_val8_load_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="colorFormat_val20_load_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val20_load_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="fid_in_val9_load_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fid_in_val9_load_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cols_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_33_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sof_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1049/2 write_ln1040/2 write_ln1058/2 write_ln1054/3 write_ln1044/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="ovrlayYUV_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="30" slack="0"/>
<pin id="201" dir="0" index="1" bw="30" slack="0"/>
<pin id="202" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayYUV_read/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln1035_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="4" slack="0"/>
<pin id="210" dir="0" index="4" bw="1" slack="0"/>
<pin id="211" dir="0" index="5" bw="1" slack="0"/>
<pin id="212" dir="0" index="6" bw="1" slack="0"/>
<pin id="213" dir="0" index="7" bw="1" slack="0"/>
<pin id="214" dir="0" index="8" bw="30" slack="0"/>
<pin id="215" dir="0" index="9" bw="1" slack="0"/>
<pin id="216" dir="0" index="10" bw="1" slack="0"/>
<pin id="217" dir="0" index="11" bw="1" slack="1"/>
<pin id="218" dir="0" index="12" bw="1" slack="1"/>
<pin id="219" dir="0" index="13" bw="1" slack="0"/>
<pin id="220" dir="0" index="14" bw="1" slack="0"/>
<pin id="221" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1035/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln1008_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1008/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="sof_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_2 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="sof_2_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_2/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_phi_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_phi_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_phi_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_phi_i/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="empty_189_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_189 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="empty_189_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="4" bw="1" slack="1"/>
<pin id="276" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="1" slack="2"/>
<pin id="278" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="8" bw="1" slack="0"/>
<pin id="280" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="10" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_189/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln981_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln981/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_1_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="1"/>
<pin id="292" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln981_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="11" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln981/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln981_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln981/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="axi_last_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="12" slack="1"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="counter_loc_1_i_out_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_loc_1_i_out_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln1005_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1005/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln1005_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1005/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln1005_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1005/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln981_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln981/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="counter_loc_1_i_out_load_1_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_loc_1_i_out_load_1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="fid_toggle_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="fid_toggle/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="pix_444_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="30" slack="0"/>
<pin id="352" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_444/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="pix_rgb_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="30" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_rgb_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="pix_rgb_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="30" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_rgb/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="axi_data_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="axi_data_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="10" slack="0"/>
<pin id="386" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln1020_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="2"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1020/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln1020_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1020_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sel_tmp6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="axi_data_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="0" index="2" bw="11" slack="0"/>
<pin id="412" dir="0" index="3" bw="2" slack="0"/>
<pin id="413" dir="0" index="4" bw="11" slack="0"/>
<pin id="414" dir="0" index="5" bw="2" slack="0"/>
<pin id="415" dir="0" index="6" bw="11" slack="0"/>
<pin id="416" dir="0" index="7" bw="11" slack="0"/>
<pin id="417" dir="0" index="8" bw="2" slack="0"/>
<pin id="418" dir="1" index="9" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="axi_data_2/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln925_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln925/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="0" index="2" bw="10" slack="0"/>
<pin id="436" dir="0" index="3" bw="2" slack="0"/>
<pin id="437" dir="0" index="4" bw="10" slack="0"/>
<pin id="438" dir="0" index="5" bw="2" slack="0"/>
<pin id="439" dir="0" index="6" bw="10" slack="0"/>
<pin id="440" dir="0" index="7" bw="10" slack="0"/>
<pin id="441" dir="0" index="8" bw="2" slack="0"/>
<pin id="442" dir="1" index="9" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_s_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="0" index="2" bw="10" slack="0"/>
<pin id="456" dir="0" index="3" bw="2" slack="0"/>
<pin id="457" dir="0" index="4" bw="10" slack="0"/>
<pin id="458" dir="0" index="5" bw="2" slack="0"/>
<pin id="459" dir="0" index="6" bw="10" slack="0"/>
<pin id="460" dir="0" index="7" bw="10" slack="0"/>
<pin id="461" dir="0" index="8" bw="2" slack="0"/>
<pin id="462" dir="1" index="9" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="20" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="0"/>
<pin id="475" dir="0" index="2" bw="10" slack="0"/>
<pin id="476" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="axi_data_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="30" slack="0"/>
<pin id="482" dir="0" index="1" bw="11" slack="0"/>
<pin id="483" dir="0" index="2" bw="20" slack="0"/>
<pin id="484" dir="0" index="3" bw="5" slack="0"/>
<pin id="485" dir="0" index="4" bw="6" slack="0"/>
<pin id="486" dir="1" index="5" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_3/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln1035_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="30" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1035/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="fid_toggle_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="fid_toggle_1/3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="j_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="512" class="1005" name="sub_i_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="1"/>
<pin id="514" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="field_id_val8_load_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="field_id_val8_load_read "/>
</bind>
</comp>

<comp id="521" class="1005" name="colorFormat_val20_load_read_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="2"/>
<pin id="523" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="colorFormat_val20_load_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="fid_in_val9_load_read_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="fid_in_val9_load_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="cols_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="1"/>
<pin id="535" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_33_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="543" class="1005" name="sof_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="icmp_ln981_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln981 "/>
</bind>
</comp>

<comp id="552" class="1005" name="axi_last_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="60" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="64" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="94" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="96" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="98" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="222"><net_src comp="136" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="205" pin=4"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="205" pin=5"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="205" pin=6"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="205" pin=7"/></net>

<net id="230"><net_src comp="138" pin="0"/><net_sink comp="205" pin=9"/></net>

<net id="231"><net_src comp="140" pin="0"/><net_sink comp="205" pin=10"/></net>

<net id="232"><net_src comp="142" pin="0"/><net_sink comp="205" pin=13"/></net>

<net id="233"><net_src comp="142" pin="0"/><net_sink comp="205" pin=14"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="205" pin=11"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="263"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="96" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="282"><net_src comp="264" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="283"><net_src comp="264" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="284"><net_src comp="270" pin="10"/><net_sink comp="264" pin=0"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="290" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="78" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="290" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="86" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="317" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="298" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="353"><net_src comp="199" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="100" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="199" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="102" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="104" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="199" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="106" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="108" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="379"><net_src comp="110" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="96" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="350" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="110" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="96" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="354" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="112" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="114" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="116" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="390" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="419"><net_src comp="118" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="120" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="421"><net_src comp="374" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="422"><net_src comp="122" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="382" pin="3"/><net_sink comp="408" pin=4"/></net>

<net id="424"><net_src comp="124" pin="0"/><net_sink comp="408" pin=5"/></net>

<net id="425"><net_src comp="374" pin="3"/><net_sink comp="408" pin=6"/></net>

<net id="426"><net_src comp="126" pin="0"/><net_sink comp="408" pin=7"/></net>

<net id="427"><net_src comp="400" pin="3"/><net_sink comp="408" pin=8"/></net>

<net id="431"><net_src comp="408" pin="9"/><net_sink comp="428" pin=0"/></net>

<net id="443"><net_src comp="128" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="120" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="445"><net_src comp="354" pin="4"/><net_sink comp="432" pin=2"/></net>

<net id="446"><net_src comp="122" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="364" pin="4"/><net_sink comp="432" pin=4"/></net>

<net id="448"><net_src comp="124" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="449"><net_src comp="354" pin="4"/><net_sink comp="432" pin=6"/></net>

<net id="450"><net_src comp="130" pin="0"/><net_sink comp="432" pin=7"/></net>

<net id="451"><net_src comp="400" pin="3"/><net_sink comp="432" pin=8"/></net>

<net id="463"><net_src comp="128" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="464"><net_src comp="120" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="465"><net_src comp="364" pin="4"/><net_sink comp="452" pin=2"/></net>

<net id="466"><net_src comp="122" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="350" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="468"><net_src comp="124" pin="0"/><net_sink comp="452" pin=5"/></net>

<net id="469"><net_src comp="364" pin="4"/><net_sink comp="452" pin=6"/></net>

<net id="470"><net_src comp="130" pin="0"/><net_sink comp="452" pin=7"/></net>

<net id="471"><net_src comp="400" pin="3"/><net_sink comp="452" pin=8"/></net>

<net id="477"><net_src comp="132" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="452" pin="9"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="432" pin="9"/><net_sink comp="472" pin=2"/></net>

<net id="487"><net_src comp="134" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="428" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="472" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="102" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="491"><net_src comp="108" pin="0"/><net_sink comp="480" pin=4"/></net>

<net id="495"><net_src comp="480" pin="5"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="205" pin=8"/></net>

<net id="501"><net_src comp="344" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="497" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="504"><net_src comp="497" pin="2"/><net_sink comp="270" pin=8"/></net>

<net id="508"><net_src comp="144" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="515"><net_src comp="148" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="520"><net_src comp="154" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="160" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="530"><net_src comp="166" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="270" pin=6"/></net>

<net id="536"><net_src comp="172" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="541"><net_src comp="178" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="546"><net_src comp="184" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="551"><net_src comp="293" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="308" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="205" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fid | {2 3 }
	Port: ovrlayYUV | {}
	Port: m_axis_video_V_data_V | {3 }
	Port: m_axis_video_V_keep_V | {3 }
	Port: m_axis_video_V_strb_V | {3 }
	Port: m_axis_video_V_user_V | {3 }
	Port: m_axis_video_V_last_V | {3 }
	Port: m_axis_video_V_id_V | {3 }
	Port: m_axis_video_V_dest_V | {3 }
	Port: counter_loc_1_i_out | {2 }
	Port: p_phi_i_out | {4 }
	Port: counter | {2 }
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : sof | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : empty | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : cols | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : fid_in_val9_load | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : fid | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : ovrlayYUV | {3 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : colorFormat_val20_load | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : field_id_val8_load | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : sub_i | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : counter_loc_1_i_out | {2 3 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 : counter | {}
  - Chain level:
	State 1
		store_ln981 : 1
	State 2
		icmp_ln981 : 1
		j_2 : 1
		br_ln981 : 2
		zext_ln981 : 1
		axi_last : 2
		br_ln1003 : 1
		add_ln1005 : 1
		store_ln1005 : 2
		store_ln1005 : 2
		store_ln981 : 2
	State 3
		fid_toggle : 1
		axi_data : 1
		axi_data_1 : 1
		sel_tmp6 : 1
		axi_data_2 : 2
		sext_ln925 : 3
		tmp : 2
		tmp_s : 2
		tmp_1 : 3
		axi_data_3 : 4
		zext_ln1035 : 5
		write_ln1035 : 6
		fid_toggle_1 : 2
		write_ln1054 : 2
		write_ln1044 : 2
		empty_189 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |            icmp_ln981_fu_293            |    0    |    18   |
|   icmp   |             axi_last_fu_308             |    0    |    19   |
|          |            icmp_ln1020_fu_390           |    0    |    15   |
|          |           icmp_ln1020_1_fu_395          |    0    |    15   |
|----------|-----------------------------------------|---------|---------|
|    add   |                j_2_fu_298               |    0    |    18   |
|          |            add_ln1005_fu_317            |    0    |    23   |
|----------|-----------------------------------------|---------|---------|
|          |            axi_data_2_fu_408            |    0    |    9    |
| sparsemux|                tmp_fu_432               |    0    |    9    |
|          |               tmp_s_fu_452              |    0    |    9    |
|----------|-----------------------------------------|---------|---------|
|    xor   |           fid_toggle_1_fu_497           |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|          |          sub_i_read_read_fu_148         |    0    |    0    |
|          |   field_id_val8_load_read_read_fu_154   |    0    |    0    |
|          | colorFormat_val20_load_read_read_fu_160 |    0    |    0    |
|   read   |    fid_in_val9_load_read_read_fu_166    |    0    |    0    |
|          |          cols_read_read_fu_172          |    0    |    0    |
|          |            tmp_33_read_fu_178           |    0    |    0    |
|          |           sof_read_read_fu_184          |    0    |    0    |
|          |        ovrlayYUV_read_read_fu_199       |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             grp_write_fu_190            |    0    |    0    |
|   write  |        write_ln1035_write_fu_205        |    0    |    0    |
|          |        write_ln1008_write_fu_234        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   zext   |            zext_ln981_fu_304            |    0    |    0    |
|          |            zext_ln1035_fu_492           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            fid_toggle_fu_344            |    0    |    0    |
|          |              pix_444_fu_350             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|partselect|             pix_rgb_2_fu_354            |    0    |    0    |
|          |              pix_rgb_fu_364             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             axi_data_fu_374             |    0    |    0    |
|bitconcatenate|            axi_data_1_fu_382            |    0    |    0    |
|          |             sel_tmp6_fu_400             |    0    |    0    |
|          |               tmp_1_fu_472              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   sext   |            sext_ln925_fu_428            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|  partset |            axi_data_3_fu_480            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   137   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          axi_last_reg_552         |    1   |
|colorFormat_val20_load_read_reg_521|    8   |
|         cols_read_reg_533         |   11   |
|         empty_189_reg_264         |    1   |
|   fid_in_val9_load_read_reg_527   |    1   |
|  field_id_val8_load_read_reg_517  |   16   |
|         icmp_ln981_reg_548        |    1   |
|             j_reg_505             |   11   |
|          p_phi_i_reg_253          |    1   |
|           sof_2_reg_241           |    1   |
|          sof_read_reg_543         |    1   |
|         sub_i_read_reg_512        |   12   |
|           tmp_33_reg_538          |    1   |
+-----------------------------------+--------+
|               Total               |   66   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_190 |  p2  |   5  |   1  |    5   ||    0    ||    20   |
| empty_189_reg_264 |  p0  |   3  |   1  |    3   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||   1.05  ||    0    ||    29   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   29   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   66   |   166  |
+-----------+--------+--------+--------+
