<root><simulation><result_generated_time />2023-05-12 16:55:17<layer><layer_spec />{'B': 1, 'K': 1000, 'C': 1280, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1280000<total_data_size_element />{'W': 1280000, 'I': 1280, 'O': 1000}<total_data_reuse />{'W': 1, 'I': 1000.0, 'O': 1280}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />6/15</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [800, 1, 1], 'I': [16, 1, 1], 'O': [50, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 25)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 25)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 25)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 40), ('K', 2), ('K', 10), ('C', 2)], []]<I />[[('C', 40), ('K', 2), ('K', 10)], [('C', 2)], []]<O />[[('C', 40)], [('K', 2), ('K', 10), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [50.0, 20.0, 1.0, 1.0], 'O': [16.0, 40, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 10240000, 10240000], 'I': [320, 10240, 10240], 'O': [8, 8000, 8000], 'O_partial': [8, 8000, 0], 'O_final': [0, 0, 8000]}<actual_mem_utilization_individual />{'W': [0.02, 0.31, 0.0], 'I': [0.62, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.31, 0.0], 'I': [0.62, 0.31, 0.0], 'O': [0.02, 0.31, 0.0]}<effective_mem_size_bit />{'W': [8, 256000, 10240000], 'I': [320, 5120, 10240], 'O': [8, 8000, 8000], 'O_partial': [8, 8000, 0], 'O_final': [0, 0, 8000]}<total_unit_count />{'W': [800, 800, 1, 1], 'I': [800, 16, 1, 1], 'O': [800, 50, 1, 1]}<unique_unit_count />{'W': [800, 800, 1, 1], 'I': [16, 16, 1, 1], 'O': [50, 50, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [50.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1280000, 1280000], [1280000, 1280000], [1280000, 0]]<I />[[25600, 1280], [1280, 1280], [1280, 0]]<O />[[(79000, 80000), (2000, 1000)], [(1000, 2000), (1000, 0)], [(0, 1000), (0, 0)]]<O_partial />[[(79000, 80000), (2000, 1000)], [(1000, 2000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1000, 0)], [(0, 1000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[160000, 160000], [20000, 20000], [5000, 0]]<I />[[3200, 160], [20, 20], [5, 0]]<O />[[(9875, 10000), (250, 125)], [(16, 31), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([9875, 10000], [250, 125]), ([16, 31], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1280000<idle />358400</mac_count></basic_info><energy><total_energy />2826765.3<mem_energy_breakdown><W />[112.1, 3963.7, 6659.2]<I />[1.1, 4.0, 6.7]<O />[7.1, 6.2, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2798080.0<idle_MAC />17920.0<total />2816000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0306<utilization_without_data_loading />0.06<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.0392<mac_utilize_temporal_without_data_loading />0.0768</mac_array_utilization><latency><latency_cycle_with_data_loading />40867<latency_cycle_without_data_loading />20837<ideal_computing_cycle />1600<data_loading><load_cycle_total />20030<load_cycle_individual />{'W': [13, 20000, 0], 'I': [10, 20, 0]}<load_cycle_combined />{'W': 20000, 'I': 20}</data_loading><mem_stalling><mem_stall_cycle_total />19237<mem_stall_cycle_individual />{'W': [[-1599], [-1599, 19188], [-1600, -1600]], 'I': [[-1599], [-35, -30], [-1600, -1600]], 'O': [[-1600], [-1600, -1560], [-1584, -1596]]}<mem_stall_cycle_shared />{'W': [[-1599], [-1599, 19237], [0, 0]], 'I': [[-1599], [-35, 19237], [0, 0]], 'O': [[-1600], [-1600, -1560], [-1584, -1596]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 10240000, 10240000], 'I': [320, 10240, 10240], 'O': [8, 8000, 8000], 'O_partial': [8, 8000, 0], 'O_final': [0, 0, 8000]}<data_size_each_level_total />{'W': [6400, 10240000, 10240000], 'I': [5120, 10240, 10240], 'O': [400, 8000, 8000]}<loop_cycles_each_level />{'W': [1, 1600, 1600], 'I': [800, 1600, 1600], 'O': [40, 1600, 1600]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [20, 1, 1], 'O': [40, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [6400.0, 6400.0], [6400.0, 6400.0]], 'I': [[8.0, 0.4], [6.4, 6.4], [6.4, 6.4]], 'O': [[8.0, 0.2], [10.0, 5.0], [5.0, 5.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6400.0, 6400.0], [6400.0, 6400.0]], 'I': [[8.0, 8.0], [128.0, 6.4], [6.4, 6.4]], 'O': [[8.0, 8.0], [400.0, 10.0], [10.0, 5.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [6400.0, 6400.0], [6400.0, 0]], 'I': [[8.0, 8.0], [128.0, 6.4], [6.4, 0]], 'O': [[8.0, 0.2], [10.0, 5.0], [5.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [6543.0, 6416.4], [6406.4, 5.0]], 'I': [[8.0, 8.0], [6543.0, 6416.4], [6406.4, 5.0]], 'O': [[8.0, 0.2], [6543.0, 6416.4], [6406.4, 5.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 1600], [1, 1, 1600], [1600, 1600, 1]], 'I': [[1, 1, 1600], [40, 800, 2], [1600, 1600, 1]], 'O': [[1, 1, 1600], [40, 40, 40], [1600, 1600, 1]]}<trans_time_real />{'W': [[0, 1, 1600], [[0, 1, 1600], [12, 1, 1600]], [[20000, 1600, 1], [5000, 1600, 1]]], 'I': [[0, 1, 1600], [[5, 800, 2], [10, 800, 2]], [[20, 1600, 1], [5, 1600, 1]]], 'O': [[0, 1, 1600], [[0, 40, 40], [1, 40, 40]], [[16, 1600, 1], [4, 1600, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 12], [18400, 3400]], 'I': [[-1], [-35, -30], [-1580, -1595]], 'O': [[-1], [-40, -39], [-1584, -1596]]}<single_stall_count />{'W': [1599, 1599, 0], 'I': [1599, 1, 0], 'O': [1600, 40, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1599, 0], 'I': [10, 0], 'O': [40, 16]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[49, -1600], [-1560, -1584]], 1: [[-1600, -1600], [-1584, -1600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>