Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Mon Dec 10 11:38:56 2018
| Host         : a13p5 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5761 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.583        0.000                      0                12359        0.029        0.000                      0                12359        3.000        0.000                       0                  5769  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          5.073        0.000                      0                   80        0.169        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          1.583        0.000                      0                12259        0.113        0.000                      0                12259        8.750        0.000                       0                  5710  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        5.074        0.000                      0                   80        0.169        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        1.585        0.000                      0                12259        0.113        0.000                      0                12259        8.750        0.000                       0                  5710  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          5.073        0.000                      0                   80        0.094        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          4.675        0.000                      0                   13        0.079        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          4.675        0.000                      0                   13        0.079        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          1.583        0.000                      0                12259        0.029        0.000                      0                12259  
clk_out1_timer    clk_out1_timer_1        5.073        0.000                      0                   80        0.094        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        4.677        0.000                      0                   13        0.081        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        1.583        0.000                      0                12259        0.029        0.000                      0                12259  
clk_out1_timer_1  clk_out2_timer_1        4.677        0.000                      0                   13        0.081        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           2.537        0.000                      0                   15        0.496        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           2.539        0.000                      0                   15        0.498        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         2.537        0.000                      0                   15        0.496        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         2.539        0.000                      0                   15        0.498        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.369    Inst_debounce4/delay1[2]
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.070    -0.537    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.136    -0.345    Inst_debounce4/delay2[3]
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.075    -0.547    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.089    -0.323    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X24Y112        LUT6 (Prop_lut6_I0_O)        0.099    -0.224 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.092    -0.448    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.310    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.313    Inst_debounce4/delay1[0]
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.059    -0.548    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.842%)  route 0.181ns (56.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.301    Inst_debounce4/delay1[4]
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.070    -0.537    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.676%)  route 0.167ns (47.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.167    -0.232    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X25Y112        FDRE (Hold_fdre_C_D)         0.091    -0.434    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.873%)  route 0.181ns (49.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.181    -0.218    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X24Y112        LUT5 (Prop_lut5_I1_O)        0.046    -0.172 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.107    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.962%)  route 0.193ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    My_E190/clk_out1
    SLICE_X60Y28         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.193    -0.241    My_E190/Q1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    My_E190/clk_out1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.561    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.070    -0.491    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.266    D7seg_display/Q[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.831    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.107    -0.484    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y36     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y36     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y36     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y25     My_E190/cpt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y36     D7seg_display/cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y36     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y36     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y36     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36     Inst_debounce4/delay2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.865ns  (logic 1.971ns (25.060%)  route 5.894ns (74.940%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 9.124 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.636     9.124    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X62Y40         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.459     9.583 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/Q
                         net (fo=1, routed)           0.822    10.406    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_40/O
                         net (fo=1, routed)           0.000    10.530    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[3]
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    10.742 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_37/O
                         net (fo=1, routed)           0.441    11.182    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_3_3_i_27/O
                         net (fo=1, routed)           0.548    12.030    my_Master/HCU_Master/fib2_reg[3]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_14/O
                         net (fo=1, routed)           1.287    13.441    my_Master/HCU_Master/ram_reg_0_15_3_3_i_14_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.156    13.597 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_7/O
                         net (fo=1, routed)           0.430    14.027    my_Master/HCU_Master/ram_reg_0_15_3_3_i_7_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.355    14.382 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_3/O
                         net (fo=4, routed)           0.803    15.185    my_Master/HCU_Master/Tbusst[3]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.309 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_1/O
                         net (fo=2, routed)           1.038    16.348    my_Master/HCU_Master/I3[3]
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.118    16.466 r  my_Master/HCU_Master/q[3]_i_1__0/O
                         net (fo=1, routed)           0.524    16.989    my_Master/Stack_Master/R3/count_out_reg[0]_0[3]
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.437    18.441    my_Master/Stack_Master/R3/clk_out2
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.084    18.841    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.269    18.572    my_Master/Stack_Master/R3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.416ns  (logic 1.856ns (25.027%)  route 5.560ns (74.972%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.581    16.530    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X34Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.637    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.637    
                         arrival time                         -16.530    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.358ns  (logic 1.856ns (25.223%)  route 5.502ns (74.777%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.523    16.472    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.084    18.846    
    SLICE_X30Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.638    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -16.472    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.320ns  (logic 1.856ns (25.356%)  route 5.464ns (74.644%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.170    15.824    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.948 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.485    16.434    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/D
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.084    18.846    
    SLICE_X30Y55         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.638    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.225ns  (logic 2.088ns (28.899%)  route 5.137ns (71.101%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.333    15.532    my_Master/HCU_Master/Tbusst[25]
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.859 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.474    16.333    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.431    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.491    18.926    
                         clock uncertainty           -0.084    18.842    
    SLICE_X34Y61         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.584    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -16.333    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.291ns  (logic 2.088ns (28.638%)  route 5.203ns (71.362%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.196    15.394    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.721 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__1/O
                         net (fo=2, routed)           0.678    16.399    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/D
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    19.000    
                         clock uncertainty           -0.084    18.916    
    SLICE_X38Y58         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.658    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -16.399    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.232ns  (logic 2.025ns (28.001%)  route 5.207ns (71.999%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X58Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.459     9.567 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/Q
                         net (fo=1, routed)           0.801    10.368    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[31]
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.492 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_39/O
                         net (fo=1, routed)           0.000    10.492    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[31]
    SLICE_X59Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    10.704 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_37/O
                         net (fo=1, routed)           0.497    11.200    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[31]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.499 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.433    11.933    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.057 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           1.012    13.069    my_Master/HCU_Master/fib2_reg[31]
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.153    13.222 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.268    13.490    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.322    13.812 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.303    15.115    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.332    15.447 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.893    16.340    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y48         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.642    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -16.340    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.457ns  (logic 1.980ns (26.552%)  route 5.477ns (73.448%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.493    16.447    my_Master/HCU_Master/I1[17]
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.571 r  my_Master/HCU_Master/q[17]_i_1__2/O
                         net (fo=1, routed)           0.000    16.571    my_Master/Stack_Master/R1/X_reg[1]_0[17]
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/R1/clk_out2
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/C
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.084    18.844    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.029    18.873    my_Master/Stack_Master/R1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.217ns  (logic 2.088ns (28.932%)  route 5.129ns (71.068%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 18.434 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.312    15.510    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.837 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.488    16.325    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.430    18.434    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    18.996    
                         clock uncertainty           -0.084    18.912    
    SLICE_X38Y63         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.654    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.180ns  (logic 1.856ns (25.851%)  route 5.324ns (74.149%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.340    16.294    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.084    18.844    
    SLICE_X34Y57         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.636    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.424ns (80.927%)  route 0.100ns (19.073%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.596    -0.585    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X65Y48         FDSE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDSE (Prop_fdse_C_Q)         0.141    -0.444 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.345    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/in[0]
    SLICE_X64Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.155 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.114    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.061    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.864    -0.825    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134    -0.182    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.353ns  (logic 0.133ns (37.630%)  route 0.220ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.220     9.764    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/WCLK
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.764    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y93     my_Master/HCU_Master/wr_data_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y87     my_Master/HCU_Master/wr_data_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y93     my_Master/HCU_Master/wr_data_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y95     my_Master/HCU_Master/wr_data_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y85     my_Master/HCU_Master/wr_data_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y75     my_Master/HCU_Master/wr_data_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y75     my_Master/HCU_Master/wr_data_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y81     my_Master/HCU_Master/wr_data_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram2/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram2/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y58     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y58     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.149    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.720    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.149    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.720    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.149    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.720    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.149    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.720    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.149    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.720    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.124    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.695    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.124    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.695    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.124    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.695    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.124    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.695    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.124    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.695    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.369    Inst_debounce4/delay1[2]
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.070    -0.537    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.136    -0.345    Inst_debounce4/delay2[3]
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.075    -0.547    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.089    -0.323    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X24Y112        LUT6 (Prop_lut6_I0_O)        0.099    -0.224 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.092    -0.448    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.310    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.313    Inst_debounce4/delay1[0]
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.059    -0.548    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.842%)  route 0.181ns (56.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.301    Inst_debounce4/delay1[4]
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.070    -0.537    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.676%)  route 0.167ns (47.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.167    -0.232    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X25Y112        FDRE (Hold_fdre_C_D)         0.091    -0.434    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.873%)  route 0.181ns (49.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.181    -0.218    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X24Y112        LUT5 (Prop_lut5_I1_O)        0.046    -0.172 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.107    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.962%)  route 0.193ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    My_E190/clk_out1
    SLICE_X60Y28         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.193    -0.241    My_E190/Q1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    My_E190/clk_out1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.561    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.070    -0.491    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.266    D7seg_display/Q[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.831    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.107    -0.484    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y36     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y36     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y28     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y36     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y34     Inst_debounce4/delay3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y24     My_E190/cpt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y25     My_E190/cpt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y36     D7seg_display/cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y36     D7seg_display/cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28     D7seg_display/my_anodes_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y36     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y36     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y36     Inst_debounce4/delay2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.865ns  (logic 1.971ns (25.060%)  route 5.894ns (74.940%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 9.124 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.636     9.124    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X62Y40         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.459     9.583 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/Q
                         net (fo=1, routed)           0.822    10.406    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_40/O
                         net (fo=1, routed)           0.000    10.530    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[3]
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    10.742 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_37/O
                         net (fo=1, routed)           0.441    11.182    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_3_3_i_27/O
                         net (fo=1, routed)           0.548    12.030    my_Master/HCU_Master/fib2_reg[3]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_14/O
                         net (fo=1, routed)           1.287    13.441    my_Master/HCU_Master/ram_reg_0_15_3_3_i_14_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.156    13.597 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_7/O
                         net (fo=1, routed)           0.430    14.027    my_Master/HCU_Master/ram_reg_0_15_3_3_i_7_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.355    14.382 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_3/O
                         net (fo=4, routed)           0.803    15.185    my_Master/HCU_Master/Tbusst[3]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.309 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_1/O
                         net (fo=2, routed)           1.038    16.348    my_Master/HCU_Master/I3[3]
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.118    16.466 r  my_Master/HCU_Master/q[3]_i_1__0/O
                         net (fo=1, routed)           0.524    16.989    my_Master/Stack_Master/R3/count_out_reg[0]_0[3]
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.437    18.441    my_Master/Stack_Master/R3/clk_out2
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.082    18.843    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.269    18.574    my_Master/Stack_Master/R3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.416ns  (logic 1.856ns (25.027%)  route 5.560ns (74.972%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.581    16.530    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.929    
                         clock uncertainty           -0.082    18.847    
    SLICE_X34Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.639    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -16.530    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.358ns  (logic 1.856ns (25.223%)  route 5.502ns (74.777%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.523    16.472    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.082    18.848    
    SLICE_X30Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.640    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -16.472    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.320ns  (logic 1.856ns (25.356%)  route 5.464ns (74.644%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.170    15.824    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.948 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.485    16.434    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/D
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.082    18.848    
    SLICE_X30Y55         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.640    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.640    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.225ns  (logic 2.088ns (28.899%)  route 5.137ns (71.101%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.333    15.532    my_Master/HCU_Master/Tbusst[25]
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.859 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.474    16.333    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.431    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.491    18.926    
                         clock uncertainty           -0.082    18.844    
    SLICE_X34Y61         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.586    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -16.333    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.291ns  (logic 2.088ns (28.638%)  route 5.203ns (71.362%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.196    15.394    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.721 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__1/O
                         net (fo=2, routed)           0.678    16.399    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/D
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    19.000    
                         clock uncertainty           -0.082    18.918    
    SLICE_X38Y58         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.660    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -16.399    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.232ns  (logic 2.025ns (28.001%)  route 5.207ns (71.999%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X58Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.459     9.567 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/Q
                         net (fo=1, routed)           0.801    10.368    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[31]
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.492 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_39/O
                         net (fo=1, routed)           0.000    10.492    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[31]
    SLICE_X59Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    10.704 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_37/O
                         net (fo=1, routed)           0.497    11.200    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[31]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.499 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.433    11.933    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.057 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           1.012    13.069    my_Master/HCU_Master/fib2_reg[31]
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.153    13.222 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.268    13.490    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.322    13.812 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.303    15.115    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.332    15.447 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.893    16.340    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.082    18.852    
    SLICE_X34Y48         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.644    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -16.340    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.457ns  (logic 1.980ns (26.552%)  route 5.477ns (73.448%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.493    16.447    my_Master/HCU_Master/I1[17]
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.571 r  my_Master/HCU_Master/q[17]_i_1__2/O
                         net (fo=1, routed)           0.000    16.571    my_Master/Stack_Master/R1/X_reg[1]_0[17]
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/R1/clk_out2
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/C
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.082    18.846    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.029    18.875    my_Master/Stack_Master/R1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.217ns  (logic 2.088ns (28.932%)  route 5.129ns (71.068%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 18.434 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.312    15.510    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.837 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.488    16.325    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.430    18.434    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    18.996    
                         clock uncertainty           -0.082    18.914    
    SLICE_X38Y63         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.656    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.180ns  (logic 1.856ns (25.851%)  route 5.324ns (74.149%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.340    16.294    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.082    18.846    
    SLICE_X34Y57         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.638    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.424ns (80.927%)  route 0.100ns (19.073%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.596    -0.585    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X65Y48         FDSE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDSE (Prop_fdse_C_Q)         0.141    -0.444 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.345    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/in[0]
    SLICE_X64Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.155 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.114    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.061    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.864    -0.825    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134    -0.182    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.353ns  (logic 0.133ns (37.630%)  route 0.220ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.220     9.764    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/WCLK
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.632    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -9.632    
                         arrival time                           9.764    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y93     my_Master/HCU_Master/wr_data_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y87     my_Master/HCU_Master/wr_data_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y93     my_Master/HCU_Master/wr_data_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y95     my_Master/HCU_Master/wr_data_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y85     my_Master/HCU_Master/wr_data_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y75     my_Master/HCU_Master/wr_data_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y75     my_Master/HCU_Master/wr_data_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y81     my_Master/HCU_Master/wr_data_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram2/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y46     my_Master/Stack_Master/ram2/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y58     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y61     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y58     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y53     my_Master/MRAM.Inst_IPRAM/RAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.369    Inst_debounce4/delay1[2]
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.070    -0.463    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.136    -0.345    Inst_debounce4/delay2[3]
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.075    -0.473    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.089    -0.323    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X24Y112        LUT6 (Prop_lut6_I0_O)        0.099    -0.224 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.074    -0.465    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.092    -0.373    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.310    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.313    Inst_debounce4/delay1[0]
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.059    -0.474    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.842%)  route 0.181ns (56.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.301    Inst_debounce4/delay1[4]
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.070    -0.463    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.676%)  route 0.167ns (47.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.167    -0.232    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X25Y112        FDRE (Hold_fdre_C_D)         0.091    -0.359    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.873%)  route 0.181ns (49.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.181    -0.218    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X24Y112        LUT5 (Prop_lut5_I1_O)        0.046    -0.172 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.074    -0.452    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.107    -0.345    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.962%)  route 0.193ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    My_E190/clk_out1
    SLICE_X60Y28         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.193    -0.241    My_E190/Q1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    My_E190/clk_out1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.070    -0.417    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.266    D7seg_display/Q[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.831    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.107    -0.410    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.742ns  (logic 0.704ns (14.848%)  route 4.038ns (85.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.531    13.788    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.204    18.632    
    SLICE_X30Y60         FDRE (Setup_fdre_C_CE)      -0.169    18.463    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.462    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.462    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.462    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.014ns  (logic 0.704ns (17.540%)  route 3.310ns (82.460%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.162    12.936    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124    13.060 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    13.060    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.077    18.708    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.723ns  (logic 0.704ns (18.911%)  route 3.019ns (81.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.871    12.645    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    12.769 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.769    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.079    18.710    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.498%)  route 2.907ns (80.502%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.759    12.533    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.657 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.657    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.029    18.660    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.515    12.289    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.413    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.204    18.632    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077    18.709    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.709    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.360%)  route 2.269ns (79.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.121    11.895    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)       -0.028    18.615    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.166%)  route 1.924ns (76.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.924    11.426    Inst_debounce4/delay2[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    11.550 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.550    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.439    18.444    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.842    
                         clock uncertainty           -0.204    18.639    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.029    18.668    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  7.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.001%)  route 0.503ns (72.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.503     0.021    Inst_debounce4/delay1[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.066 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.066    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.504     0.023    Inst_debounce4/delay2[2]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.068 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.068    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.767%)  route 0.565ns (75.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.565     0.084    Inst_debounce4/delay1[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.129 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.129    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.310%)  route 0.612ns (76.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.612     0.131    Inst_debounce4/delay1[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.618%)  route 0.674ns (78.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.430     0.238    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.063    -0.039    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.231ns (21.051%)  route 0.866ns (78.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.622     0.430    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.475 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.475    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.231ns (19.489%)  route 0.954ns (80.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.710     0.518    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.563 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.563    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.091    -0.012    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.231ns (18.624%)  route 1.009ns (81.376%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.765     0.573    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.618 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.618    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.121     0.018    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.231ns (17.416%)  route 1.095ns (82.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.851     0.659    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.704    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.231ns (15.315%)  route 1.277ns (84.685%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.905     0.713    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.886    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y61         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.742ns  (logic 0.704ns (14.848%)  route 4.038ns (85.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.531    13.788    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.204    18.632    
    SLICE_X30Y60         FDRE (Setup_fdre_C_CE)      -0.169    18.463    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.462    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.462    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.462    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.014ns  (logic 0.704ns (17.540%)  route 3.310ns (82.460%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.162    12.936    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124    13.060 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    13.060    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.077    18.708    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.723ns  (logic 0.704ns (18.911%)  route 3.019ns (81.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.871    12.645    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    12.769 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.769    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.079    18.710    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.498%)  route 2.907ns (80.502%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.759    12.533    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.657 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.657    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.029    18.660    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.515    12.289    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.413    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.204    18.632    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077    18.709    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.709    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.360%)  route 2.269ns (79.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.121    11.895    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.204    18.643    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)       -0.028    18.615    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.166%)  route 1.924ns (76.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.924    11.426    Inst_debounce4/delay2[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    11.550 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.550    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.439    18.444    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.842    
                         clock uncertainty           -0.204    18.639    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.029    18.668    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  7.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.001%)  route 0.503ns (72.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.503     0.021    Inst_debounce4/delay1[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.066 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.066    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.504     0.023    Inst_debounce4/delay2[2]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.068 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.068    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.767%)  route 0.565ns (75.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.565     0.084    Inst_debounce4/delay1[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.129 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.129    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.310%)  route 0.612ns (76.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.612     0.131    Inst_debounce4/delay1[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.618%)  route 0.674ns (78.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.430     0.238    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.204    -0.102    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.063    -0.039    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.231ns (21.051%)  route 0.866ns (78.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.622     0.430    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.475 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.475    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.231ns (19.489%)  route 0.954ns (80.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.710     0.518    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.563 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.563    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.091    -0.012    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.231ns (18.624%)  route 1.009ns (81.376%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.765     0.573    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.618 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.618    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.121     0.018    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.231ns (17.416%)  route 1.095ns (82.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.851     0.659    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.704    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.231ns (15.315%)  route 1.277ns (84.685%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.905     0.713    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.886    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X30Y61         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.865ns  (logic 1.971ns (25.060%)  route 5.894ns (74.940%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 9.124 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.636     9.124    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X62Y40         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.459     9.583 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/Q
                         net (fo=1, routed)           0.822    10.406    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_40/O
                         net (fo=1, routed)           0.000    10.530    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[3]
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    10.742 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_37/O
                         net (fo=1, routed)           0.441    11.182    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_3_3_i_27/O
                         net (fo=1, routed)           0.548    12.030    my_Master/HCU_Master/fib2_reg[3]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_14/O
                         net (fo=1, routed)           1.287    13.441    my_Master/HCU_Master/ram_reg_0_15_3_3_i_14_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.156    13.597 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_7/O
                         net (fo=1, routed)           0.430    14.027    my_Master/HCU_Master/ram_reg_0_15_3_3_i_7_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.355    14.382 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_3/O
                         net (fo=4, routed)           0.803    15.185    my_Master/HCU_Master/Tbusst[3]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.309 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_1/O
                         net (fo=2, routed)           1.038    16.348    my_Master/HCU_Master/I3[3]
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.118    16.466 r  my_Master/HCU_Master/q[3]_i_1__0/O
                         net (fo=1, routed)           0.524    16.989    my_Master/Stack_Master/R3/count_out_reg[0]_0[3]
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.437    18.441    my_Master/Stack_Master/R3/clk_out2
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.084    18.841    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.269    18.572    my_Master/Stack_Master/R3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.416ns  (logic 1.856ns (25.027%)  route 5.560ns (74.972%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.581    16.530    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X34Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.637    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.637    
                         arrival time                         -16.530    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.358ns  (logic 1.856ns (25.223%)  route 5.502ns (74.777%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.523    16.472    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.084    18.846    
    SLICE_X30Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.638    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -16.472    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.320ns  (logic 1.856ns (25.356%)  route 5.464ns (74.644%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.170    15.824    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.948 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.485    16.434    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/D
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.084    18.846    
    SLICE_X30Y55         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.638    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.225ns  (logic 2.088ns (28.899%)  route 5.137ns (71.101%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.333    15.532    my_Master/HCU_Master/Tbusst[25]
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.859 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.474    16.333    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.431    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.491    18.926    
                         clock uncertainty           -0.084    18.842    
    SLICE_X34Y61         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.584    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -16.333    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.291ns  (logic 2.088ns (28.638%)  route 5.203ns (71.362%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.196    15.394    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.721 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__1/O
                         net (fo=2, routed)           0.678    16.399    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/D
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    19.000    
                         clock uncertainty           -0.084    18.916    
    SLICE_X38Y58         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.658    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -16.399    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.232ns  (logic 2.025ns (28.001%)  route 5.207ns (71.999%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X58Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.459     9.567 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/Q
                         net (fo=1, routed)           0.801    10.368    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[31]
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.492 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_39/O
                         net (fo=1, routed)           0.000    10.492    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[31]
    SLICE_X59Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    10.704 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_37/O
                         net (fo=1, routed)           0.497    11.200    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[31]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.499 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.433    11.933    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.057 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           1.012    13.069    my_Master/HCU_Master/fib2_reg[31]
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.153    13.222 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.268    13.490    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.322    13.812 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.303    15.115    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.332    15.447 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.893    16.340    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y48         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.642    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -16.340    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.457ns  (logic 1.980ns (26.552%)  route 5.477ns (73.448%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.493    16.447    my_Master/HCU_Master/I1[17]
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.571 r  my_Master/HCU_Master/q[17]_i_1__2/O
                         net (fo=1, routed)           0.000    16.571    my_Master/Stack_Master/R1/X_reg[1]_0[17]
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/R1/clk_out2
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/C
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.084    18.844    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.029    18.873    my_Master/Stack_Master/R1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.217ns  (logic 2.088ns (28.932%)  route 5.129ns (71.068%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 18.434 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.312    15.510    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.837 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.488    16.325    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.430    18.434    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    18.996    
                         clock uncertainty           -0.084    18.912    
    SLICE_X38Y63         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.654    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        7.180ns  (logic 1.856ns (25.851%)  route 5.324ns (74.149%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.340    16.294    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.084    18.844    
    SLICE_X34Y57         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.636    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.424ns (80.927%)  route 0.100ns (19.073%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.596    -0.585    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X65Y48         FDSE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDSE (Prop_fdse_C_Q)         0.141    -0.444 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.345    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/in[0]
    SLICE_X64Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.155 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.114    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.061    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.864    -0.825    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.084    -0.233    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134    -0.099    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.353ns  (logic 0.133ns (37.630%)  route 0.220ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.220     9.764    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/WCLK
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.764    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.364ns (30.832%)  route 3.060ns (69.168%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.678     3.646    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.610     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X26Y112        FDRE (Setup_fdre_C_R)       -0.429     8.719    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.364ns (32.800%)  route 2.795ns (67.200%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.413     3.381    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X24Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.364ns (32.834%)  route 2.790ns (67.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.734    -0.778    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.359 f  UART_Wrapper/uart_baudClock_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.835     0.476    UART_Wrapper/uart_baudClock_inst/count_reg__0[2]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.299     0.775 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.814     1.589    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X24Y113        LUT4 (Prop_lut4_I0_O)        0.124     1.713 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.713    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.111 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.733     2.844    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.409     3.377    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.608     8.613    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.585     9.197    
                         clock uncertainty           -0.074     9.123    
    SLICE_X25Y112        FDRE (Setup_fdre_C_R)       -0.429     8.694    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.369    Inst_debounce4/delay1[2]
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.070    -0.463    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.136    -0.345    Inst_debounce4/delay2[3]
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.075    -0.473    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.089    -0.323    UART_Wrapper/uart_baudClock_inst/count_reg__0[9]
    SLICE_X24Y112        LUT6 (Prop_lut6_I0_O)        0.099    -0.224 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.235    -0.540    
                         clock uncertainty            0.074    -0.465    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.092    -0.373    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.310    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    D7seg_display/clk_out1
    SLICE_X64Y28         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.313    Inst_debounce4/delay1[0]
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.059    -0.474    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.842%)  route 0.181ns (56.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.301    Inst_debounce4/delay1[4]
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.070    -0.463    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.676%)  route 0.167ns (47.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X26Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.167    -0.232    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X25Y112        FDRE (Hold_fdre_C_D)         0.091    -0.359    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.873%)  route 0.181ns (49.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.641    -0.540    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X25Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.181    -0.218    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X24Y112        LUT5 (Prop_lut5_I1_O)        0.046    -0.172 r  UART_Wrapper/uart_baudClock_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Wrapper/uart_baudClock_inst/count[9]_i_1_n_0
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.914    -0.775    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X24Y112        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.074    -0.452    
    SLICE_X24Y112        FDRE (Hold_fdre_C_D)         0.107    -0.345    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.962%)  route 0.193ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    My_E190/clk_out1
    SLICE_X60Y28         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.193    -0.241    My_E190/Q1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.854    -0.836    My_E190/clk_out1
    SLICE_X62Y28         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.070    -0.417    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.266    D7seg_display/Q[0]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.831    D7seg_display/clk_out1
    SLICE_X58Y36         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.107    -0.410    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.742ns  (logic 0.704ns (14.848%)  route 4.038ns (85.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.531    13.788    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.202    18.634    
    SLICE_X30Y60         FDRE (Setup_fdre_C_CE)      -0.169    18.465    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.464    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.464    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.464    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.014ns  (logic 0.704ns (17.540%)  route 3.310ns (82.460%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.162    12.936    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124    13.060 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    13.060    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.077    18.710    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.723ns  (logic 0.704ns (18.911%)  route 3.019ns (81.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.871    12.645    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    12.769 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.769    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.079    18.712    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.712    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.498%)  route 2.907ns (80.502%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.759    12.533    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.657 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.657    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.029    18.662    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.515    12.289    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.413    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.202    18.634    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077    18.711    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.360%)  route 2.269ns (79.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.121    11.895    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)       -0.028    18.617    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.166%)  route 1.924ns (76.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.924    11.426    Inst_debounce4/delay2[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    11.550 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.550    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.439    18.444    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.842    
                         clock uncertainty           -0.202    18.641    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.029    18.670    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  7.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.001%)  route 0.503ns (72.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.503     0.021    Inst_debounce4/delay1[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.066 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.066    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.504     0.023    Inst_debounce4/delay2[2]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.068 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.068    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.767%)  route 0.565ns (75.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.565     0.084    Inst_debounce4/delay1[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.129 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.129    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091    -0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.310%)  route 0.612ns (76.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.612     0.131    Inst_debounce4/delay1[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.618%)  route 0.674ns (78.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.430     0.238    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.063    -0.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.231ns (21.051%)  route 0.866ns (78.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.622     0.430    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.475 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.475    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     0.015    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.231ns (19.489%)  route 0.954ns (80.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.710     0.518    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.563 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.563    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.091    -0.014    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.231ns (18.624%)  route 1.009ns (81.376%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.765     0.573    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.618 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.618    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.121     0.016    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.231ns (17.416%)  route 1.095ns (82.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.851     0.659    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.704    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120     0.015    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.231ns (15.315%)  route 1.277ns (84.685%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.905     0.713    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.886    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y61         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.865ns  (logic 1.971ns (25.060%)  route 5.894ns (74.940%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 9.124 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.636     9.124    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X62Y40         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.459     9.583 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[3]/Q
                         net (fo=1, routed)           0.822    10.406    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_40/O
                         net (fo=1, routed)           0.000    10.530    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[3]
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    10.742 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_3_3_i_37/O
                         net (fo=1, routed)           0.441    11.182    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.299    11.481 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_3_3_i_27/O
                         net (fo=1, routed)           0.548    12.030    my_Master/HCU_Master/fib2_reg[3]
    SLICE_X54Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_14/O
                         net (fo=1, routed)           1.287    13.441    my_Master/HCU_Master/ram_reg_0_15_3_3_i_14_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.156    13.597 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_7/O
                         net (fo=1, routed)           0.430    14.027    my_Master/HCU_Master/ram_reg_0_15_3_3_i_7_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.355    14.382 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_3/O
                         net (fo=4, routed)           0.803    15.185    my_Master/HCU_Master/Tbusst[3]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.124    15.309 r  my_Master/HCU_Master/ram_reg_0_15_3_3_i_1/O
                         net (fo=2, routed)           1.038    16.348    my_Master/HCU_Master/I3[3]
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.118    16.466 r  my_Master/HCU_Master/q[3]_i_1__0/O
                         net (fo=1, routed)           0.524    16.989    my_Master/Stack_Master/R3/count_out_reg[0]_0[3]
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.437    18.441    my_Master/Stack_Master/R3/clk_out2
    SLICE_X29Y53         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[3]/C
                         clock pessimism              0.484    18.925    
                         clock uncertainty           -0.084    18.841    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.269    18.572    my_Master/Stack_Master/R3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.416ns  (logic 1.856ns (25.027%)  route 5.560ns (74.972%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__0/O
                         net (fo=2, routed)           0.581    16.530    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/D
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y56         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.929    
                         clock uncertainty           -0.084    18.845    
    SLICE_X34Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.637    my_Master/Stack_Master/ram2/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.637    
                         arrival time                         -16.530    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.358ns  (logic 1.856ns (25.223%)  route 5.502ns (74.777%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.171    15.825    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.949 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1/O
                         net (fo=2, routed)           0.523    16.472    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/D
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y56         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.084    18.846    
    SLICE_X30Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.638    my_Master/Stack_Master/ram3/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -16.472    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.320ns  (logic 1.856ns (25.356%)  route 5.464ns (74.644%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.170    15.824    my_Master/HCU_Master/Tbusst[17]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.948 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__2/O
                         net (fo=2, routed)           0.485    16.434    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/D
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.435    18.439    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/WCLK
    SLICE_X30Y55         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.930    
                         clock uncertainty           -0.084    18.846    
    SLICE_X30Y55         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.638    my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.225ns  (logic 2.088ns (28.899%)  route 5.137ns (71.101%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.333    15.532    my_Master/HCU_Master/Tbusst[25]
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.859 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.474    16.333    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.431    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X34Y61         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.491    18.926    
                         clock uncertainty           -0.084    18.842    
    SLICE_X34Y61         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.584    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -16.333    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.291ns  (logic 2.088ns (28.638%)  route 5.203ns (71.362%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.196    15.394    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.721 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__1/O
                         net (fo=2, routed)           0.678    16.399    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/D
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.434    18.438    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y58         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    19.000    
                         clock uncertainty           -0.084    18.916    
    SLICE_X38Y58         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.658    my_Master/Stack_Master/ram1/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -16.399    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.232ns  (logic 2.025ns (28.001%)  route 5.207ns (71.999%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X58Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.459     9.567 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[31]/Q
                         net (fo=1, routed)           0.801    10.368    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[31]
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.492 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_39/O
                         net (fo=1, routed)           0.000    10.492    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[31]
    SLICE_X59Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    10.704 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_31_31_i_37/O
                         net (fo=1, routed)           0.497    11.200    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[31]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.499 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27/O
                         net (fo=1, routed)           0.433    11.933    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_27_n_0
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.057 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           1.012    13.069    my_Master/HCU_Master/fib2_reg[31]
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.153    13.222 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.268    13.490    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.322    13.812 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           1.303    15.115    my_Master/HCU_Master/Tbusst[31]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.332    15.447 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.893    16.340    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y48         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y48         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.642    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -16.340    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.457ns  (logic 1.980ns (26.552%)  route 5.477ns (73.448%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.493    16.447    my_Master/HCU_Master/I1[17]
    SLICE_X35Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.571 r  my_Master/HCU_Master/q[17]_i_1__2/O
                         net (fo=1, routed)           0.000    16.571    my_Master/Stack_Master/R1/X_reg[1]_0[17]
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/R1/clk_out2
    SLICE_X35Y57         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[17]/C
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.084    18.844    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.029    18.873    my_Master/Stack_Master/R1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.217ns  (logic 2.088ns (28.932%)  route 5.129ns (71.068%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 18.434 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.620     9.108    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X60Y63         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.524     9.632 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[25]/Q
                         net (fo=1, routed)           0.947    10.579    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[25]
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.703 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_45/O
                         net (fo=1, routed)           0.000    10.703    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[25]
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    10.915 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_25_25_i_38/O
                         net (fo=1, routed)           0.501    11.417    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[25]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.299    11.716 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27/O
                         net (fo=1, routed)           0.599    12.314    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_27_n_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.124    12.438 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_25_25_i_12/O
                         net (fo=1, routed)           0.416    12.854    my_Master/HCU_Master/fib2_reg[25]
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.117    12.971 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.867    13.838    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.361    14.199 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.312    15.510    my_Master/HCU_Master/Tbusst[25]
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.327    15.837 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.488    16.325    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.430    18.434    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X38Y63         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.562    18.996    
                         clock uncertainty           -0.084    18.912    
    SLICE_X38Y63         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.654    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        7.180ns  (logic 1.856ns (25.851%)  route 5.324ns (74.149%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 9.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.626     9.114    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/clk_out2
    SLICE_X64Y56         FDRE                                         r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.524     9.638 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg[17]/Q
                         net (fo=1, routed)           0.977    10.616    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/q_reg_n_0_[17]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_45/O
                         net (fo=1, routed)           0.000    10.740    my_Master/Mregister.Inst_IP_regfile/my_registers/R2/p_0_out[17]
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.952 r  my_Master/Mregister.Inst_IP_regfile/my_registers/R2/ram_reg_0_15_17_17_i_38/O
                         net (fo=1, routed)           0.846    11.797    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/Rldbus[17]
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.299    12.096 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27/O
                         net (fo=1, routed)           0.642    12.738    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_27_n_0
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.124    12.862 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/ram_reg_0_15_17_17_i_12/O
                         net (fo=1, routed)           0.704    13.567    my_Master/HCU_Master/fib2_reg[17]
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.117    13.684 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_5/O
                         net (fo=1, routed)           0.639    14.322    my_Master/HCU_Master/ram_reg_0_15_17_17_i_5_n_0
    SLICE_X63Y56         LUT2 (Prop_lut2_I0_O)        0.332    14.654 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_2/O
                         net (fo=4, routed)           1.176    15.830    my_Master/HCU_Master/Tbusst[17]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.954 r  my_Master/HCU_Master/ram_reg_0_15_17_17_i_1__1/O
                         net (fo=2, routed)           0.340    16.294    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/D
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/WCLK
    SLICE_X34Y57         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.491    18.928    
                         clock uncertainty           -0.084    18.844    
    SLICE_X34Y57         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.636    my_Master/Stack_Master/ram1/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.133ns (39.802%)  route 0.201ns (60.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.201     9.745    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/WCLK
    SLICE_X60Y53         RAMS32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.424ns (80.927%)  route 0.100ns (19.073%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.596    -0.585    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X65Y48         FDSE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDSE (Prop_fdse_C_Q)         0.141    -0.444 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib1_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.345    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/in[0]
    SLICE_X64Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2[0]_i_5_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.155 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[0]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.114    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[4]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.061    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.864    -0.825    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/clk_out2
    SLICE_X64Y50         FDRE                                         r  my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]/C
                         clock pessimism              0.508    -0.316    
                         clock uncertainty            0.084    -0.233    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134    -0.099    my_Master/Mfibo.Inst_IPfibo/inst_fibogen/fib2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.353ns  (logic 0.133ns (37.630%)  route 0.220ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 9.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.592     9.411    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X59Y54         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.133     9.544 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.220     9.764    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.861     9.172    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/WCLK
    SLICE_X60Y55         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.255     9.427    
                         clock uncertainty            0.084     9.510    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     9.715    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -9.715    
                         arrival time                           9.764    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.742ns  (logic 0.704ns (14.848%)  route 4.038ns (85.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.531    13.788    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.202    18.634    
    SLICE_X30Y60         FDRE (Setup_fdre_C_CE)      -0.169    18.465    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.464    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.464    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.602ns  (logic 0.704ns (15.299%)  route 3.898ns (84.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.359    13.133    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.257 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.648    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    18.464    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.014ns  (logic 0.704ns (17.540%)  route 3.310ns (82.460%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.162    12.936    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.124    13.060 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    13.060    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.077    18.710    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.723ns  (logic 0.704ns (18.911%)  route 3.019ns (81.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.871    12.645    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    12.769 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.769    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)        0.079    18.712    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.712    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.498%)  route 2.907ns (80.502%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.759    12.533    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    12.657 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.657    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.432    18.436    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.029    18.662    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.515    12.289    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.413    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.433    18.437    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.835    
                         clock uncertainty           -0.202    18.634    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077    18.711    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.360%)  route 2.269ns (79.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.148    10.650    Inst_debounce4/delay1[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.774 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.121    11.895    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.443    18.448    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.846    
                         clock uncertainty           -0.202    18.645    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)       -0.028    18.617    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.166%)  route 1.924ns (76.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 9.046 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558     9.046    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     9.502 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.924    11.426    Inst_debounce4/delay2[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124    11.550 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.550    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.439    18.444    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.842    
                         clock uncertainty           -0.202    18.641    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.029    18.670    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  7.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.001%)  route 0.503ns (72.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.503     0.021    Inst_debounce4/delay1[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.066 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.066    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.504     0.023    Inst_debounce4/delay2[2]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.068 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.068    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.767%)  route 0.565ns (75.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.565     0.084    Inst_debounce4/delay1[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.129 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.129    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091    -0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.310%)  route 0.612ns (76.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.612     0.131    Inst_debounce4/delay1[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.176    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X40Y36         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.618%)  route 0.674ns (78.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.430     0.238    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.829    -0.861    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y37         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.202    -0.104    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.063    -0.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.231ns (21.051%)  route 0.866ns (78.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.622     0.430    My_arbitre/Btn[0]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.045     0.475 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.475    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y60         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     0.015    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.231ns (19.489%)  route 0.954ns (80.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.710     0.518    My_arbitre/Btn[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.563 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.563    My_arbitre/it_homade_i[0]
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X31Y61         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.091    -0.014    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.231ns (18.624%)  route 1.009ns (81.376%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.765     0.573    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.618 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.618    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.121     0.016    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.231ns (17.416%)  route 1.095ns (82.584%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.851     0.659    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.704    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120     0.015    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.231ns (15.315%)  route 1.277ns (84.685%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.244    -0.237    Inst_debounce4/delay2[4]
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.905     0.713    My_arbitre/Btn[0]
    SLICE_X30Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.886    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.827    -0.862    My_arbitre/clk_out2
    SLICE_X30Y61         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X30Y61         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  1.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.146    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.146    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.128ns (4.390%)  route 2.788ns (95.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.788     2.283    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.121    -0.225    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  2.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.148    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.148    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             2.510ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.128ns (4.390%)  route 2.788ns (95.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.788     2.283    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.121    -0.227    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  2.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.060    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.146    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.146    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.059    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.250    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.251    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.128ns (4.390%)  route 2.788ns (95.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.788     2.283    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.121    -0.225    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  2.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X39Y36         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X39Y36         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.580     8.062    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.148    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.419ns (6.446%)  route 6.081ns (93.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         6.081     5.523    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.494     8.148    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.419ns (17.063%)  route 2.037ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        1.535    -0.977    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.558 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.037     1.479    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.580     8.061    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  6.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.575%)  route 0.750ns (85.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.750     0.246    Inst_debounce4/reset
    SLICE_X36Y36         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X36Y36         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X36Y36         FDCE (Remov_fdce_C_CLR)     -0.146    -0.252    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.128ns (12.869%)  route 0.867ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         0.867     0.362    Inst_debounce4/reset
    SLICE_X36Y34         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X36Y34         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X36Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.253    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             2.510ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.128ns (4.390%)  route 2.788ns (95.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=5708, routed)        0.549    -0.632    clk50
    SLICE_X44Y74         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  reset_Homade_reg/Q
                         net (fo=159, routed)         2.788     2.283    Inst_debounce4/reset
    SLICE_X38Y36         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X38Y36         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.121    -0.227    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  2.510    





