// j204c_rx_eb_fifo_noecc.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module j204c_rx_eb_fifo_noecc (
		input  wire [151:0] data,  //  fifo_input.datain
		input  wire         wrreq, //            .wrreq
		input  wire         rdreq, //            .rdreq
		input  wire         clock, //            .clk
		input  wire         sclr,  //            .sclr
		output wire [151:0] q,     // fifo_output.dataout
		output wire [8:0]   usedw, //            .usedw
		output wire         full,  //            .full
		output wire         empty  //            .empty
	);

	j204c_f_rx_tx_ip_intel_jesd204c_1_fifo_1927_sp6fdfi j204c_rx_eb_fifo_noecc (
		.data  (data),  //   input,  width = 152,  fifo_input.datain
		.wrreq (wrreq), //   input,    width = 1,            .wrreq
		.rdreq (rdreq), //   input,    width = 1,            .rdreq
		.clock (clock), //   input,    width = 1,            .clk
		.sclr  (sclr),  //   input,    width = 1,            .sclr
		.q     (q),     //  output,  width = 152, fifo_output.dataout
		.usedw (usedw), //  output,    width = 9,            .usedw
		.full  (full),  //  output,    width = 1,            .full
		.empty (empty)  //  output,    width = 1,            .empty
	);

endmodule
