# [doc = "Register `CTAR_SLAVE` reader"] pub type R = crate :: R < Spi1CtarSlaveSpec > ; # [doc = "Register `CTAR_SLAVE` writer"] pub type W = crate :: W < Spi1CtarSlaveSpec > ; # [doc = "Clock Phase\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Cpha { # [doc = "0: Data is captured on the leading edge of SCK and changed on the following edge."] _0 = 0 , # [doc = "1: Data is changed on the leading edge of SCK and captured on the following edge."] _1 = 1 , } impl From < Cpha > for bool { # [inline (always)] fn from (variant : Cpha) -> Self { variant as u8 != 0 } } # [doc = "Field `CPHA` reader - Clock Phase"] pub type CphaR = crate :: BitReader < Cpha > ; impl CphaR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Cpha { match self . bits { false => Cpha :: _0 , true => Cpha :: _1 , } } # [doc = "Data is captured on the leading edge of SCK and changed on the following edge."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Cpha :: _0 } # [doc = "Data is changed on the leading edge of SCK and captured on the following edge."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Cpha :: _1 } } # [doc = "Field `CPHA` writer - Clock Phase"] pub type CphaW < 'a , REG > = crate :: BitWriter < 'a , REG , Cpha > ; impl < 'a , REG > CphaW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Data is captured on the leading edge of SCK and changed on the following edge."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpha :: _0) } # [doc = "Data is changed on the leading edge of SCK and captured on the following edge."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpha :: _1) } } # [doc = "Clock Polarity\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Cpol { # [doc = "0: The inactive state value of SCK is low."] _0 = 0 , # [doc = "1: The inactive state value of SCK is high."] _1 = 1 , } impl From < Cpol > for bool { # [inline (always)] fn from (variant : Cpol) -> Self { variant as u8 != 0 } } # [doc = "Field `CPOL` reader - Clock Polarity"] pub type CpolR = crate :: BitReader < Cpol > ; impl CpolR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Cpol { match self . bits { false => Cpol :: _0 , true => Cpol :: _1 , } } # [doc = "The inactive state value of SCK is low."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Cpol :: _0 } # [doc = "The inactive state value of SCK is high."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Cpol :: _1 } } # [doc = "Field `CPOL` writer - Clock Polarity"] pub type CpolW < 'a , REG > = crate :: BitWriter < 'a , REG , Cpol > ; impl < 'a , REG > CpolW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "The inactive state value of SCK is low."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpol :: _0) } # [doc = "The inactive state value of SCK is high."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpol :: _1) } } # [doc = "Field `FMSZ` reader - Frame Size"] pub type FmszR = crate :: FieldReader ; # [doc = "Field `FMSZ` writer - Frame Size"] pub type FmszW < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; impl R { # [doc = "Bit 25 - Clock Phase"] # [inline (always)] pub fn cpha (& self) -> CphaR { CphaR :: new (((self . bits >> 25) & 1) != 0) } # [doc = "Bit 26 - Clock Polarity"] # [inline (always)] pub fn cpol (& self) -> CpolR { CpolR :: new (((self . bits >> 26) & 1) != 0) } # [doc = "Bits 27:31 - Frame Size"] # [inline (always)] pub fn fmsz (& self) -> FmszR { FmszR :: new (((self . bits >> 27) & 0x1f) as u8) } } impl W { # [doc = "Bit 25 - Clock Phase"] # [inline (always)] # [must_use] pub fn cpha (& mut self) -> CphaW < Spi1CtarSlaveSpec > { CphaW :: new (self , 25) } # [doc = "Bit 26 - Clock Polarity"] # [inline (always)] # [must_use] pub fn cpol (& mut self) -> CpolW < Spi1CtarSlaveSpec > { CpolW :: new (self , 26) } # [doc = "Bits 27:31 - Frame Size"] # [inline (always)] # [must_use] pub fn fmsz (& mut self) -> FmszW < Spi1CtarSlaveSpec > { FmszW :: new (self , 27) } } # [doc = "DSPI Clock and Transfer Attributes Register (In Slave Mode)\n\nYou can [`read`](crate::Reg::read) this register and get [`spi1_ctar_slave::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`spi1_ctar_slave::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct Spi1CtarSlaveSpec ; impl crate :: RegisterSpec for Spi1CtarSlaveSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`spi1_ctar_slave::R`](R) reader structure"] impl crate :: Readable for Spi1CtarSlaveSpec { } # [doc = "`write(|w| ..)` method takes [`spi1_ctar_slave::W`](W) writer structure"] impl crate :: Writable for Spi1CtarSlaveSpec { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets CTAR_SLAVE to value 0x7800_0000"] impl crate :: Resettable for Spi1CtarSlaveSpec { const RESET_VALUE : u32 = 0x7800_0000 ; }