                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:31 2022
                              5 ;--------------------------------------------------------
                              6 	.module _fsmul
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl ___fsmul_PARM_2
                             24 	.globl ___fsmul_PARM_1
                             25 	.globl ___fsmul
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
   0000                      30 ___fsmul_sloc0_1_0:
   0000                      31 	.ds 4
   0004                      32 ___fsmul_sloc1_1_0:
   0004                      33 	.ds 4
                             34 ;--------------------------------------------------------
                             35 ; overlayable items in ram 
                             36 ;--------------------------------------------------------
                             37 ;--------------------------------------------------------
                             38 ; absolute ram data
                             39 ;--------------------------------------------------------
                             40 	.area IABS    (ABS)
                             41 	.area IABS    (ABS)
                             42 ;--------------------------------------------------------
                             43 ; absolute external ram data
                             44 ;--------------------------------------------------------
                             45 	.area XABS    (ABS)
                             46 ;--------------------------------------------------------
                             47 ; external initialized ram data
                             48 ;--------------------------------------------------------
                             49 	.area XISEG
                             50 ;--------------------------------------------------------
                             51 ; extended address mode data
                             52 ;--------------------------------------------------------
                             53 	.area XSEG
   0000                      54 ___fsmul_PARM_1:
   0000                      55 	.ds 4
   0004                      56 ___fsmul_PARM_2:
   0004                      57 	.ds 4
   0008                      58 ___fsmul_fl1_1_21:
   0008                      59 	.ds 4
   000C                      60 ___fsmul_fl2_1_21:
   000C                      61 	.ds 4
   0010                      62 ___fsmul_result_1_21:
   0010                      63 	.ds 4
   0014                      64 ___fsmul_exp_1_21:
   0014                      65 	.ds 2
   0016                      66 ___fsmul_sign_1_21:
   0016                      67 	.ds 1
                             68 ;--------------------------------------------------------
                             69 ; global & static initialisations
                             70 ;--------------------------------------------------------
                             71 	.area HOME    (CODE)
                             72 	.area GSINIT  (CODE)
                             73 	.area GSFINAL (CODE)
                             74 	.area GSINIT  (CODE)
                             75 ;--------------------------------------------------------
                             76 ; Home
                             77 ;--------------------------------------------------------
                             78 	.area HOME    (CODE)
                             79 	.area HOME    (CODE)
                             80 ;--------------------------------------------------------
                             81 ; code
                             82 ;--------------------------------------------------------
                             83 	.area CSEG    (CODE)
                             84 ;------------------------------------------------------------
                             85 ;Allocation info for local variables in function '__fsmul'
                             86 ;------------------------------------------------------------
                             87 ;sloc0                     Allocated with name '___fsmul_sloc0_1_0'
                             88 ;sloc1                     Allocated with name '___fsmul_sloc1_1_0'
                             89 ;a1                        Allocated with name '___fsmul_PARM_1'
                             90 ;a2                        Allocated with name '___fsmul_PARM_2'
                             91 ;fl1                       Allocated with name '___fsmul_fl1_1_21'
                             92 ;fl2                       Allocated with name '___fsmul_fl2_1_21'
                             93 ;result                    Allocated with name '___fsmul_result_1_21'
                             94 ;exp                       Allocated with name '___fsmul_exp_1_21'
                             95 ;sign                      Allocated with name '___fsmul_sign_1_21'
                             96 ;------------------------------------------------------------
                             97 ;../_fsmul.c:241: float __fsmul (float a1, float a2) {
                             98 ;	-----------------------------------------
                             99 ;	 function __fsmul
                            100 ;	-----------------------------------------
                            101 ;	Register assignment is optimal.
                            102 ;	Stack space usage: 0 bytes.
   0000                     103 ___fsmul:
                            104 ;../_fsmul.c:247: fl1.f = a1;
   0000 C6r00r00      [ 4]  105 	lda	___fsmul_PARM_1
   0003 C7r00r08      [ 4]  106 	sta	___fsmul_fl1_1_21
   0006 C6r00r01      [ 4]  107 	lda	(___fsmul_PARM_1 + 1)
   0009 C7r00r09      [ 4]  108 	sta	(___fsmul_fl1_1_21 + 1)
   000C C6r00r02      [ 4]  109 	lda	(___fsmul_PARM_1 + 2)
   000F C7r00r0A      [ 4]  110 	sta	(___fsmul_fl1_1_21 + 2)
   0012 C6r00r03      [ 4]  111 	lda	(___fsmul_PARM_1 + 3)
   0015 C7r00r0B      [ 4]  112 	sta	(___fsmul_fl1_1_21 + 3)
                            113 ;../_fsmul.c:248: fl2.f = a2;
   0018 C6r00r04      [ 4]  114 	lda	___fsmul_PARM_2
   001B C7r00r0C      [ 4]  115 	sta	___fsmul_fl2_1_21
   001E C6r00r05      [ 4]  116 	lda	(___fsmul_PARM_2 + 1)
   0021 C7r00r0D      [ 4]  117 	sta	(___fsmul_fl2_1_21 + 1)
   0024 C6r00r06      [ 4]  118 	lda	(___fsmul_PARM_2 + 2)
   0027 C7r00r0E      [ 4]  119 	sta	(___fsmul_fl2_1_21 + 2)
   002A C6r00r07      [ 4]  120 	lda	(___fsmul_PARM_2 + 3)
   002D C7r00r0F      [ 4]  121 	sta	(___fsmul_fl2_1_21 + 3)
                            122 ;../_fsmul.c:250: if (!fl1.l || !fl2.l)
   0030 C6r00r08      [ 4]  123 	lda	___fsmul_fl1_1_21
   0033 B7*00         [ 3]  124 	sta	*___fsmul_sloc0_1_0
   0035 C6r00r09      [ 4]  125 	lda	(___fsmul_fl1_1_21 + 1)
   0038 B7*01         [ 3]  126 	sta	*(___fsmul_sloc0_1_0 + 1)
   003A C6r00r0A      [ 4]  127 	lda	(___fsmul_fl1_1_21 + 2)
   003D B7*02         [ 3]  128 	sta	*(___fsmul_sloc0_1_0 + 2)
   003F C6r00r0B      [ 4]  129 	lda	(___fsmul_fl1_1_21 + 3)
   0042 B7*03         [ 3]  130 	sta	*(___fsmul_sloc0_1_0 + 3)
   0044 B6*00         [ 3]  131 	lda	*___fsmul_sloc0_1_0
   0046 BA*01         [ 3]  132 	ora	*(___fsmul_sloc0_1_0 + 1)
   0048 BA*02         [ 3]  133 	ora	*(___fsmul_sloc0_1_0 + 2)
   004A BA*03         [ 3]  134 	ora	*(___fsmul_sloc0_1_0 + 3)
   004C 27 1E         [ 3]  135 	beq	00101$
   004E C6r00r0C      [ 4]  136 	lda	___fsmul_fl2_1_21
   0051 B7*00         [ 3]  137 	sta	*___fsmul_sloc0_1_0
   0053 C6r00r0D      [ 4]  138 	lda	(___fsmul_fl2_1_21 + 1)
   0056 B7*01         [ 3]  139 	sta	*(___fsmul_sloc0_1_0 + 1)
   0058 C6r00r0E      [ 4]  140 	lda	(___fsmul_fl2_1_21 + 2)
   005B B7*02         [ 3]  141 	sta	*(___fsmul_sloc0_1_0 + 2)
   005D C6r00r0F      [ 4]  142 	lda	(___fsmul_fl2_1_21 + 3)
   0060 B7*03         [ 3]  143 	sta	*(___fsmul_sloc0_1_0 + 3)
   0062 B6*00         [ 3]  144 	lda	*___fsmul_sloc0_1_0
   0064 BA*01         [ 3]  145 	ora	*(___fsmul_sloc0_1_0 + 1)
   0066 BA*02         [ 3]  146 	ora	*(___fsmul_sloc0_1_0 + 2)
   0068 BA*03         [ 3]  147 	ora	*(___fsmul_sloc0_1_0 + 3)
   006A 26 07         [ 3]  148 	bne	00102$
   006C                     149 00101$:
                            150 ;../_fsmul.c:251: return (0);
   006C 4F            [ 1]  151 	clra
   006D 97            [ 1]  152 	tax
   006E B7*00         [ 3]  153 	sta	*___SDCC_hc08_ret2
   0070 B7*00         [ 3]  154 	sta	*___SDCC_hc08_ret3
   0072 81            [ 4]  155 	rts
   0073                     156 00102$:
                            157 ;../_fsmul.c:254: sign = SIGN (fl1.l) ^ SIGN (fl2.l);
   0073 C6r00r08      [ 4]  158 	lda	___fsmul_fl1_1_21
   0076 B7*00         [ 3]  159 	sta	*___fsmul_sloc0_1_0
   0078 C6r00r09      [ 4]  160 	lda	(___fsmul_fl1_1_21 + 1)
   007B B7*01         [ 3]  161 	sta	*(___fsmul_sloc0_1_0 + 1)
   007D C6r00r0A      [ 4]  162 	lda	(___fsmul_fl1_1_21 + 2)
   0080 B7*02         [ 3]  163 	sta	*(___fsmul_sloc0_1_0 + 2)
   0082 C6r00r0B      [ 4]  164 	lda	(___fsmul_fl1_1_21 + 3)
   0085 B7*03         [ 3]  165 	sta	*(___fsmul_sloc0_1_0 + 3)
   0087 B6*00         [ 3]  166 	lda	*___fsmul_sloc0_1_0
   0089 49            [ 1]  167 	rola
   008A 4F            [ 1]  168 	clra
   008B 49            [ 1]  169 	rola
   008C B7*00         [ 3]  170 	sta	*___fsmul_sloc0_1_0
   008E C6r00r0C      [ 4]  171 	lda	___fsmul_fl2_1_21
   0091 B7*04         [ 3]  172 	sta	*___fsmul_sloc1_1_0
   0093 C6r00r0D      [ 4]  173 	lda	(___fsmul_fl2_1_21 + 1)
   0096 B7*05         [ 3]  174 	sta	*(___fsmul_sloc1_1_0 + 1)
   0098 C6r00r0E      [ 4]  175 	lda	(___fsmul_fl2_1_21 + 2)
   009B B7*06         [ 3]  176 	sta	*(___fsmul_sloc1_1_0 + 2)
   009D C6r00r0F      [ 4]  177 	lda	(___fsmul_fl2_1_21 + 3)
   00A0 B7*07         [ 3]  178 	sta	*(___fsmul_sloc1_1_0 + 3)
   00A2 B6*04         [ 3]  179 	lda	*___fsmul_sloc1_1_0
   00A4 49            [ 1]  180 	rola
   00A5 4F            [ 1]  181 	clra
   00A6 49            [ 1]  182 	rola
   00A7 B8*00         [ 3]  183 	eor	*___fsmul_sloc0_1_0
   00A9 C7r00r16      [ 4]  184 	sta	___fsmul_sign_1_21
                            185 ;../_fsmul.c:255: exp = EXP (fl1.l) - EXCESS;
   00AC C6r00r08      [ 4]  186 	lda	___fsmul_fl1_1_21
   00AF B7*04         [ 3]  187 	sta	*___fsmul_sloc1_1_0
   00B1 C6r00r09      [ 4]  188 	lda	(___fsmul_fl1_1_21 + 1)
   00B4 B7*05         [ 3]  189 	sta	*(___fsmul_sloc1_1_0 + 1)
   00B6 C6r00r0A      [ 4]  190 	lda	(___fsmul_fl1_1_21 + 2)
   00B9 B7*06         [ 3]  191 	sta	*(___fsmul_sloc1_1_0 + 2)
   00BB C6r00r0B      [ 4]  192 	lda	(___fsmul_fl1_1_21 + 3)
   00BE B7*07         [ 3]  193 	sta	*(___fsmul_sloc1_1_0 + 3)
   00C0 B6*05         [ 3]  194 	lda	*(___fsmul_sloc1_1_0 + 1)
   00C2 BE*04         [ 3]  195 	ldx	*___fsmul_sloc1_1_0
   00C4 48            [ 1]  196 	lsla
   00C5 9F            [ 1]  197 	txa
   00C6 49            [ 1]  198 	rola
   00C7 5F            [ 1]  199 	clrx
   00C8 59            [ 1]  200 	rolx
   00C9 B7*07         [ 3]  201 	sta	*(___fsmul_sloc1_1_0 + 3)
   00CB BF*06         [ 3]  202 	stx	*(___fsmul_sloc1_1_0 + 2)
   00CD 6E 00*05      [ 4]  203 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   00D0 6E 00*04      [ 4]  204 	mov	#0x00,*___fsmul_sloc1_1_0
   00D3 6E 00*06      [ 4]  205 	mov	#0x00,*(___fsmul_sloc1_1_0 + 2)
   00D6 6E 00*05      [ 4]  206 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   00D9 6E 00*04      [ 4]  207 	mov	#0x00,*___fsmul_sloc1_1_0
   00DC B6*07         [ 3]  208 	lda	*(___fsmul_sloc1_1_0 + 3)
   00DE A0 7E         [ 2]  209 	sub	#0x7E
   00E0 B7*07         [ 3]  210 	sta	*(___fsmul_sloc1_1_0 + 3)
   00E2 B6*06         [ 3]  211 	lda	*(___fsmul_sloc1_1_0 + 2)
   00E4 A2 00         [ 2]  212 	sbc	#0x00
   00E6 B7*06         [ 3]  213 	sta	*(___fsmul_sloc1_1_0 + 2)
   00E8 B6*05         [ 3]  214 	lda	*(___fsmul_sloc1_1_0 + 1)
   00EA A2 00         [ 2]  215 	sbc	#0x00
   00EC B7*05         [ 3]  216 	sta	*(___fsmul_sloc1_1_0 + 1)
   00EE B6*04         [ 3]  217 	lda	*___fsmul_sloc1_1_0
   00F0 A2 00         [ 2]  218 	sbc	#0x00
   00F2 B7*04         [ 3]  219 	sta	*___fsmul_sloc1_1_0
   00F4 B6*07         [ 3]  220 	lda	*(___fsmul_sloc1_1_0 + 3)
   00F6 C7r00r15      [ 4]  221 	sta	(___fsmul_exp_1_21 + 1)
   00F9 B6*06         [ 3]  222 	lda	*(___fsmul_sloc1_1_0 + 2)
   00FB C7r00r14      [ 4]  223 	sta	___fsmul_exp_1_21
                            224 ;../_fsmul.c:256: exp += EXP (fl2.l);
   00FE C6r00r0C      [ 4]  225 	lda	___fsmul_fl2_1_21
   0101 B7*04         [ 3]  226 	sta	*___fsmul_sloc1_1_0
   0103 C6r00r0D      [ 4]  227 	lda	(___fsmul_fl2_1_21 + 1)
   0106 B7*05         [ 3]  228 	sta	*(___fsmul_sloc1_1_0 + 1)
   0108 C6r00r0E      [ 4]  229 	lda	(___fsmul_fl2_1_21 + 2)
   010B B7*06         [ 3]  230 	sta	*(___fsmul_sloc1_1_0 + 2)
   010D C6r00r0F      [ 4]  231 	lda	(___fsmul_fl2_1_21 + 3)
   0110 B7*07         [ 3]  232 	sta	*(___fsmul_sloc1_1_0 + 3)
   0112 B6*05         [ 3]  233 	lda	*(___fsmul_sloc1_1_0 + 1)
   0114 BE*04         [ 3]  234 	ldx	*___fsmul_sloc1_1_0
   0116 48            [ 1]  235 	lsla
   0117 9F            [ 1]  236 	txa
   0118 49            [ 1]  237 	rola
   0119 5F            [ 1]  238 	clrx
   011A 59            [ 1]  239 	rolx
   011B B7*07         [ 3]  240 	sta	*(___fsmul_sloc1_1_0 + 3)
   011D BF*06         [ 3]  241 	stx	*(___fsmul_sloc1_1_0 + 2)
   011F 6E 00*05      [ 4]  242 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   0122 6E 00*04      [ 4]  243 	mov	#0x00,*___fsmul_sloc1_1_0
   0125 6E 00*06      [ 4]  244 	mov	#0x00,*(___fsmul_sloc1_1_0 + 2)
   0128 6E 00*05      [ 4]  245 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   012B 6E 00*04      [ 4]  246 	mov	#0x00,*___fsmul_sloc1_1_0
   012E C6r00r15      [ 4]  247 	lda	(___fsmul_exp_1_21 + 1)
   0131 B7*03         [ 3]  248 	sta	*(___fsmul_sloc0_1_0 + 3)
   0133 C6r00r14      [ 4]  249 	lda	___fsmul_exp_1_21
   0136 B7*02         [ 3]  250 	sta	*(___fsmul_sloc0_1_0 + 2)
   0138 49            [ 1]  251 	rola	
   0139 4F            [ 1]  252 	clra	
   013A A2 00         [ 2]  253 	sbc	#0x00
   013C B7*01         [ 3]  254 	sta	*(___fsmul_sloc0_1_0 + 1)
   013E B7*00         [ 3]  255 	sta	*___fsmul_sloc0_1_0
   0140 B6*03         [ 3]  256 	lda	*(___fsmul_sloc0_1_0 + 3)
   0142 BB*07         [ 3]  257 	add	*(___fsmul_sloc1_1_0 + 3)
   0144 B7*07         [ 3]  258 	sta	*(___fsmul_sloc1_1_0 + 3)
   0146 B6*02         [ 3]  259 	lda	*(___fsmul_sloc0_1_0 + 2)
   0148 B9*06         [ 3]  260 	adc	*(___fsmul_sloc1_1_0 + 2)
   014A B7*06         [ 3]  261 	sta	*(___fsmul_sloc1_1_0 + 2)
   014C B6*01         [ 3]  262 	lda	*(___fsmul_sloc0_1_0 + 1)
   014E B9*05         [ 3]  263 	adc	*(___fsmul_sloc1_1_0 + 1)
   0150 B7*05         [ 3]  264 	sta	*(___fsmul_sloc1_1_0 + 1)
   0152 B6*00         [ 3]  265 	lda	*___fsmul_sloc0_1_0
   0154 B9*04         [ 3]  266 	adc	*___fsmul_sloc1_1_0
   0156 B7*04         [ 3]  267 	sta	*___fsmul_sloc1_1_0
   0158 B6*07         [ 3]  268 	lda	*(___fsmul_sloc1_1_0 + 3)
   015A C7r00r15      [ 4]  269 	sta	(___fsmul_exp_1_21 + 1)
   015D B6*06         [ 3]  270 	lda	*(___fsmul_sloc1_1_0 + 2)
   015F C7r00r14      [ 4]  271 	sta	___fsmul_exp_1_21
                            272 ;../_fsmul.c:258: fl1.l = MANT (fl1.l);
   0162 C6r00r08      [ 4]  273 	lda	___fsmul_fl1_1_21
   0165 B7*04         [ 3]  274 	sta	*___fsmul_sloc1_1_0
   0167 C6r00r09      [ 4]  275 	lda	(___fsmul_fl1_1_21 + 1)
   016A B7*05         [ 3]  276 	sta	*(___fsmul_sloc1_1_0 + 1)
   016C C6r00r0A      [ 4]  277 	lda	(___fsmul_fl1_1_21 + 2)
   016F B7*06         [ 3]  278 	sta	*(___fsmul_sloc1_1_0 + 2)
   0171 C6r00r0B      [ 4]  279 	lda	(___fsmul_fl1_1_21 + 3)
   0174 B7*07         [ 3]  280 	sta	*(___fsmul_sloc1_1_0 + 3)
   0176 B6*05         [ 3]  281 	lda	*(___fsmul_sloc1_1_0 + 1)
   0178 A4 7F         [ 2]  282 	and	#0x7F
   017A B7*05         [ 3]  283 	sta	*(___fsmul_sloc1_1_0 + 1)
   017C 6E 00*04      [ 4]  284 	mov	#0x00,*___fsmul_sloc1_1_0
   017F 1E*05         [ 4]  285 	bset	#7,*(___fsmul_sloc1_1_0 + 1)
   0181 B6*04         [ 3]  286 	lda	*___fsmul_sloc1_1_0
   0183 C7r00r08      [ 4]  287 	sta	___fsmul_fl1_1_21
   0186 B6*05         [ 3]  288 	lda	*(___fsmul_sloc1_1_0 + 1)
   0188 C7r00r09      [ 4]  289 	sta	(___fsmul_fl1_1_21 + 1)
   018B B6*06         [ 3]  290 	lda	*(___fsmul_sloc1_1_0 + 2)
   018D C7r00r0A      [ 4]  291 	sta	(___fsmul_fl1_1_21 + 2)
   0190 B6*07         [ 3]  292 	lda	*(___fsmul_sloc1_1_0 + 3)
   0192 C7r00r0B      [ 4]  293 	sta	(___fsmul_fl1_1_21 + 3)
                            294 ;../_fsmul.c:259: fl2.l = MANT (fl2.l);
   0195 C6r00r0C      [ 4]  295 	lda	___fsmul_fl2_1_21
   0198 B7*04         [ 3]  296 	sta	*___fsmul_sloc1_1_0
   019A C6r00r0D      [ 4]  297 	lda	(___fsmul_fl2_1_21 + 1)
   019D B7*05         [ 3]  298 	sta	*(___fsmul_sloc1_1_0 + 1)
   019F C6r00r0E      [ 4]  299 	lda	(___fsmul_fl2_1_21 + 2)
   01A2 B7*06         [ 3]  300 	sta	*(___fsmul_sloc1_1_0 + 2)
   01A4 C6r00r0F      [ 4]  301 	lda	(___fsmul_fl2_1_21 + 3)
   01A7 B7*07         [ 3]  302 	sta	*(___fsmul_sloc1_1_0 + 3)
   01A9 B6*05         [ 3]  303 	lda	*(___fsmul_sloc1_1_0 + 1)
   01AB A4 7F         [ 2]  304 	and	#0x7F
   01AD B7*05         [ 3]  305 	sta	*(___fsmul_sloc1_1_0 + 1)
   01AF 6E 00*04      [ 4]  306 	mov	#0x00,*___fsmul_sloc1_1_0
   01B2 1E*05         [ 4]  307 	bset	#7,*(___fsmul_sloc1_1_0 + 1)
   01B4 B6*04         [ 3]  308 	lda	*___fsmul_sloc1_1_0
   01B6 C7r00r0C      [ 4]  309 	sta	___fsmul_fl2_1_21
   01B9 B6*05         [ 3]  310 	lda	*(___fsmul_sloc1_1_0 + 1)
   01BB C7r00r0D      [ 4]  311 	sta	(___fsmul_fl2_1_21 + 1)
   01BE B6*06         [ 3]  312 	lda	*(___fsmul_sloc1_1_0 + 2)
   01C0 C7r00r0E      [ 4]  313 	sta	(___fsmul_fl2_1_21 + 2)
   01C3 B6*07         [ 3]  314 	lda	*(___fsmul_sloc1_1_0 + 3)
   01C5 C7r00r0F      [ 4]  315 	sta	(___fsmul_fl2_1_21 + 3)
                            316 ;../_fsmul.c:262: result = (fl1.l >> 8) * (fl2.l >> 8);
   01C8 C6r00r08      [ 4]  317 	lda	___fsmul_fl1_1_21
   01CB B7*04         [ 3]  318 	sta	*___fsmul_sloc1_1_0
   01CD C6r00r09      [ 4]  319 	lda	(___fsmul_fl1_1_21 + 1)
   01D0 B7*05         [ 3]  320 	sta	*(___fsmul_sloc1_1_0 + 1)
   01D2 C6r00r0A      [ 4]  321 	lda	(___fsmul_fl1_1_21 + 2)
   01D5 B7*06         [ 3]  322 	sta	*(___fsmul_sloc1_1_0 + 2)
   01D7 C6r00r0B      [ 4]  323 	lda	(___fsmul_fl1_1_21 + 3)
   01DA B7*07         [ 3]  324 	sta	*(___fsmul_sloc1_1_0 + 3)
   01DC B6*06         [ 3]  325 	lda	*(___fsmul_sloc1_1_0 + 2)
   01DE C7r00r03      [ 4]  326 	sta	(__mullong_PARM_1 + 3)
   01E1 B6*05         [ 3]  327 	lda	*(___fsmul_sloc1_1_0 + 1)
   01E3 C7r00r02      [ 4]  328 	sta	(__mullong_PARM_1 + 2)
   01E6 B6*04         [ 3]  329 	lda	*___fsmul_sloc1_1_0
   01E8 C7r00r01      [ 4]  330 	sta	(__mullong_PARM_1 + 1)
   01EB 49            [ 1]  331 	rola
   01EC 4F            [ 1]  332 	clra
   01ED A2 00         [ 2]  333 	sbc	#0
   01EF C7r00r00      [ 4]  334 	sta	__mullong_PARM_1
   01F2 C6r00r0C      [ 4]  335 	lda	___fsmul_fl2_1_21
   01F5 B7*04         [ 3]  336 	sta	*___fsmul_sloc1_1_0
   01F7 C6r00r0D      [ 4]  337 	lda	(___fsmul_fl2_1_21 + 1)
   01FA B7*05         [ 3]  338 	sta	*(___fsmul_sloc1_1_0 + 1)
   01FC C6r00r0E      [ 4]  339 	lda	(___fsmul_fl2_1_21 + 2)
   01FF B7*06         [ 3]  340 	sta	*(___fsmul_sloc1_1_0 + 2)
   0201 C6r00r0F      [ 4]  341 	lda	(___fsmul_fl2_1_21 + 3)
   0204 B7*07         [ 3]  342 	sta	*(___fsmul_sloc1_1_0 + 3)
   0206 B6*06         [ 3]  343 	lda	*(___fsmul_sloc1_1_0 + 2)
   0208 C7r00r03      [ 4]  344 	sta	(__mullong_PARM_2 + 3)
   020B B6*05         [ 3]  345 	lda	*(___fsmul_sloc1_1_0 + 1)
   020D C7r00r02      [ 4]  346 	sta	(__mullong_PARM_2 + 2)
   0210 B6*04         [ 3]  347 	lda	*___fsmul_sloc1_1_0
   0212 C7r00r01      [ 4]  348 	sta	(__mullong_PARM_2 + 1)
   0215 49            [ 1]  349 	rola
   0216 4F            [ 1]  350 	clra
   0217 A2 00         [ 2]  351 	sbc	#0
   0219 C7r00r00      [ 4]  352 	sta	__mullong_PARM_2
   021C CDr00r00      [ 5]  353 	jsr	__mullong
   021F C7r00r13      [ 4]  354 	sta	(___fsmul_result_1_21 + 3)
   0222 CFr00r12      [ 4]  355 	stx	(___fsmul_result_1_21 + 2)
   0225 B6*00         [ 3]  356 	lda	*___SDCC_hc08_ret2
   0227 C7r00r11      [ 4]  357 	sta	(___fsmul_result_1_21 + 1)
   022A B6*00         [ 3]  358 	lda	*___SDCC_hc08_ret3
   022C C7r00r10      [ 4]  359 	sta	___fsmul_result_1_21
                            360 ;../_fsmul.c:263: result += ((fl1.l & (unsigned long) 0xFF) * (fl2.l >> 8)) >> 8;
   022F C6r00r08      [ 4]  361 	lda	___fsmul_fl1_1_21
   0232 B7*04         [ 3]  362 	sta	*___fsmul_sloc1_1_0
   0234 C6r00r09      [ 4]  363 	lda	(___fsmul_fl1_1_21 + 1)
   0237 B7*05         [ 3]  364 	sta	*(___fsmul_sloc1_1_0 + 1)
   0239 C6r00r0A      [ 4]  365 	lda	(___fsmul_fl1_1_21 + 2)
   023C B7*06         [ 3]  366 	sta	*(___fsmul_sloc1_1_0 + 2)
   023E C6r00r0B      [ 4]  367 	lda	(___fsmul_fl1_1_21 + 3)
   0241 B7*07         [ 3]  368 	sta	*(___fsmul_sloc1_1_0 + 3)
   0243 B6*07         [ 3]  369 	lda	*(___fsmul_sloc1_1_0 + 3)
   0245 C7r00r03      [ 4]  370 	sta	(__mullong_PARM_1 + 3)
   0248 4F            [ 1]  371 	clra
   0249 C7r00r02      [ 4]  372 	sta	(__mullong_PARM_1 + 2)
   024C C7r00r01      [ 4]  373 	sta	(__mullong_PARM_1 + 1)
   024F C7r00r00      [ 4]  374 	sta	__mullong_PARM_1
   0252 C6r00r0C      [ 4]  375 	lda	___fsmul_fl2_1_21
   0255 B7*04         [ 3]  376 	sta	*___fsmul_sloc1_1_0
   0257 C6r00r0D      [ 4]  377 	lda	(___fsmul_fl2_1_21 + 1)
   025A B7*05         [ 3]  378 	sta	*(___fsmul_sloc1_1_0 + 1)
   025C C6r00r0E      [ 4]  379 	lda	(___fsmul_fl2_1_21 + 2)
   025F B7*06         [ 3]  380 	sta	*(___fsmul_sloc1_1_0 + 2)
   0261 C6r00r0F      [ 4]  381 	lda	(___fsmul_fl2_1_21 + 3)
   0264 B7*07         [ 3]  382 	sta	*(___fsmul_sloc1_1_0 + 3)
   0266 B6*06         [ 3]  383 	lda	*(___fsmul_sloc1_1_0 + 2)
   0268 C7r00r03      [ 4]  384 	sta	(__mullong_PARM_2 + 3)
   026B B6*05         [ 3]  385 	lda	*(___fsmul_sloc1_1_0 + 1)
   026D C7r00r02      [ 4]  386 	sta	(__mullong_PARM_2 + 2)
   0270 B6*04         [ 3]  387 	lda	*___fsmul_sloc1_1_0
   0272 C7r00r01      [ 4]  388 	sta	(__mullong_PARM_2 + 1)
   0275 49            [ 1]  389 	rola
   0276 4F            [ 1]  390 	clra
   0277 A2 00         [ 2]  391 	sbc	#0
   0279 C7r00r00      [ 4]  392 	sta	__mullong_PARM_2
   027C CDr00r00      [ 5]  393 	jsr	__mullong
   027F B7*07         [ 3]  394 	sta	*(___fsmul_sloc1_1_0 + 3)
   0281 BF*06         [ 3]  395 	stx	*(___fsmul_sloc1_1_0 + 2)
   0283 4E*00*05      [ 5]  396 	mov	*___SDCC_hc08_ret2,*(___fsmul_sloc1_1_0 + 1)
   0286 4E*00*04      [ 5]  397 	mov	*___SDCC_hc08_ret3,*___fsmul_sloc1_1_0
   0289 4E*06*07      [ 5]  398 	mov	*(___fsmul_sloc1_1_0 + 2),*(___fsmul_sloc1_1_0 + 3)
   028C 4E*05*06      [ 5]  399 	mov	*(___fsmul_sloc1_1_0 + 1),*(___fsmul_sloc1_1_0 + 2)
   028F B6*04         [ 3]  400 	lda	*___fsmul_sloc1_1_0
   0291 B7*05         [ 3]  401 	sta	*(___fsmul_sloc1_1_0 + 1)
   0293 6E 00*04      [ 4]  402 	mov	#0x00,*___fsmul_sloc1_1_0
   0296 45r00r10      [ 3]  403 	ldhx	#___fsmul_result_1_21
   0299 E6 03         [ 3]  404 	lda	3,x
   029B BB*07         [ 3]  405 	add	*(___fsmul_sloc1_1_0 + 3)
   029D E7 03         [ 3]  406 	sta	3,x
   029F E6 02         [ 3]  407 	lda	2,x
   02A1 B9*06         [ 3]  408 	adc	*(___fsmul_sloc1_1_0 + 2)
   02A3 E7 02         [ 3]  409 	sta	2,x
   02A5 E6 01         [ 3]  410 	lda	1,x
   02A7 B9*05         [ 3]  411 	adc	*(___fsmul_sloc1_1_0 + 1)
   02A9 E7 01         [ 3]  412 	sta	1,x
   02AB F6            [ 2]  413 	lda	,x
   02AC B9*04         [ 3]  414 	adc	*___fsmul_sloc1_1_0
   02AE F7            [ 2]  415 	sta	,x
                            416 ;../_fsmul.c:264: result += ((fl2.l & (unsigned long) 0xFF) * (fl1.l >> 8)) >> 8;
   02AF C6r00r0C      [ 4]  417 	lda	___fsmul_fl2_1_21
   02B2 B7*04         [ 3]  418 	sta	*___fsmul_sloc1_1_0
   02B4 C6r00r0D      [ 4]  419 	lda	(___fsmul_fl2_1_21 + 1)
   02B7 B7*05         [ 3]  420 	sta	*(___fsmul_sloc1_1_0 + 1)
   02B9 C6r00r0E      [ 4]  421 	lda	(___fsmul_fl2_1_21 + 2)
   02BC B7*06         [ 3]  422 	sta	*(___fsmul_sloc1_1_0 + 2)
   02BE C6r00r0F      [ 4]  423 	lda	(___fsmul_fl2_1_21 + 3)
   02C1 B7*07         [ 3]  424 	sta	*(___fsmul_sloc1_1_0 + 3)
   02C3 B6*07         [ 3]  425 	lda	*(___fsmul_sloc1_1_0 + 3)
   02C5 C7r00r03      [ 4]  426 	sta	(__mullong_PARM_1 + 3)
   02C8 4F            [ 1]  427 	clra
   02C9 C7r00r02      [ 4]  428 	sta	(__mullong_PARM_1 + 2)
   02CC C7r00r01      [ 4]  429 	sta	(__mullong_PARM_1 + 1)
   02CF C7r00r00      [ 4]  430 	sta	__mullong_PARM_1
   02D2 C6r00r08      [ 4]  431 	lda	___fsmul_fl1_1_21
   02D5 B7*04         [ 3]  432 	sta	*___fsmul_sloc1_1_0
   02D7 C6r00r09      [ 4]  433 	lda	(___fsmul_fl1_1_21 + 1)
   02DA B7*05         [ 3]  434 	sta	*(___fsmul_sloc1_1_0 + 1)
   02DC C6r00r0A      [ 4]  435 	lda	(___fsmul_fl1_1_21 + 2)
   02DF B7*06         [ 3]  436 	sta	*(___fsmul_sloc1_1_0 + 2)
   02E1 C6r00r0B      [ 4]  437 	lda	(___fsmul_fl1_1_21 + 3)
   02E4 B7*07         [ 3]  438 	sta	*(___fsmul_sloc1_1_0 + 3)
   02E6 B6*06         [ 3]  439 	lda	*(___fsmul_sloc1_1_0 + 2)
   02E8 C7r00r03      [ 4]  440 	sta	(__mullong_PARM_2 + 3)
   02EB B6*05         [ 3]  441 	lda	*(___fsmul_sloc1_1_0 + 1)
   02ED C7r00r02      [ 4]  442 	sta	(__mullong_PARM_2 + 2)
   02F0 B6*04         [ 3]  443 	lda	*___fsmul_sloc1_1_0
   02F2 C7r00r01      [ 4]  444 	sta	(__mullong_PARM_2 + 1)
   02F5 49            [ 1]  445 	rola
   02F6 4F            [ 1]  446 	clra
   02F7 A2 00         [ 2]  447 	sbc	#0
   02F9 C7r00r00      [ 4]  448 	sta	__mullong_PARM_2
   02FC CDr00r00      [ 5]  449 	jsr	__mullong
   02FF B7*07         [ 3]  450 	sta	*(___fsmul_sloc1_1_0 + 3)
   0301 BF*06         [ 3]  451 	stx	*(___fsmul_sloc1_1_0 + 2)
   0303 4E*00*05      [ 5]  452 	mov	*___SDCC_hc08_ret2,*(___fsmul_sloc1_1_0 + 1)
   0306 4E*00*04      [ 5]  453 	mov	*___SDCC_hc08_ret3,*___fsmul_sloc1_1_0
   0309 4E*06*07      [ 5]  454 	mov	*(___fsmul_sloc1_1_0 + 2),*(___fsmul_sloc1_1_0 + 3)
   030C 4E*05*06      [ 5]  455 	mov	*(___fsmul_sloc1_1_0 + 1),*(___fsmul_sloc1_1_0 + 2)
   030F B6*04         [ 3]  456 	lda	*___fsmul_sloc1_1_0
   0311 B7*05         [ 3]  457 	sta	*(___fsmul_sloc1_1_0 + 1)
   0313 6E 00*04      [ 4]  458 	mov	#0x00,*___fsmul_sloc1_1_0
   0316 45r00r10      [ 3]  459 	ldhx	#___fsmul_result_1_21
   0319 E6 03         [ 3]  460 	lda	3,x
   031B BB*07         [ 3]  461 	add	*(___fsmul_sloc1_1_0 + 3)
   031D E7 03         [ 3]  462 	sta	3,x
   031F E6 02         [ 3]  463 	lda	2,x
   0321 B9*06         [ 3]  464 	adc	*(___fsmul_sloc1_1_0 + 2)
   0323 E7 02         [ 3]  465 	sta	2,x
   0325 E6 01         [ 3]  466 	lda	1,x
   0327 B9*05         [ 3]  467 	adc	*(___fsmul_sloc1_1_0 + 1)
   0329 E7 01         [ 3]  468 	sta	1,x
   032B F6            [ 2]  469 	lda	,x
   032C B9*04         [ 3]  470 	adc	*___fsmul_sloc1_1_0
   032E F7            [ 2]  471 	sta	,x
                            472 ;../_fsmul.c:267: result += 0x40;
   032F 45r00r10      [ 3]  473 	ldhx	#___fsmul_result_1_21
   0332 E6 03         [ 3]  474 	lda	3,x
   0334 AB 40         [ 2]  475 	add	#0x40
   0336 E7 03         [ 3]  476 	sta	3,x
   0338 24 09         [ 3]  477 	bcc	00145$
   033A 6C 02         [ 4]  478 	inc	2,x
   033C 26 05         [ 3]  479 	bne	00145$
   033E 6C 01         [ 4]  480 	inc	1,x
   0340 26 01         [ 3]  481 	bne	00145$
   0342 7C            [ 3]  482 	inc	,x
   0343                     483 00145$:
                            484 ;../_fsmul.c:269: if (result & SIGNBIT)
   0343 4F            [ 1]  485 	clra
   0344 87            [ 2]  486 	psha
   0345 C6r00r13      [ 4]  487 	lda	(___fsmul_result_1_21 + 3)
   0348 A4 00         [ 2]  488 	and	#0x00
   034A 9E EA 01      [ 4]  489 	ora	1,s
   034D 9E E7 01      [ 4]  490 	sta	1,s
   0350 C6r00r12      [ 4]  491 	lda	(___fsmul_result_1_21 + 2)
   0353 A4 00         [ 2]  492 	and	#0x00
   0355 9E EA 01      [ 4]  493 	ora	1,s
   0358 9E E7 01      [ 4]  494 	sta	1,s
   035B C6r00r11      [ 4]  495 	lda	(___fsmul_result_1_21 + 1)
   035E A4 00         [ 2]  496 	and	#0x00
   0360 9E EA 01      [ 4]  497 	ora	1,s
   0363 9E E7 01      [ 4]  498 	sta	1,s
   0366 C6r00r10      [ 4]  499 	lda	___fsmul_result_1_21
   0369 A4 80         [ 2]  500 	and	#0x80
   036B 9E EA 01      [ 4]  501 	ora	1,s
   036E 9E E7 01      [ 4]  502 	sta	1,s
   0371 86            [ 2]  503 	pula
   0372 4D            [ 1]  504 	tsta
   0373 27 2C         [ 3]  505 	beq	00105$
                            506 ;../_fsmul.c:272: result += 0x40;
   0375 45r00r10      [ 3]  507 	ldhx	#___fsmul_result_1_21
   0378 E6 03         [ 3]  508 	lda	3,x
   037A AB 40         [ 2]  509 	add	#0x40
   037C E7 03         [ 3]  510 	sta	3,x
   037E 24 09         [ 3]  511 	bcc	00147$
   0380 6C 02         [ 4]  512 	inc	2,x
   0382 26 05         [ 3]  513 	bne	00147$
   0384 6C 01         [ 4]  514 	inc	1,x
   0386 26 01         [ 3]  515 	bne	00147$
   0388 7C            [ 3]  516 	inc	,x
   0389                     517 00147$:
                            518 ;../_fsmul.c:273: result >>= 8;
   0389 C6r00r12      [ 4]  519 	lda	(___fsmul_result_1_21 + 2)
   038C C7r00r13      [ 4]  520 	sta	(___fsmul_result_1_21 + 3)
   038F C6r00r11      [ 4]  521 	lda	(___fsmul_result_1_21 + 1)
   0392 C7r00r12      [ 4]  522 	sta	(___fsmul_result_1_21 + 2)
   0395 C6r00r10      [ 4]  523 	lda	___fsmul_result_1_21
   0398 C7r00r11      [ 4]  524 	sta	(___fsmul_result_1_21 + 1)
   039B 5F            [ 1]  525 	clrx
   039C CFr00r10      [ 4]  526 	stx	___fsmul_result_1_21
   039F 20 39         [ 3]  527 	bra	00106$
   03A1                     528 00105$:
                            529 ;../_fsmul.c:277: result >>= 7;
   03A1 C6r00r13      [ 4]  530 	lda	(___fsmul_result_1_21 + 3)
   03A4 CEr00r12      [ 4]  531 	ldx	(___fsmul_result_1_21 + 2)
   03A7 48            [ 1]  532 	lsla
   03A8 9F            [ 1]  533 	txa
   03A9 49            [ 1]  534 	rola
   03AA 5F            [ 1]  535 	clrx
   03AB 59            [ 1]  536 	rolx
   03AC C7r00r13      [ 4]  537 	sta	(___fsmul_result_1_21 + 3)
   03AF CFr00r12      [ 4]  538 	stx	(___fsmul_result_1_21 + 2)
   03B2 C6r00r11      [ 4]  539 	lda	(___fsmul_result_1_21 + 1)
   03B5 48            [ 1]  540 	lsla	
   03B6 CAr00r12      [ 4]  541 	ora	(___fsmul_result_1_21 + 2)
   03B9 C7r00r12      [ 4]  542 	sta	(___fsmul_result_1_21 + 2)
   03BC C6r00r11      [ 4]  543 	lda	(___fsmul_result_1_21 + 1)
   03BF CEr00r10      [ 4]  544 	ldx	___fsmul_result_1_21
   03C2 48            [ 1]  545 	lsla
   03C3 9F            [ 1]  546 	txa
   03C4 49            [ 1]  547 	rola
   03C5 5F            [ 1]  548 	clrx
   03C6 59            [ 1]  549 	rolx
   03C7 C7r00r11      [ 4]  550 	sta	(___fsmul_result_1_21 + 1)
   03CA CFr00r10      [ 4]  551 	stx	___fsmul_result_1_21
                            552 ;../_fsmul.c:278: exp--;
   03CD 45r00r14      [ 3]  553 	ldhx	#___fsmul_exp_1_21
   03D0 E6 01         [ 3]  554 	lda	1,x
   03D2 A0 01         [ 2]  555 	sub	#0x01
   03D4 E7 01         [ 3]  556 	sta	1,x
   03D6 F6            [ 2]  557 	lda	,x
   03D7 A2 00         [ 2]  558 	sbc	#0
   03D9 F7            [ 2]  559 	sta	,x
   03DA                     560 00106$:
                            561 ;../_fsmul.c:281: result &= ~HIDDEN;
   03DA C6r00r13      [ 4]  562 	lda	(___fsmul_result_1_21 + 3)
   03DD C7r00r13      [ 4]  563 	sta	(___fsmul_result_1_21 + 3)
   03E0 C6r00r12      [ 4]  564 	lda	(___fsmul_result_1_21 + 2)
   03E3 C7r00r12      [ 4]  565 	sta	(___fsmul_result_1_21 + 2)
   03E6 C6r00r11      [ 4]  566 	lda	(___fsmul_result_1_21 + 1)
   03E9 A4 7F         [ 2]  567 	and	#0x7F
   03EB C7r00r11      [ 4]  568 	sta	(___fsmul_result_1_21 + 1)
   03EE C6r00r10      [ 4]  569 	lda	___fsmul_result_1_21
   03F1 C7r00r10      [ 4]  570 	sta	___fsmul_result_1_21
                            571 ;../_fsmul.c:284: if (exp >= 0x100)
   03F4 C6r00r15      [ 4]  572 	lda	(___fsmul_exp_1_21 + 1)
   03F7 A0 00         [ 2]  573 	sub	#0x00
   03F9 C6r00r14      [ 4]  574 	lda	___fsmul_exp_1_21
   03FC A2 01         [ 2]  575 	sbc	#0x01
   03FE 91 38         [ 3]  576 	blt	00111$
                            577 ;../_fsmul.c:285: fl1.l = (sign ? SIGNBIT : 0) | __INFINITY;
   0400 C6r00r16      [ 4]  578 	lda	___fsmul_sign_1_21
   0403 27 0A         [ 3]  579 	beq	00115$
   0405 45 80 00      [ 3]  580 	ldhx	#0x8000
   0408 35*04         [ 4]  581 	sthx	*___fsmul_sloc1_1_0
   040A 8C            [ 1]  582 	clrh
   040B 35*06         [ 4]  583 	sthx	*(___fsmul_sloc1_1_0 + 2)
   040D 20 06         [ 3]  584 	bra	00116$
   040F                     585 00115$:
   040F 8C            [ 1]  586 	clrh
   0410 5F            [ 1]  587 	clrx
   0411 35*04         [ 4]  588 	sthx	*___fsmul_sloc1_1_0
   0413 35*06         [ 4]  589 	sthx	*(___fsmul_sloc1_1_0 + 2)
   0415                     590 00116$:
   0415 B6*05         [ 3]  591 	lda	*(___fsmul_sloc1_1_0 + 1)
   0417 AA 80         [ 2]  592 	ora	#0x80
   0419 B7*05         [ 3]  593 	sta	*(___fsmul_sloc1_1_0 + 1)
   041B B6*04         [ 3]  594 	lda	*___fsmul_sloc1_1_0
   041D AA 7F         [ 2]  595 	ora	#0x7F
   041F B7*04         [ 3]  596 	sta	*___fsmul_sloc1_1_0
   0421 B6*04         [ 3]  597 	lda	*___fsmul_sloc1_1_0
   0423 C7r00r08      [ 4]  598 	sta	___fsmul_fl1_1_21
   0426 B6*05         [ 3]  599 	lda	*(___fsmul_sloc1_1_0 + 1)
   0428 C7r00r09      [ 4]  600 	sta	(___fsmul_fl1_1_21 + 1)
   042B B6*06         [ 3]  601 	lda	*(___fsmul_sloc1_1_0 + 2)
   042D C7r00r0A      [ 4]  602 	sta	(___fsmul_fl1_1_21 + 2)
   0430 B6*07         [ 3]  603 	lda	*(___fsmul_sloc1_1_0 + 3)
   0432 C7r00r0B      [ 4]  604 	sta	(___fsmul_fl1_1_21 + 3)
   0435 CCr04rD6      [ 3]  605 	jmp	00112$
   0438                     606 00111$:
                            607 ;../_fsmul.c:286: else if (exp < 0)
   0438 C6r00r15      [ 4]  608 	lda	(___fsmul_exp_1_21 + 1)
   043B A0 00         [ 2]  609 	sub	#0x00
   043D C6r00r14      [ 4]  610 	lda	___fsmul_exp_1_21
   0440 A2 00         [ 2]  611 	sbc	#0x00
   0442 90 10         [ 3]  612 	bge	00108$
                            613 ;../_fsmul.c:287: fl1.l = 0;
   0444 4F            [ 1]  614 	clra
   0445 C7r00r08      [ 4]  615 	sta	___fsmul_fl1_1_21
   0448 C7r00r09      [ 4]  616 	sta	(___fsmul_fl1_1_21 + 1)
   044B C7r00r0A      [ 4]  617 	sta	(___fsmul_fl1_1_21 + 2)
   044E C7r00r0B      [ 4]  618 	sta	(___fsmul_fl1_1_21 + 3)
   0451 CCr04rD6      [ 3]  619 	jmp	00112$
   0454                     620 00108$:
                            621 ;../_fsmul.c:289: fl1.l = PACK (sign ? SIGNBIT : 0 , exp, result);
   0454 C6r00r16      [ 4]  622 	lda	___fsmul_sign_1_21
   0457 27 0A         [ 3]  623 	beq	00117$
   0459 45 80 00      [ 3]  624 	ldhx	#0x8000
   045C 35*04         [ 4]  625 	sthx	*___fsmul_sloc1_1_0
   045E 8C            [ 1]  626 	clrh
   045F 35*06         [ 4]  627 	sthx	*(___fsmul_sloc1_1_0 + 2)
   0461 20 06         [ 3]  628 	bra	00118$
   0463                     629 00117$:
   0463 8C            [ 1]  630 	clrh
   0464 5F            [ 1]  631 	clrx
   0465 35*04         [ 4]  632 	sthx	*___fsmul_sloc1_1_0
   0467 35*06         [ 4]  633 	sthx	*(___fsmul_sloc1_1_0 + 2)
   0469                     634 00118$:
   0469 C6r00r15      [ 4]  635 	lda	(___fsmul_exp_1_21 + 1)
   046C B7*03         [ 3]  636 	sta	*(___fsmul_sloc0_1_0 + 3)
   046E C6r00r14      [ 4]  637 	lda	___fsmul_exp_1_21
   0471 B7*02         [ 3]  638 	sta	*(___fsmul_sloc0_1_0 + 2)
   0473 49            [ 1]  639 	rola	
   0474 4F            [ 1]  640 	clra	
   0475 A2 00         [ 2]  641 	sbc	#0x00
   0477 B7*01         [ 3]  642 	sta	*(___fsmul_sloc0_1_0 + 1)
   0479 B7*00         [ 3]  643 	sta	*___fsmul_sloc0_1_0
   047B B6*03         [ 3]  644 	lda	*(___fsmul_sloc0_1_0 + 3)
   047D BE*02         [ 3]  645 	ldx	*(___fsmul_sloc0_1_0 + 2)
   047F 54            [ 1]  646 	lsrx
   0480 46            [ 1]  647 	rora
   0481 97            [ 1]  648 	tax
   0482 4F            [ 1]  649 	clra
   0483 46            [ 1]  650 	rora
   0484 B7*01         [ 3]  651 	sta	*(___fsmul_sloc0_1_0 + 1)
   0486 BF*00         [ 3]  652 	stx	*___fsmul_sloc0_1_0
   0488 6E 00*03      [ 4]  653 	mov	#0x00,*(___fsmul_sloc0_1_0 + 3)
   048B 6E 00*02      [ 4]  654 	mov	#0x00,*(___fsmul_sloc0_1_0 + 2)
   048E B6*07         [ 3]  655 	lda	*(___fsmul_sloc1_1_0 + 3)
   0490 BA*03         [ 3]  656 	ora	*(___fsmul_sloc0_1_0 + 3)
   0492 B7*07         [ 3]  657 	sta	*(___fsmul_sloc1_1_0 + 3)
   0494 B6*06         [ 3]  658 	lda	*(___fsmul_sloc1_1_0 + 2)
   0496 BA*02         [ 3]  659 	ora	*(___fsmul_sloc0_1_0 + 2)
   0498 B7*06         [ 3]  660 	sta	*(___fsmul_sloc1_1_0 + 2)
   049A B6*05         [ 3]  661 	lda	*(___fsmul_sloc1_1_0 + 1)
   049C BA*01         [ 3]  662 	ora	*(___fsmul_sloc0_1_0 + 1)
   049E B7*05         [ 3]  663 	sta	*(___fsmul_sloc1_1_0 + 1)
   04A0 B6*04         [ 3]  664 	lda	*___fsmul_sloc1_1_0
   04A2 BA*00         [ 3]  665 	ora	*___fsmul_sloc0_1_0
   04A4 B7*04         [ 3]  666 	sta	*___fsmul_sloc1_1_0
   04A6 B6*07         [ 3]  667 	lda	*(___fsmul_sloc1_1_0 + 3)
   04A8 CAr00r13      [ 4]  668 	ora	(___fsmul_result_1_21 + 3)
   04AB B7*07         [ 3]  669 	sta	*(___fsmul_sloc1_1_0 + 3)
   04AD B6*06         [ 3]  670 	lda	*(___fsmul_sloc1_1_0 + 2)
   04AF CAr00r12      [ 4]  671 	ora	(___fsmul_result_1_21 + 2)
   04B2 B7*06         [ 3]  672 	sta	*(___fsmul_sloc1_1_0 + 2)
   04B4 B6*05         [ 3]  673 	lda	*(___fsmul_sloc1_1_0 + 1)
   04B6 CAr00r11      [ 4]  674 	ora	(___fsmul_result_1_21 + 1)
   04B9 B7*05         [ 3]  675 	sta	*(___fsmul_sloc1_1_0 + 1)
   04BB B6*04         [ 3]  676 	lda	*___fsmul_sloc1_1_0
   04BD CAr00r10      [ 4]  677 	ora	___fsmul_result_1_21
   04C0 B7*04         [ 3]  678 	sta	*___fsmul_sloc1_1_0
   04C2 B6*04         [ 3]  679 	lda	*___fsmul_sloc1_1_0
   04C4 C7r00r08      [ 4]  680 	sta	___fsmul_fl1_1_21
   04C7 B6*05         [ 3]  681 	lda	*(___fsmul_sloc1_1_0 + 1)
   04C9 C7r00r09      [ 4]  682 	sta	(___fsmul_fl1_1_21 + 1)
   04CC B6*06         [ 3]  683 	lda	*(___fsmul_sloc1_1_0 + 2)
   04CE C7r00r0A      [ 4]  684 	sta	(___fsmul_fl1_1_21 + 2)
   04D1 B6*07         [ 3]  685 	lda	*(___fsmul_sloc1_1_0 + 3)
   04D3 C7r00r0B      [ 4]  686 	sta	(___fsmul_fl1_1_21 + 3)
   04D6                     687 00112$:
                            688 ;../_fsmul.c:290: return (fl1.f);
   04D6 C6r00r08      [ 4]  689 	lda	___fsmul_fl1_1_21
   04D9 B7*04         [ 3]  690 	sta	*___fsmul_sloc1_1_0
   04DB C6r00r09      [ 4]  691 	lda	(___fsmul_fl1_1_21 + 1)
   04DE B7*05         [ 3]  692 	sta	*(___fsmul_sloc1_1_0 + 1)
   04E0 C6r00r0A      [ 4]  693 	lda	(___fsmul_fl1_1_21 + 2)
   04E3 B7*06         [ 3]  694 	sta	*(___fsmul_sloc1_1_0 + 2)
   04E5 C6r00r0B      [ 4]  695 	lda	(___fsmul_fl1_1_21 + 3)
   04E8 B7*07         [ 3]  696 	sta	*(___fsmul_sloc1_1_0 + 3)
   04EA 4E*04*00      [ 5]  697 	mov	*___fsmul_sloc1_1_0,*___SDCC_hc08_ret3
   04ED 4E*05*00      [ 5]  698 	mov	*(___fsmul_sloc1_1_0 + 1),*___SDCC_hc08_ret2
   04F0 BE*06         [ 3]  699 	ldx	*(___fsmul_sloc1_1_0 + 2)
   04F2 B6*07         [ 3]  700 	lda	*(___fsmul_sloc1_1_0 + 3)
   04F4 81            [ 4]  701 	rts
                            702 	.area CSEG    (CODE)
                            703 	.area CONST   (CODE)
                            704 	.area XINIT   (CODE)
                            705 	.area CABS    (ABS,CODE)
