MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


                                          1         include "float.i"
                                          1 *******************************************************************************
                                          2 *
                                          3 *       $Header:
                                          4 *
                                          5 *******************************************************************************
                                          6
0000'                                     7         section mathieeedoubbas
                                          8         xref    do_trapv
                                          9         xref    do_div0
                                         10
                                         11 ;ALLOW_TRAPS    equ 1
                                         12
                                         13 ;       overflow trap
                                         14 fptrap  macro
                                         15 ;       overfloat trap
                                         16         ifd ALLOW_TRAPS
                                         17                 ifeq \1-2
                                         18                         bsr     do_trapv
                                         19                 endc
                                         20 ;               underfloat is ignored
                                         21                 ifeq \1-1
                                         22                 endc
                                         23 ; divide by zero
                                         24                 ifeq \1-3
                                         25                         bsr     do_div0
                                         26                 endc
                                         27 ; indefinate trap
                                         28                 ifeq \1-4
                                         29 ;                       bsr     do_trapv
                                         30                 endc
                                         31                 ifne \1-4
                                         32                         ifne \1-1
                                         33                                 ifne \1-2
                                         34                                         ifne \1-3
                                         35                                                 fail
                                         36                                         endc
                                         37                                 endc
                                         38                         endc
                                         39                 endc
                                         40         endc
                                         41         endm
                                         42
                                         43 sdebug  macro
                                         44 ;       move.l  \1,-(sp)
                                         45 ;       move.l  \2,-(sp)
                                         46 ;       addq.l  #8,sp
                                         47         endm
                                         48
                                          2         xref    _CXNRM5         ; Long normalize
                                          3         xdef    MIIEEEDPFlt
0000'                                     4 MIIEEEDPFlt:
0000'      48E7  3C00                     5         movem.l d2-d5,-(a7)     ; Save d2-d5
0004'      7800                           6         moveq   #0,d4           ; Set result sign
0006'      7200                           7         moveq   #0,d1           ; Clear LSB mantissa
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


0008'      4A80                           8         tst.l   d0              ; Test operand
000A'      672E                           9         beq.s   itod3           ; - zero
000C'      6A06                          10         bpl.s   itod1           ; - positive
000E'      383C  8000                    11         move.w  #$8000,d4       ; Set sign negative
0012'      4480                          12         neg.l   d0              ; Make mantissa positive
0014'                                    13 itod1:
0014'      0C80  0020  0000              14         cmp.l   #$200000,d0     ; Need to denormalize 16 bits?
001A'      640E                          15         bcc.s   itod2           ; - no
001C'      3A3C  4120                    16         move.w  #$4120,d5       ; Set exponent
0020'      6100  0000                    17         bsr     _CXNRM5         ; Normalize
                                         18
0024'      4CDF  003C                    19         movem.l (a7)+,d2-d5     ; Restore d2-d5
0028'      4E75                          20         rts
002A'                                    21 itod2:
002A'      3200                          22         move.w  d0,d1           ; Shift into position
002C'      4240                          23         clr.w   d0
002E'      4840                          24         swap    d0
0030'      4841                          25         swap    d1
0032'      3A3C  4220                    26         move.w  #$4220,d5       ; Set exponent
0036'      6100  0000                    27         bsr     _CXNRM5         ; Normalize
003A'                                    28 itod3:
003A'      4CDF  003C                    29         movem.l (a7)+,d2-d5     ; Restore d2-d5
003E'      4E75                          30         rts
                                         31         end



No errors found in this Assembly
