Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  3 20:22:19 2024
| Host         : Zenbook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             135 |           71 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           11 |
| Yes          | No                    | Yes                    |             101 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk1/inst/clk_out1 | t1/u1/r1/data[7]_i_1_n_0        |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/p_0_in[0]              |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/p_0_in[3]              |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/p_0_in[2]              |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/p_0_in[6]              |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/p_0_in[1]              |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/p_0_in[4]              |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/p_0_in[5]              |                  |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/t1/tx_o_i_1_n_0           | t1/mt1/fd1/AR[0] |                1 |              1 |         1.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/bit_counter[3]_i_1_n_0 | t1/mt1/fd1/AR[0] |                2 |              4 |         2.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/gpio_t[7]_i_1_n_0      |                  |                3 |              8 |         2.67 |
|  clk1/inst/clk_out1 | t1/u1/r1/rx_data_o[7]_i_1_n_0   | t1/mt1/fd1/AR[0] |                3 |              8 |         2.67 |
|  clk1/inst/clk_out1 | t1/u1/t1/shr_0                  | t1/mt1/fd1/AR[0] |                2 |              8 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/inst_d_o_reg[4]_0[0] | t1/mt1/fd1/AR[0] |                8 |             16 |         2.00 |
|  clk1/inst/clk_out1 | t1/u1/r1/clk_counter_0          | t1/mt1/fd1/AR[0] |                5 |             16 |         3.20 |
|  clk1/inst/clk_out1 | t1/u1/t1/t_counter_1            | t1/mt1/fd1/AR[0] |                5 |             16 |         3.20 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/E[0]                 | t1/mt1/fd1/AR[0] |               17 |             32 |         1.88 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_7       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/inst_d_o_reg[13]_3   |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/inst_d_o_reg[13]_0   |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/inst_d_o_reg[13]_1   |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/inst_d_o_reg[13]_2   |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_0       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_8       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[10]_0       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_5       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[10]_2       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_3       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_4       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_1       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_2       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[10]_1       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/pc_o_reg[11]_6       |                  |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1 | t1/mt1/fd1/regfile_wen_i        |                  |               11 |             88 |         8.00 |
|  clk1/inst/clk_out1 |                                 | t1/mt1/fd1/AR[0] |               71 |            135 |         1.90 |
+---------------------+---------------------------------+------------------+------------------+----------------+--------------+


