<!doctype html>
<head>
<meta charset="utf-8">
<title>Undocumented interfaces</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="interfaces.html">5 Interfaces</a>
<a href="haps-chapter.html">6 Haps</a>
</div>
<div class="path">
<a href="index.html">RISC-V CPU Reference Manual</a>
&nbsp;/&nbsp;
<a href="interfaces.html">5 Interfaces</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="Undocumented-interfaces">Undocumented interfaces</a></h1>
<p>

</p><p><a name="__rm_interface_callback_info"></a>
</p><p><a name="__rm_interface_concurrency_group"></a>
</p><p><a name="__rm_interface_concurrency_mode"></a>
</p><p><a name="__rm_interface_conf_object"></a>
</p><p><a name="__rm_interface_context_handler"></a>
</p><p><a name="__rm_interface_cpu_cached_instruction"></a>
</p><p><a name="__rm_interface_cpu_cached_instruction_once"></a>
</p><p><a name="__rm_interface_cpu_cached_stream"></a>
</p><p><a name="__rm_interface_cpu_exception_query"></a>
</p><p><a name="__rm_interface_cpu_instruction_decoder"></a>
</p><p><a name="__rm_interface_cpu_instruction_query"></a>
</p><p><a name="__rm_interface_cpu_instrumentation_stream"></a>
</p><p><a name="__rm_interface_cpu_instrumentation_subscribe"></a>
</p><p><a name="__rm_interface_cpu_memory_query"></a>
</p><p><a name="__rm_interface_cycle"></a>
</p><p><a name="__rm_interface_decoder"></a>
</p><p><a name="__rm_interface_describe_registers"></a>
</p><p><a name="__rm_interface_direct_memory_update"></a>
</p><p><a name="__rm_interface_event_delta"></a>
</p><p><a name="__rm_interface_exception"></a>
</p><p><a name="__rm_interface_exec_trace"></a>
</p><p><a name="__rm_interface_execute"></a>
</p><p><a name="__rm_interface_execute_control"></a>
</p><p><a name="__rm_interface_freerun"></a>
</p><p><a name="__rm_interface_frequency"></a>
</p><p><a name="__rm_interface_frequency_listener"></a>
</p><p><a name="__rm_interface_icode"></a>
</p><p><a name="__rm_interface_instruction_fetch"></a>
</p><p><a name="__rm_interface_instrumentation_order"></a>
</p><p><a name="__rm_interface_int_register"></a>
</p><p><a name="__rm_interface_internal_cached_instruction"></a>
</p><p><a name="__rm_interface_jit_control"></a>
</p><p><a name="__rm_interface_log_object"></a>
</p><p><a name="__rm_interface_opcode_info"></a>
</p><p><a name="__rm_interface_probe_index"></a>
</p><p><a name="__rm_interface_probe_subscribe"></a>
</p><p><a name="__rm_interface_processor_cli"></a>
</p><p><a name="__rm_interface_processor_gui"></a>
</p><p><a name="__rm_interface_processor_info"></a>
</p><p><a name="__rm_interface_processor_info_v2"></a>
</p><p><a name="__rm_interface_processor_internal"></a>
</p><p><a name="__rm_interface_register_breakpoint"></a>
</p><p><a name="__rm_interface_riscv_coprocessor"></a>
</p><p><a name="__rm_interface_save_state"></a>
</p><p><a name="__rm_interface_simple_dispatcher"></a>
</p><p><a name="__rm_interface_simulator_cache"></a>
</p><p><a name="__rm_interface_stall"></a>
</p><p><a name="__rm_interface_stc"></a>
</p><p><a name="__rm_interface_step"></a>
</p><p><a name="__rm_interface_step_cycle_ratio"></a>
</p><p><a name="__rm_interface_step_event_instrumentation"></a>
</p><p><a name="__rm_interface_step_info"></a>
</p><p><a name="__rm_interface_virtual_data_breakpoint"></a>
</p><p><a name="__rm_interface_virtual_instruction_breakpoint"></a>
The following interfaces are used by this package, but defined by other packages:<br>
<code>callback_info</code>, <code>concurrency_group</code>, <code>concurrency_mode</code>, <code>conf_object</code>, <code>context_handler</code>, <code>cpu_cached_instruction</code>, <code>cpu_cached_instruction_once</code>, <code>cpu_cached_stream</code>, <code>cpu_exception_query</code>, <code>cpu_instruction_decoder</code>, <code>cpu_instruction_query</code>, <code>cpu_instrumentation_stream</code>, <code>cpu_instrumentation_subscribe</code>, <code>cpu_memory_query</code>, <code>cycle</code>, <code>decoder</code>, <code>describe_registers</code>, <code>direct_memory_update</code>, <code>event_delta</code>, <code>exception</code>, <code>exec_trace</code>, <code>execute</code>, <code>execute_control</code>, <code>freerun</code>, <code>frequency</code>, <code>frequency_listener</code>, <code>icode</code>, <code>instruction_fetch</code>, <code>instrumentation_order</code>, <code>int_register</code>, <code>internal_cached_instruction</code>, <code>jit_control</code>, <code>log_object</code>, <code>opcode_info</code>, <code>probe_index</code>, <code>probe_subscribe</code>, <code>processor_cli</code>, <code>processor_gui</code>, <code>processor_info</code>, <code>processor_info_v2</code>, <code>processor_internal</code>, <code>register_breakpoint</code>, <code>riscv_coprocessor</code>, <code>save_state</code>, <code>simple_dispatcher</code>, <code>simulator_cache</code>, <code>stall</code>, <code>stc</code>, <code>step</code>, <code>step_cycle_ratio</code>, <code>step_event_instrumentation</code>, <code>step_info</code>, <code>virtual_data_breakpoint</code>, <code>virtual_instruction_breakpoint</code>
</p>
<div class="chain">
<a href="interfaces.html">5 Interfaces</a>
<a href="haps-chapter.html">6 Haps</a>
</div>