

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1'
================================================================
* Date:           Thu May  9 19:06:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        2|     6146|  6.666 ns|  20.485 us|    2|  6146|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_632_1  |        0|     6144|         3|          3|          3|  0 ~ 2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pix_28 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 7 'alloca' 'pix_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pix_29 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 8 'alloca' 'pix_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pix_30 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 9 'alloca' 'pix_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_31 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 10 'alloca' 'pix_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pix_32 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 11 'alloca' 'pix_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pix_33 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 12 'alloca' 'pix_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_34 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 13 'alloca' 'pix_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pix_35 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 14 'alloca' 'pix_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pix_36 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 15 'alloca' 'pix_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pix_37 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 16 'alloca' 'pix_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pix_38 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 17 'alloca' 'pix_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pix_39 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 18 'alloca' 'pix_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sub40_cast_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_sub40_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sub40_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub40_cast"   --->   Operation 22 'read' 'sub40_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_icmp_ln620_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_icmp_ln620_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln620_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln620"   --->   Operation 24 'read' 'icmp_ln620_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicCE_to_trunc_ln616_2_read = muxlogic"   --->   Operation 25 'muxlogic' 'muxLogicCE_to_trunc_ln616_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln616_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln616_2"   --->   Operation 26 'read' 'trunc_ln616_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_pix_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pix_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix"   --->   Operation 28 'read' 'pix_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_1_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_pix_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pix_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_1"   --->   Operation 30 'read' 'pix_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_2_read = muxlogic"   --->   Operation 31 'muxlogic' 'muxLogicCE_to_pix_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pix_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_2"   --->   Operation 32 'read' 'pix_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_3_read = muxlogic"   --->   Operation 33 'muxlogic' 'muxLogicCE_to_pix_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pix_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_3"   --->   Operation 34 'read' 'pix_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_4_read = muxlogic"   --->   Operation 35 'muxlogic' 'muxLogicCE_to_pix_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pix_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_4"   --->   Operation 36 'read' 'pix_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_5_read = muxlogic"   --->   Operation 37 'muxlogic' 'muxLogicCE_to_pix_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pix_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_5"   --->   Operation 38 'read' 'pix_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_6_read = muxlogic"   --->   Operation 39 'muxlogic' 'muxLogicCE_to_pix_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pix_6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_6"   --->   Operation 40 'read' 'pix_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_7_read = muxlogic"   --->   Operation 41 'muxlogic' 'muxLogicCE_to_pix_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pix_7_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_7"   --->   Operation 42 'read' 'pix_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_8_read = muxlogic"   --->   Operation 43 'muxlogic' 'muxLogicCE_to_pix_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pix_8_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_8"   --->   Operation 44 'read' 'pix_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_9_read = muxlogic"   --->   Operation 45 'muxlogic' 'muxLogicCE_to_pix_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pix_9_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_9"   --->   Operation 46 'read' 'pix_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_10_read = muxlogic"   --->   Operation 47 'muxlogic' 'muxLogicCE_to_pix_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pix_10_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_10"   --->   Operation 48 'read' 'pix_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_11_read = muxlogic"   --->   Operation 49 'muxlogic' 'muxLogicCE_to_pix_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pix_11_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_11"   --->   Operation 50 'read' 'pix_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sub40_cast_cast = sext i12 %sub40_cast_read"   --->   Operation 51 'sext' 'sub40_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_11_read"   --->   Operation 55 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_39"   --->   Operation 56 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_11_read, i10 %pix_39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 57 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_10_read"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_38"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_10_read, i10 %pix_38" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 60 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_9_read"   --->   Operation 61 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_37"   --->   Operation 62 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_9_read, i10 %pix_37" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 63 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_8_read"   --->   Operation 64 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_36"   --->   Operation 65 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_8_read, i10 %pix_36" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 66 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_7_read"   --->   Operation 67 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_35"   --->   Operation 68 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_7_read, i10 %pix_35" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 69 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_6_read"   --->   Operation 70 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_34"   --->   Operation 71 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_6_read, i10 %pix_34" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 72 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_5_read"   --->   Operation 73 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_33"   --->   Operation 74 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_5_read, i10 %pix_33" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 75 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_4_read"   --->   Operation 76 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_32"   --->   Operation 77 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_4_read, i10 %pix_32" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 78 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_3_read"   --->   Operation 79 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_31"   --->   Operation 80 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_3_read, i10 %pix_31" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 81 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_2_read"   --->   Operation 82 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_30"   --->   Operation 83 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_2_read, i10 %pix_30" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 84 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_1_read"   --->   Operation 85 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_29"   --->   Operation 86 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_1_read, i10 %pix_29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 87 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_read"   --->   Operation 88 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_28"   --->   Operation 89 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_read, i10 %pix_28" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 90 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln632 = muxlogic i12 0"   --->   Operation 91 'muxlogic' 'muxLogicData_to_store_ln632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln632 = muxlogic i12 %x"   --->   Operation 92 'muxlogic' 'muxLogicAddr_to_store_ln632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.41ns)   --->   "%store_ln632 = store i12 0, i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 93 'store' 'store_ln632' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_635_2"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_x_5 = muxlogic i12 %x"   --->   Operation 95 'muxlogic' 'MuxLogicAddr_to_x_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%x_5 = load i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 96 'load' 'x_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_306 = muxlogic i10 %pix_28"   --->   Operation 97 'muxlogic' 'MuxLogicAddr_to_pix_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%pix_306 = load i10 %pix_28"   --->   Operation 98 'load' 'pix_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_307 = muxlogic i10 %pix_29"   --->   Operation 99 'muxlogic' 'MuxLogicAddr_to_pix_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%pix_307 = load i10 %pix_29"   --->   Operation 100 'load' 'pix_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_308 = muxlogic i10 %pix_30"   --->   Operation 101 'muxlogic' 'MuxLogicAddr_to_pix_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%pix_308 = load i10 %pix_30"   --->   Operation 102 'load' 'pix_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_309 = muxlogic i10 %pix_31"   --->   Operation 103 'muxlogic' 'MuxLogicAddr_to_pix_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%pix_309 = load i10 %pix_31"   --->   Operation 104 'load' 'pix_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_310 = muxlogic i10 %pix_32"   --->   Operation 105 'muxlogic' 'MuxLogicAddr_to_pix_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%pix_310 = load i10 %pix_32"   --->   Operation 106 'load' 'pix_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_311 = muxlogic i10 %pix_33"   --->   Operation 107 'muxlogic' 'MuxLogicAddr_to_pix_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%pix_311 = load i10 %pix_33"   --->   Operation 108 'load' 'pix_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_312 = muxlogic i10 %pix_34"   --->   Operation 109 'muxlogic' 'MuxLogicAddr_to_pix_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%pix_312 = load i10 %pix_34"   --->   Operation 110 'load' 'pix_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_313 = muxlogic i10 %pix_35"   --->   Operation 111 'muxlogic' 'MuxLogicAddr_to_pix_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%pix_313 = load i10 %pix_35"   --->   Operation 112 'load' 'pix_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_314 = muxlogic i10 %pix_36"   --->   Operation 113 'muxlogic' 'MuxLogicAddr_to_pix_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%pix_314 = load i10 %pix_36"   --->   Operation 114 'load' 'pix_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_315 = muxlogic i10 %pix_37"   --->   Operation 115 'muxlogic' 'MuxLogicAddr_to_pix_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%pix_315 = load i10 %pix_37"   --->   Operation 116 'load' 'pix_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_316 = muxlogic i10 %pix_38"   --->   Operation 117 'muxlogic' 'MuxLogicAddr_to_pix_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%pix_316 = load i10 %pix_38"   --->   Operation 118 'load' 'pix_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_317 = muxlogic i10 %pix_39"   --->   Operation 119 'muxlogic' 'MuxLogicAddr_to_pix_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%pix_317 = load i10 %pix_39"   --->   Operation 120 'load' 'pix_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.81ns)   --->   "%x_6 = add i12 %x_5, i12 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 121 'add' 'x_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047"   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.81ns)   --->   "%icmp_ln632 = icmp_eq  i12 %x_5, i12 %trunc_ln616_2_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 123 'icmp' 'icmp_ln632' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln632 = br i1 %icmp_ln632, void %VITIS_LOOP_635_2.split, void %for.inc76.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 124 'br' 'br_ln632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln632 = zext i12 %x_5" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 125 'zext' 'zext_ln632' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln634 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:634]   --->   Operation 126 'specpipeline' 'specpipeline_ln634' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln632 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 127 'specloopname' 'specloopname_ln632' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.81ns)   --->   "%cmp41 = icmp_slt  i13 %zext_ln632, i13 %sub40_cast_cast" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 128 'icmp' 'cmp41' <Predicate = (!icmp_ln632)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln637)   --->   "%or_ln637_2 = or i1 %icmp_ln620_read, i1 %tmp" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:637]   --->   Operation 129 'or' 'or_ln637_2' <Predicate = (!icmp_ln632)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.30ns) (out node of the LUT)   --->   "%or_ln637 = or i1 %or_ln637_2, i1 %cmp41" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:637]   --->   Operation 130 'or' 'or_ln637' <Predicate = (!icmp_ln632)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.40ns)   --->   "%br_ln637 = br i1 %or_ln637, void %for.inc, void %if.then44" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:637]   --->   Operation 131 'br' 'br_ln637' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_317"   --->   Operation 251 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_39_out"   --->   Operation 252 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_317, i10 %pix_39_out"   --->   Operation 253 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_316"   --->   Operation 254 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_38_out"   --->   Operation 255 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_316, i10 %pix_38_out"   --->   Operation 256 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_315"   --->   Operation 257 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_37_out"   --->   Operation 258 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_315, i10 %pix_37_out"   --->   Operation 259 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_314"   --->   Operation 260 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_36_out"   --->   Operation 261 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_314, i10 %pix_36_out"   --->   Operation 262 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_313"   --->   Operation 263 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_35_out"   --->   Operation 264 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_313, i10 %pix_35_out"   --->   Operation 265 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_312"   --->   Operation 266 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_34_out"   --->   Operation 267 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_312, i10 %pix_34_out"   --->   Operation 268 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_311"   --->   Operation 269 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_33_out"   --->   Operation 270 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_311, i10 %pix_33_out"   --->   Operation 271 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_310"   --->   Operation 272 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_32_out"   --->   Operation 273 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_310, i10 %pix_32_out"   --->   Operation 274 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_309"   --->   Operation 275 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_31_out"   --->   Operation 276 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_309, i10 %pix_31_out"   --->   Operation 277 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_308"   --->   Operation 278 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_30_out"   --->   Operation 279 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_308, i10 %pix_30_out"   --->   Operation 280 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_307"   --->   Operation 281 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_29_out"   --->   Operation 282 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_307, i10 %pix_29_out"   --->   Operation 283 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_306"   --->   Operation 284 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_28_out"   --->   Operation 285 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_306, i10 %pix_28_out"   --->   Operation 286 'store' 'store_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 287 'ret' 'ret_ln0' <Predicate = (icmp_ln632)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read = muxlogic"   --->   Operation 132 'muxlogic' 'muxLogicCE_to_img_read' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.85ns)   --->   "%img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 133 'read' 'img_read' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%pix_318 = trunc i120 %img_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 134 'trunc' 'pix_318' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%pix_92 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 135 'partselect' 'pix_92' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%pix_93 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 20, i32 29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 136 'partselect' 'pix_93' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%pix_94 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 137 'partselect' 'pix_94' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%pix_95 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 138 'partselect' 'pix_95' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%pix_96 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 50, i32 59" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 139 'partselect' 'pix_96' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%pix_97 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 140 'partselect' 'pix_97' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%pix_98 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 141 'partselect' 'pix_98' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%pix_99 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 80, i32 89" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 142 'partselect' 'pix_99' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%pix_108 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 143 'partselect' 'pix_108' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%pix_109 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 144 'partselect' 'pix_109' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%pix_110 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 110, i32 119" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 145 'partselect' 'pix_110' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.40ns)   --->   "%br_ln638 = br void %for.inc" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 146 'br' 'br_ln638' <Predicate = (!icmp_ln632 & or_ln637)> <Delay = 0.40>
ST_3 : Operation 147 [1/1] (0.30ns)   --->   "%or_ln637_1 = or i1 %cmp41, i1 %icmp_ln620_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:637]   --->   Operation 147 'or' 'or_ln637_1' <Predicate = (!icmp_ln632)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%pix_91 = phi i10 %pix_110, void %if.then44, i10 %pix_317, void %VITIS_LOOP_635_2.split"   --->   Operation 148 'phi' 'pix_91' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%pix_90 = phi i10 %pix_109, void %if.then44, i10 %pix_316, void %VITIS_LOOP_635_2.split"   --->   Operation 149 'phi' 'pix_90' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%pix_89 = phi i10 %pix_108, void %if.then44, i10 %pix_315, void %VITIS_LOOP_635_2.split"   --->   Operation 150 'phi' 'pix_89' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%pix_88 = phi i10 %pix_99, void %if.then44, i10 %pix_314, void %VITIS_LOOP_635_2.split"   --->   Operation 151 'phi' 'pix_88' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%pix_87 = phi i10 %pix_98, void %if.then44, i10 %pix_313, void %VITIS_LOOP_635_2.split"   --->   Operation 152 'phi' 'pix_87' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%pix_86 = phi i10 %pix_97, void %if.then44, i10 %pix_312, void %VITIS_LOOP_635_2.split"   --->   Operation 153 'phi' 'pix_86' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%pix_85 = phi i10 %pix_96, void %if.then44, i10 %pix_311, void %VITIS_LOOP_635_2.split"   --->   Operation 154 'phi' 'pix_85' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%pix_84 = phi i10 %pix_95, void %if.then44, i10 %pix_310, void %VITIS_LOOP_635_2.split"   --->   Operation 155 'phi' 'pix_84' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%pix_83 = phi i10 %pix_94, void %if.then44, i10 %pix_309, void %VITIS_LOOP_635_2.split"   --->   Operation 156 'phi' 'pix_83' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%pix_82 = phi i10 %pix_93, void %if.then44, i10 %pix_308, void %VITIS_LOOP_635_2.split"   --->   Operation 157 'phi' 'pix_82' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%pix_81 = phi i10 %pix_92, void %if.then44, i10 %pix_307, void %VITIS_LOOP_635_2.split"   --->   Operation 158 'phi' 'pix_81' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%pix_80 = phi i10 %pix_318, void %if.then44, i10 %pix_306, void %VITIS_LOOP_635_2.split"   --->   Operation 159 'phi' 'pix_80' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_out_pix_1_out_load = muxlogic i256 %out_pix_1_out"   --->   Operation 160 'muxlogic' 'MuxLogicAddr_to_out_pix_1_out_load' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%out_pix_1_out_load = load i256 %out_pix_1_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 161 'load' 'out_pix_1_out_load' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%in_pix = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_82, i10 %pix_81, i10 %pix_80" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 162 'bitconcatenate' 'in_pix' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%out_pix = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_1_out_load, i30 %in_pix, i32 0, i32 29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 163 'partset' 'out_pix' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%in_pix_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_85, i10 %pix_84, i10 %pix_83" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 164 'bitconcatenate' 'in_pix_1' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%out_pix_1 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix, i30 %in_pix_1, i32 32, i32 61" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 165 'partset' 'out_pix_1' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%in_pix_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_88, i10 %pix_87, i10 %pix_86" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 166 'bitconcatenate' 'in_pix_2' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%out_pix_2 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_1, i30 %in_pix_2, i32 64, i32 93" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 167 'partset' 'out_pix_2' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%in_pix_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_91, i10 %pix_90, i10 %pix_89" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 168 'bitconcatenate' 'in_pix_3' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%out_pix_3 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_2, i30 %in_pix_3, i32 96, i32 125" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 169 'partset' 'out_pix_3' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.40ns)   --->   "%br_ln637 = br i1 %or_ln637_1, void %for.inc.1, void %if.then44.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:637]   --->   Operation 170 'br' 'br_ln637' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_16 = muxlogic"   --->   Operation 171 'muxlogic' 'muxLogicCE_to_img_read_16' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.85ns)   --->   "%img_read_16 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 172 'read' 'img_read_16' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%pix_319 = trunc i120 %img_read_16" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 173 'trunc' 'pix_319' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%pix_188 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 174 'partselect' 'pix_188' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%pix_189 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 20, i32 29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 175 'partselect' 'pix_189' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%pix_190 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 176 'partselect' 'pix_190' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%pix_191 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 177 'partselect' 'pix_191' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%pix_192 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 50, i32 59" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 178 'partselect' 'pix_192' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%pix_193 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 179 'partselect' 'pix_193' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%pix_194 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 180 'partselect' 'pix_194' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%pix_195 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 80, i32 89" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 181 'partselect' 'pix_195' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%pix_196 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 182 'partselect' 'pix_196' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%pix_197 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 183 'partselect' 'pix_197' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%pix_198 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_16, i32 110, i32 119" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 184 'partselect' 'pix_198' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.40ns)   --->   "%br_ln638 = br void %for.inc.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638]   --->   Operation 185 'br' 'br_ln638' <Predicate = (!icmp_ln632 & or_ln637_1)> <Delay = 0.40>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%pix_147 = phi i10 %pix_198, void %if.then44.1, i10 %pix_91, void %for.inc"   --->   Operation 186 'phi' 'pix_147' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%pix_146 = phi i10 %pix_197, void %if.then44.1, i10 %pix_90, void %for.inc"   --->   Operation 187 'phi' 'pix_146' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%pix_145 = phi i10 %pix_196, void %if.then44.1, i10 %pix_89, void %for.inc"   --->   Operation 188 'phi' 'pix_145' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%pix_144 = phi i10 %pix_195, void %if.then44.1, i10 %pix_88, void %for.inc"   --->   Operation 189 'phi' 'pix_144' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%pix_143 = phi i10 %pix_194, void %if.then44.1, i10 %pix_87, void %for.inc"   --->   Operation 190 'phi' 'pix_143' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%pix_142 = phi i10 %pix_193, void %if.then44.1, i10 %pix_86, void %for.inc"   --->   Operation 191 'phi' 'pix_142' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%pix_141 = phi i10 %pix_192, void %if.then44.1, i10 %pix_85, void %for.inc"   --->   Operation 192 'phi' 'pix_141' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%pix_140 = phi i10 %pix_191, void %if.then44.1, i10 %pix_84, void %for.inc"   --->   Operation 193 'phi' 'pix_140' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%pix_139 = phi i10 %pix_190, void %if.then44.1, i10 %pix_83, void %for.inc"   --->   Operation 194 'phi' 'pix_139' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%pix_138 = phi i10 %pix_189, void %if.then44.1, i10 %pix_82, void %for.inc"   --->   Operation 195 'phi' 'pix_138' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%pix_137 = phi i10 %pix_188, void %if.then44.1, i10 %pix_81, void %for.inc"   --->   Operation 196 'phi' 'pix_137' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%pix_136 = phi i10 %pix_319, void %if.then44.1, i10 %pix_80, void %for.inc"   --->   Operation 197 'phi' 'pix_136' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%in_pix_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_138, i10 %pix_137, i10 %pix_136" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 198 'bitconcatenate' 'in_pix_4' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%out_pix_4 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_3, i30 %in_pix_4, i32 128, i32 157" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 199 'partset' 'out_pix_4' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%in_pix_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_141, i10 %pix_140, i10 %pix_139" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 200 'bitconcatenate' 'in_pix_5' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%out_pix_5 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_4, i30 %in_pix_5, i32 160, i32 189" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 201 'partset' 'out_pix_5' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%in_pix_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_144, i10 %pix_143, i10 %pix_142" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 202 'bitconcatenate' 'in_pix_6' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%out_pix_6 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_5, i30 %in_pix_6, i32 192, i32 221" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 203 'partset' 'out_pix_6' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%in_pix_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_147, i10 %pix_146, i10 %pix_145" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:643]   --->   Operation 204 'bitconcatenate' 'in_pix_7' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%out_pix_7 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_6, i30 %in_pix_7, i32 224, i32 253" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:647]   --->   Operation 205 'partset' 'out_pix_7' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln650 = muxlogic i256 %out_pix_7"   --->   Operation 206 'muxlogic' 'muxLogicData_to_write_ln650' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (1.12ns)   --->   "%write_ln650 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0, i256 %out_pix_7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:650]   --->   Operation 207 'write' 'write_ln650' <Predicate = (!icmp_ln632)> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_147"   --->   Operation 208 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_39"   --->   Operation 209 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_147, i10 %pix_39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 210 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_146"   --->   Operation 211 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_38"   --->   Operation 212 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_146, i10 %pix_38" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 213 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_145"   --->   Operation 214 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_37"   --->   Operation 215 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_145, i10 %pix_37" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 216 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_144"   --->   Operation 217 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_36"   --->   Operation 218 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_144, i10 %pix_36" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 219 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_143"   --->   Operation 220 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_35"   --->   Operation 221 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_143, i10 %pix_35" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 222 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_142"   --->   Operation 223 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_34"   --->   Operation 224 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_142, i10 %pix_34" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 225 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_141"   --->   Operation 226 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_33"   --->   Operation 227 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_141, i10 %pix_33" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 228 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_140"   --->   Operation 229 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_32"   --->   Operation 230 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_140, i10 %pix_32" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 231 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_139"   --->   Operation 232 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_31"   --->   Operation 233 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_139, i10 %pix_31" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 234 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_138"   --->   Operation 235 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_30"   --->   Operation 236 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_138, i10 %pix_30" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 237 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_137"   --->   Operation 238 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_29"   --->   Operation 239 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_137, i10 %pix_29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 240 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_136"   --->   Operation 241 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_28"   --->   Operation 242 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_136, i10 %pix_28" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 243 'store' 'store_ln329' <Predicate = (!icmp_ln632)> <Delay = 0.40>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln632 = muxlogic i12 %x_6"   --->   Operation 244 'muxlogic' 'muxLogicData_to_store_ln632' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln632 = muxlogic i12 %x"   --->   Operation 245 'muxlogic' 'muxLogicAddr_to_store_ln632' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.41ns)   --->   "%store_ln632 = store i12 %x_6, i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 246 'store' 'store_ln632' <Predicate = (!icmp_ln632)> <Delay = 0.41>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln625 = muxlogic i256 %out_pix_7"   --->   Operation 247 'muxlogic' 'muxLogicData_to_store_ln625' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln625 = muxlogic i256 %out_pix_1_out"   --->   Operation 248 'muxlogic' 'muxLogicAddr_to_store_ln625' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln625 = store i256 %out_pix_7, i256 %out_pix_1_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:625]   --->   Operation 249 'store' 'store_ln625' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln632 = br void %VITIS_LOOP_635_2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632]   --->   Operation 250 'br' 'br_ln632' <Predicate = (!icmp_ln632)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.419ns
The critical path consists of the following:
	'alloca' operation 12 bit ('x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632) [32]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicAddr_to_store_ln632') [118]  (0.000 ns)
	'store' operation 0 bit ('store_ln632', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632) of constant 0 on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632 [119]  (0.419 ns)

 <State 2>: 1.517ns
The critical path consists of the following:
	'muxlogic' operation 12 bit ('MuxLogicAddr_to_x_5') [122]  (0.000 ns)
	'load' operation 12 bit ('x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632) on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632 [123]  (0.000 ns)
	'icmp' operation 1 bit ('cmp41', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632) [156]  (0.814 ns)
	'or' operation 1 bit ('or_ln637', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:637) [158]  (0.301 ns)
	multiplexor before 'phi' operation 10 bit ('pix') with incoming values : ('pix') ('pix', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638) [177]  (0.402 ns)

 <State 3>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read') [161]  (0.000 ns)
	fifo read operation ('img_read', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638) [162]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 4>: 2.386ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_16') [202]  (0.000 ns)
	fifo read operation ('img_read_16', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638) [203]  (0.857 ns)
	multiplexor before 'phi' operation 10 bit ('pix') with incoming values : ('pix') ('pix', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638) [218]  (0.402 ns)
	'phi' operation 10 bit ('pix') with incoming values : ('pix') ('pix', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:638) [218]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln650') [238]  (0.000 ns)
	fifo write operation ('write_ln650', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:650) on port 'bytePlanes_plane0' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:650) [239]  (1.127 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
