# Day 24 â€“ 4-bit Parallel-In Serial-Out (PISO) Shift Register

## ðŸ“˜ Overview
On **Day 24**, I designed a **4-bit PISO shift register** in Verilog.  
This circuit is the reverse of SIPO â€” instead of receiving data serially, we **load data in parallel** and then shift it out bit by bit.

- **Load mode** â†’ Captures all 4 bits at once  
- **Shift mode** â†’ Sends bits out serially (LSB first here)  

## ðŸ“‚ Files
- `design.sv` â€“ RTL for PISO shift register  
- `testbench.sv` â€“ Testbench to verify both load & shift operation  
- `piso_shift_register.vcd` â€“ Waveform dump  

## âš¡ Simulation Steps
1. Reset clears the register  
2. Load `1011` â†’ shifts out `1 â†’ 1 â†’ 0 â†’ 1`  
3. Load `1100` â†’ shifts out `0 â†’ 0 â†’ 1 â†’ 1`  

## ðŸ“Š Waveform
- Waveform shows **parallel load** happening instantly  
- Then **serial_out** bitstream visible on each clock  
