###############################################################################
# TU KL MIG Phy IP Setup
# AUTHOR: Chirag Sudarshan
# DATE  : 15.01.2020
# Script: ip_setup.tcl
###############################################################################

#Full Path of the location where TU-KL memory controller is cloned - Should be configured
set MEMCTRL_DIR C:/Users/abbasa46/Documents/GitHub/DDR4_controller

#Do not disturb
set IP_DIR $MEMCTRL_DIR/ips/Xi_Phy
set IP_PATH $MEMCTRL_DIR/ips/Xi_Phy/IP/mig_phy
set SYNTH_RES_PATH $MEMCTRL_DIR/runs/FPGA/SYNTH
set IMPL_RES_PATH $MEMCTRL_DIR/runs/FPGA/IMPL
set BIT_RES_PATH $MEMCTRL_DIR/runs/FPGA/BIT
set CONST_PATH $MEMCTRL_DIR/runs/FPGA/CONST

#Set the location for Xilinx specific Modelsim compiled lib - Should be configured
#set SIM_LIB_PATH "C:/Users/chirag/project_3/project_1.cache/compile_simlib/modelsim"
set SIM_LIB_PATH "$MEMCTRL_DIR/validation"

#Set the Modelsim executatble folder path
set MODELSIM_EXE_PATH "C:/questasim64_2019.1/win64"

#Set the vivado folder path
set VIVADO_FOLDER_PATH "C:/Xilinx/Vivado/2019.1"

#Should be configured
set IP_NAME "ddr4_0"
#set PART "xcvu3p-ffvc1517-2-e"
set PART "xcvu095-ffvb2104-2-e"
