
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_23424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:70272*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70272*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:70275*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70275*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:70278*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70278*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:70281*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70281*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:70284*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70284*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:70287*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70287*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:70290*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70290*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:70293*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70293*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:70296*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70296*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:70299*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70299*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:70302*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70302*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80800000; valaddr_reg:x3; val_offset:70305*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70305*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:70308*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70308*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:70311*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70311*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:70314*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70314*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8080000f; valaddr_reg:x3; val_offset:70317*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70317*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8080001f; valaddr_reg:x3; val_offset:70320*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70320*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8080003f; valaddr_reg:x3; val_offset:70323*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70323*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8080007f; valaddr_reg:x3; val_offset:70326*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70326*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x808000ff; valaddr_reg:x3; val_offset:70329*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70329*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x808001ff; valaddr_reg:x3; val_offset:70332*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70332*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x808003ff; valaddr_reg:x3; val_offset:70335*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70335*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x808007ff; valaddr_reg:x3; val_offset:70338*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70338*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80800fff; valaddr_reg:x3; val_offset:70341*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70341*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80801fff; valaddr_reg:x3; val_offset:70344*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70344*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80803fff; valaddr_reg:x3; val_offset:70347*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70347*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80807fff; valaddr_reg:x3; val_offset:70350*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70350*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8080ffff; valaddr_reg:x3; val_offset:70353*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70353*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8081ffff; valaddr_reg:x3; val_offset:70356*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70356*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8083ffff; valaddr_reg:x3; val_offset:70359*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70359*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x8087ffff; valaddr_reg:x3; val_offset:70362*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70362*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x808fffff; valaddr_reg:x3; val_offset:70365*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70365*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x809fffff; valaddr_reg:x3; val_offset:70368*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70368*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80bfffff; valaddr_reg:x3; val_offset:70371*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70371*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80c00000; valaddr_reg:x3; val_offset:70374*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70374*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80e00000; valaddr_reg:x3; val_offset:70377*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70377*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80f00000; valaddr_reg:x3; val_offset:70380*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70380*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80f80000; valaddr_reg:x3; val_offset:70383*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70383*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fc0000; valaddr_reg:x3; val_offset:70386*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70386*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fe0000; valaddr_reg:x3; val_offset:70389*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70389*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ff0000; valaddr_reg:x3; val_offset:70392*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70392*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ff8000; valaddr_reg:x3; val_offset:70395*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70395*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ffc000; valaddr_reg:x3; val_offset:70398*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70398*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ffe000; valaddr_reg:x3; val_offset:70401*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70401*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fff000; valaddr_reg:x3; val_offset:70404*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70404*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fff800; valaddr_reg:x3; val_offset:70407*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70407*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fffc00; valaddr_reg:x3; val_offset:70410*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70410*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fffe00; valaddr_reg:x3; val_offset:70413*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70413*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ffff00; valaddr_reg:x3; val_offset:70416*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70416*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ffff80; valaddr_reg:x3; val_offset:70419*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70419*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ffffc0; valaddr_reg:x3; val_offset:70422*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70422*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ffffe0; valaddr_reg:x3; val_offset:70425*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70425*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fffff0; valaddr_reg:x3; val_offset:70428*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70428*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:70431*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70431*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:70434*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70434*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:70437*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70437*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71abe7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1abe7; op2val:0x80000000;
op3val:0x80ffffff; valaddr_reg:x3; val_offset:70440*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70440*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78800000; valaddr_reg:x3; val_offset:70443*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70443*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78800001; valaddr_reg:x3; val_offset:70446*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70446*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78800003; valaddr_reg:x3; val_offset:70449*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70449*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78800007; valaddr_reg:x3; val_offset:70452*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70452*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7880000f; valaddr_reg:x3; val_offset:70455*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70455*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7880001f; valaddr_reg:x3; val_offset:70458*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70458*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7880003f; valaddr_reg:x3; val_offset:70461*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70461*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7880007f; valaddr_reg:x3; val_offset:70464*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70464*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x788000ff; valaddr_reg:x3; val_offset:70467*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70467*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x788001ff; valaddr_reg:x3; val_offset:70470*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70470*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x788003ff; valaddr_reg:x3; val_offset:70473*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70473*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x788007ff; valaddr_reg:x3; val_offset:70476*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70476*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78800fff; valaddr_reg:x3; val_offset:70479*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70479*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78801fff; valaddr_reg:x3; val_offset:70482*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70482*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78803fff; valaddr_reg:x3; val_offset:70485*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70485*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78807fff; valaddr_reg:x3; val_offset:70488*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70488*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7880ffff; valaddr_reg:x3; val_offset:70491*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70491*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7881ffff; valaddr_reg:x3; val_offset:70494*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70494*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7883ffff; valaddr_reg:x3; val_offset:70497*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70497*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7887ffff; valaddr_reg:x3; val_offset:70500*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70500*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x788fffff; valaddr_reg:x3; val_offset:70503*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70503*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x789fffff; valaddr_reg:x3; val_offset:70506*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70506*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78bfffff; valaddr_reg:x3; val_offset:70509*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70509*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78c00000; valaddr_reg:x3; val_offset:70512*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70512*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78e00000; valaddr_reg:x3; val_offset:70515*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70515*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78f00000; valaddr_reg:x3; val_offset:70518*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70518*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78f80000; valaddr_reg:x3; val_offset:70521*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70521*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fc0000; valaddr_reg:x3; val_offset:70524*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70524*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fe0000; valaddr_reg:x3; val_offset:70527*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70527*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ff0000; valaddr_reg:x3; val_offset:70530*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70530*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ff8000; valaddr_reg:x3; val_offset:70533*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70533*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ffc000; valaddr_reg:x3; val_offset:70536*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70536*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ffe000; valaddr_reg:x3; val_offset:70539*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70539*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fff000; valaddr_reg:x3; val_offset:70542*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70542*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fff800; valaddr_reg:x3; val_offset:70545*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70545*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fffc00; valaddr_reg:x3; val_offset:70548*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70548*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fffe00; valaddr_reg:x3; val_offset:70551*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70551*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ffff00; valaddr_reg:x3; val_offset:70554*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70554*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ffff80; valaddr_reg:x3; val_offset:70557*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70557*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ffffc0; valaddr_reg:x3; val_offset:70560*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70560*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ffffe0; valaddr_reg:x3; val_offset:70563*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70563*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fffff0; valaddr_reg:x3; val_offset:70566*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70566*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fffff8; valaddr_reg:x3; val_offset:70569*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70569*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fffffc; valaddr_reg:x3; val_offset:70572*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70572*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78fffffe; valaddr_reg:x3; val_offset:70575*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70575*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xf1 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x78ffffff; valaddr_reg:x3; val_offset:70578*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70578*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f000001; valaddr_reg:x3; val_offset:70581*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70581*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f000003; valaddr_reg:x3; val_offset:70584*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70584*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f000007; valaddr_reg:x3; val_offset:70587*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70587*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f199999; valaddr_reg:x3; val_offset:70590*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70590*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f249249; valaddr_reg:x3; val_offset:70593*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70593*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f333333; valaddr_reg:x3; val_offset:70596*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70596*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:70599*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70599*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:70602*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70602*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f444444; valaddr_reg:x3; val_offset:70605*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70605*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:70608*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70608*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:70611*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70611*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f666666; valaddr_reg:x3; val_offset:70614*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70614*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:70617*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70617*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:70620*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70620*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:70623*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70623*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x71cb9a and fs2 == 0 and fe2 == 0x80 and fm2 == 0x078502 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef1cb9a; op2val:0x40078502;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:70626*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70626*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3f800001; valaddr_reg:x3; val_offset:70629*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70629*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3f800003; valaddr_reg:x3; val_offset:70632*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70632*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3f800007; valaddr_reg:x3; val_offset:70635*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70635*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3f999999; valaddr_reg:x3; val_offset:70638*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70638*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:70641*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70641*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:70644*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70644*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:70647*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70647*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:70650*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70650*0 + 3*183*FLEN/8, x4, x1, x2)

inst_23551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x723764 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x43a45a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef23764; op2val:0x43a45a;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:70653*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70653*0 + 3*183*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872256,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872271,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872287,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872319,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872383,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872511,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872767,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155873279,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155874303,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155876351,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155880447,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155888639,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155905023,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155937791,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156003327,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156134399,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156396543,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156920831,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157969407,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066559,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066560,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162163712,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163212288,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163736576,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163998720,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164129792,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164195328,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164228096,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164244480,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164252672,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164256768,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164258816,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164259840,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260352,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260608,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260736,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260800,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260832,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260848,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2129767399,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260863,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654528,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654529,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654531,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654535,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654543,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654559,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654591,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654655,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021654783,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021655039,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021655551,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021656575,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021658623,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021662719,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021670911,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021687295,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021720063,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021785599,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2021916671,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2022178815,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2022703103,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2023751679,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2025848831,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2025848832,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2027945984,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2028994560,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2029518848,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2029780992,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2029912064,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2029977600,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030010368,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030026752,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030034944,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030039040,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030041088,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030042112,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030042624,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030042880,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043008,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043072,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043104,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043120,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043128,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043132,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043134,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2030043135,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2129775514,32,FLEN)
NAN_BOXED(1074234626,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2129803108,32,FLEN)
NAN_BOXED(4432986,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
