-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.2
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sync is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    DataIn_0_re_V : IN STD_LOGIC_VECTOR (17 downto 0);
    DataIn_0_re_V_ap_vld : IN STD_LOGIC;
    DataIn_1_re_V : IN STD_LOGIC_VECTOR (17 downto 0);
    DataIn_1_re_V_ap_vld : IN STD_LOGIC;
    DataIn_0_im_V : IN STD_LOGIC_VECTOR (17 downto 0);
    DataIn_0_im_V_ap_vld : IN STD_LOGIC;
    DataIn_1_im_V : IN STD_LOGIC_VECTOR (17 downto 0);
    DataIn_1_im_V_ap_vld : IN STD_LOGIC;
    MoveingAveragePowerThres_V : IN STD_LOGIC_VECTOR (26 downto 0);
    MovingAverageRatioThres_V : IN STD_LOGIC_VECTOR (17 downto 0);
    DataOut_0_V_re_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    DataOut_0_V_re_V_full_n : IN STD_LOGIC;
    DataOut_0_V_re_V_write : OUT STD_LOGIC;
    DataOut_1_V_re_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    DataOut_1_V_re_V_full_n : IN STD_LOGIC;
    DataOut_1_V_re_V_write : OUT STD_LOGIC;
    DataOut_0_V_im_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    DataOut_0_V_im_V_full_n : IN STD_LOGIC;
    DataOut_0_V_im_V_write : OUT STD_LOGIC;
    DataOut_1_V_im_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    DataOut_1_V_im_V_full_n : IN STD_LOGIC;
    DataOut_1_V_im_V_write : OUT STD_LOGIC;
    SampleNumforSyncProtect_V : IN STD_LOGIC_VECTOR (12 downto 0);
    SyncSearchRange_V : IN STD_LOGIC_VECTOR (12 downto 0);
    FreqOffsetOut_V : OUT STD_LOGIC_VECTOR (24 downto 0);
    FreqOffsetOut_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sync is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sync,hls_ip_2014_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k480tffg1156-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.498700,HLS_SYN_LAT=148,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_281 : STD_LOGIC_VECTOR (9 downto 0) := "1010000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_480 : STD_LOGIC_VECTOR (10 downto 0) := "10010000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv40_1460 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000001010001100000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv13_EFF : STD_LOGIC_VECTOR (12 downto 0) := "0111011111111";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv13_1400 : STD_LOGIC_VECTOR (12 downto 0) := "1010000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv27_1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";

    signal DataIn_0_re_V_in_sig : STD_LOGIC_VECTOR (17 downto 0);
    signal DataIn_0_re_V_preg : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal DataIn_0_re_V_ap_vld_in_sig : STD_LOGIC;
    signal DataIn_0_re_V_ap_vld_preg : STD_LOGIC := '0';
    signal DataIn_1_re_V_in_sig : STD_LOGIC_VECTOR (17 downto 0);
    signal DataIn_1_re_V_preg : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal DataIn_1_re_V_ap_vld_in_sig : STD_LOGIC;
    signal DataIn_1_re_V_ap_vld_preg : STD_LOGIC := '0';
    signal DataIn_0_im_V_in_sig : STD_LOGIC_VECTOR (17 downto 0);
    signal DataIn_0_im_V_preg : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal DataIn_0_im_V_ap_vld_in_sig : STD_LOGIC;
    signal DataIn_0_im_V_ap_vld_preg : STD_LOGIC := '0';
    signal DataIn_1_im_V_in_sig : STD_LOGIC_VECTOR (17 downto 0);
    signal DataIn_1_im_V_preg : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal DataIn_1_im_V_ap_vld_in_sig : STD_LOGIC;
    signal DataIn_1_im_V_ap_vld_preg : STD_LOGIC := '0';
    signal StatusFSMCnt_V : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal CorrDelayReg0_V_re_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg0_V_re_V_empty_n : STD_LOGIC;
    signal CorrDelayReg0_V_re_V_read : STD_LOGIC;
    signal CorrDelayReg0_V_re_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg0_V_re_V_full_n : STD_LOGIC;
    signal CorrDelayReg0_V_re_V_write : STD_LOGIC;
    signal CorrDelayReg0_V_im_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg0_V_im_V_empty_n : STD_LOGIC;
    signal CorrDelayReg0_V_im_V_read : STD_LOGIC;
    signal CorrDelayReg0_V_im_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg0_V_im_V_full_n : STD_LOGIC;
    signal CorrDelayReg0_V_im_V_write : STD_LOGIC;
    signal CorrDelayReg1_V_re_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg1_V_re_V_empty_n : STD_LOGIC;
    signal CorrDelayReg1_V_re_V_read : STD_LOGIC;
    signal CorrDelayReg1_V_re_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg1_V_re_V_full_n : STD_LOGIC;
    signal CorrDelayReg1_V_re_V_write : STD_LOGIC;
    signal CorrDelayReg1_V_im_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg1_V_im_V_empty_n : STD_LOGIC;
    signal CorrDelayReg1_V_im_V_read : STD_LOGIC;
    signal CorrDelayReg1_V_im_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal CorrDelayReg1_V_im_V_full_n : STD_LOGIC;
    signal CorrDelayReg1_V_im_V_write : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftReg_V_re_V_empty_n : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V_read : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftReg_V_re_V_full_n : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V_write : STD_LOGIC;
    signal MovingAverageShiftReg_V_im_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftReg_V_im_V_empty_n : STD_LOGIC;
    signal MovingAverageShiftReg_V_im_V_read : STD_LOGIC;
    signal MovingAverageShiftReg_V_im_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftReg_V_im_V_full_n : STD_LOGIC;
    signal MovingAverageShiftReg_V_im_V_write : STD_LOGIC;
    signal MovingAverageResultProd_re_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal MovingAverageResultProd_im_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal MovingAverageResultPower_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal MovingAverageShiftRegAFC8_V_re_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC8_V_re_V_empty_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_re_V_read : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_re_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC8_V_re_V_full_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_re_V_write : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_im_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC8_V_im_V_empty_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_im_V_read : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_im_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC8_V_im_V_full_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_im_V_write : STD_LOGIC;
    signal MovingAverageResultProdForFreqOffset8_re_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal MovingAverageResultProdForFreqOffset8_im_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal MovingAverageShiftRegAFC1_V_re_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC1_V_re_V_empty_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_re_V_read : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_re_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC1_V_re_V_full_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_re_V_write : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_im_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC1_V_im_V_empty_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_im_V_read : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_im_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal MovingAverageShiftRegAFC1_V_im_V_full_n : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_im_V_write : STD_LOGIC;
    signal MovingAverageResultProdForFreqOffset1_re_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal MovingAverageResultProdForFreqOffset1_im_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal StatusFSM_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal PeakSearchCnt_V : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal PeakIndex_V : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal PeakPower_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal FirstDetect : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal FreqOffsetVectorImagPeak_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal FreqOffsetVectorMagPeak_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal SignalDetectCnt_V : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal TrackingOFDMSampleCnt_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal TrackingOFDMSymbolCnt_V : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal FreqOffsetValue_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal m_conjProd_im_V_reg_487 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_188 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
    signal CorrDelayReg0_V_re_V0_status : STD_LOGIC;
    signal icmp_reg_1880 : STD_LOGIC_VECTOR (0 downto 0);
    signal CorrDelayReg1_V_re_V0_status : STD_LOGIC;
    signal CorrDelayReg0_V_re_V1_status : STD_LOGIC;
    signal CorrDelayReg1_V_re_V1_status : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V0_status : STD_LOGIC;
    signal tmp_8_reg_1928 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_213 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal MovingAverageShiftReg_V_re_V1_status : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it36 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it37 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it38 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it39 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it40 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it41 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it42 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it43 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it44 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it45 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it46 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it47 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it48 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it49 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it50 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it51 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it52 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it53 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it54 : STD_LOGIC := '0';
    signal MovingAverageShiftRegAFC8_V_re_V0_status : STD_LOGIC;
    signal tmp_40_reg_1932 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it54 : STD_LOGIC_VECTOR (0 downto 0);
    signal MovingAverageShiftRegAFC8_V_re_V1_status : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_re_V0_status : STD_LOGIC;
    signal icmp1_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it54 : STD_LOGIC_VECTOR (0 downto 0);
    signal MovingAverageShiftRegAFC1_V_re_V1_status : STD_LOGIC;
    signal ap_sig_bdd_348 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it55 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it56 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it57 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it58 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it59 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it60 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it61 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it62 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it63 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it64 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it65 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it66 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it67 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it68 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it69 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it70 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it71 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it72 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it73 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it74 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it75 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it76 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it77 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it78 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it79 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it80 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it81 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it82 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it83 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it84 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it85 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it86 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it87 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it88 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it89 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it90 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it91 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it92 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it93 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it94 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it95 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it96 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it97 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it98 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it99 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it100 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it101 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it102 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it103 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it104 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it105 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it106 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it107 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it108 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it109 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it110 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it111 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it112 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it113 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it114 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it115 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it116 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it117 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it118 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it119 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it120 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it121 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it122 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it123 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it124 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it125 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it126 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it127 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it128 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it129 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it130 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it131 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it132 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it133 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it134 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it135 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it136 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it137 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it138 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it139 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it140 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it141 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it142 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it143 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it144 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it145 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it146 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it147 : STD_LOGIC := '0';
    signal DataOut_0_V_re_V1_status : STD_LOGIC;
    signal tmp_24_reg_2339 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_2343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_2347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it147 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2351 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it147 : STD_LOGIC_VECTOR (0 downto 0);
    signal DataOut_1_V_re_V1_status : STD_LOGIC;
    signal ap_sig_bdd_560 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it148 : STD_LOGIC := '0';
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal m_conjProd_re_V_reg_502 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_abs_V_reg_586 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_728 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it55 : STD_LOGIC_VECTOR (0 downto 0);
    signal SyncSearchRange_V_read_reg_1858 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it5 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it6 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it7 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it8 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it9 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it11 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it12 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it13 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it14 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it15 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it16 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it17 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it18 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it19 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it20 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it21 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it22 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it23 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it24 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it25 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it26 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it27 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it28 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it29 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it30 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it31 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it32 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it33 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it34 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it35 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it36 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it37 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it38 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it39 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it40 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it41 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it42 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it43 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it44 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it45 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it46 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it47 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it48 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it49 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it50 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it51 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it52 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it53 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it54 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it55 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it56 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it57 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it58 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it59 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it60 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it61 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it62 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it63 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it64 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it65 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it66 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it67 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it68 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it69 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it70 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it71 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it72 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it73 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it74 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it75 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it76 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it77 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it78 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it79 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it80 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it81 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it82 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it83 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it84 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it85 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it86 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it87 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it88 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it89 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it90 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it91 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it92 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it93 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it94 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it95 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it96 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it97 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it98 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it99 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it100 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it101 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it102 : STD_LOGIC_VECTOR (12 downto 0);
    signal SampleNumforSyncProtect_V_read_reg_1865 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it5 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it6 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it7 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it8 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it9 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it11 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it12 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it13 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it14 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it15 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it16 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it17 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it18 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it19 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it20 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it21 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it22 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it23 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it24 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it25 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it26 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it27 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it28 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it29 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it30 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it31 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it32 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it33 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it34 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it35 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it36 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it37 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it38 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it39 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it40 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it41 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it42 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it43 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it44 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it45 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it46 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it47 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it48 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it49 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it50 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it51 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it52 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it53 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it54 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it55 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it56 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it57 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it58 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it59 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it60 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it61 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it62 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it63 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it64 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it65 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it66 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it67 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it68 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it69 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it70 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it71 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it72 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it73 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it74 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it75 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it76 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it77 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it78 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it79 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it80 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it81 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it82 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it83 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it84 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it85 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it86 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it87 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it88 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it89 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it90 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it91 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it92 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it93 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it94 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it95 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it96 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it97 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it98 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it99 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it100 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it101 : STD_LOGIC_VECTOR (12 downto 0);
    signal MovingAverageRatioThres_V_read_reg_1870 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal MoveingAveragePowerThres_V_read_reg_1875 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it2 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it3 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it4 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it5 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it6 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it7 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it8 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it9 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it10 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it11 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it12 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it13 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it14 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it15 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it16 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it17 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it18 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it19 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it20 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it21 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it22 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it23 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it24 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it25 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it26 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it27 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it28 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it29 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it30 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it31 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it32 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it33 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it34 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it35 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it36 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it37 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it38 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it39 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it40 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it41 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it42 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it43 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it44 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it45 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it46 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it47 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it48 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it49 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it50 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it51 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it52 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it53 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it54 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it55 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it56 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it57 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_icmp_reg_1880_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp_reg_1880_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp_reg_1880_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp_reg_1880_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp_reg_1880_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal DataIn_0_re_V_read_reg_1884 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_DataIn_0_re_V_read_reg_1884_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal DataIn_0_im_V_read_reg_1889 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_DataIn_0_im_V_read_reg_1889_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal DataIn_1_re_V_read_reg_1894 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_DataIn_1_re_V_read_reg_1894_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal DataIn_1_im_V_read_reg_1899 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_DataIn_1_im_V_read_reg_1899_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_4_reg_1904 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it58 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it59 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it60 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it61 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it62 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it63 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it64 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it65 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it66 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it67 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it68 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it69 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it70 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it71 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it72 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it73 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it74 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it75 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it76 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it77 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it78 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it79 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it80 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it81 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it82 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it83 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it84 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it85 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it86 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it87 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it88 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it89 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it90 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it91 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it92 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it93 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it94 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it95 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it96 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it97 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it98 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it99 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it100 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it101 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it102 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it103 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it104 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it105 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it106 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it107 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it108 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it109 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it110 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it111 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it112 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it113 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it114 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it115 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it116 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it117 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it118 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it119 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it120 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it121 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it122 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it123 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it124 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it125 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it126 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it127 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it128 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it129 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it130 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it131 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it132 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it133 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it134 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it135 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it136 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it137 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it138 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it139 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it140 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it141 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it142 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it143 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it144 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it145 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it146 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it147 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_3_reg_1910 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it58 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it59 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it60 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it61 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it62 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it63 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it64 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it65 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it66 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it67 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it68 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it69 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it70 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it71 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it72 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it73 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it74 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it75 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it76 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it77 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it78 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it79 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it80 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it81 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it82 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it83 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it84 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it85 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it86 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it87 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it88 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it89 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it90 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it91 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it92 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it93 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it94 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it95 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it96 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it97 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it98 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it99 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it100 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it101 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it102 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it103 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it104 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it105 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it106 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it107 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it108 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it109 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it110 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it111 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it112 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it113 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it114 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it115 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it116 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it117 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it118 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it119 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it120 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it121 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it122 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it123 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it124 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it125 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it126 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it127 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it128 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it129 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it130 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it131 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it132 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it133 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it134 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it135 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it136 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it137 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it138 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it139 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it140 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it141 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it142 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it143 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it144 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it145 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it146 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it147 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_5_reg_1916 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it58 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it59 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it60 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it61 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it62 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it63 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it64 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it65 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it66 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it67 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it68 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it69 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it70 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it71 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it72 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it73 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it74 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it75 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it76 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it77 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it78 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it79 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it80 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it81 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it82 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it83 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it84 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it85 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it86 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it87 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it88 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it89 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it90 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it91 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it92 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it93 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it94 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it95 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it96 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it97 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it98 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it99 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it100 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it101 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it102 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it103 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it104 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it105 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it106 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it107 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it108 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it109 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it110 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it111 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it112 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it113 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it114 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it115 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it116 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it117 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it118 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it119 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it120 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it121 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it122 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it123 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it124 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it125 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it126 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it127 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it128 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it129 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it130 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it131 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it132 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it133 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it134 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it135 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it136 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it137 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it138 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it139 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it140 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it141 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it142 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it143 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it144 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it145 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it146 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it147 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_4_reg_1922 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it58 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it59 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it60 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it61 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it62 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it63 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it64 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it65 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it66 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it67 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it68 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it69 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it70 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it71 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it72 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it73 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it74 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it75 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it76 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it77 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it78 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it79 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it80 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it81 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it82 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it83 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it84 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it85 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it86 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it87 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it88 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it89 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it90 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it91 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it92 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it93 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it94 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it95 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it96 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it97 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it98 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it99 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it100 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it101 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it102 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it103 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it104 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it105 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it106 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it107 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it108 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it109 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it110 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it111 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it112 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it113 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it114 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it115 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it116 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it117 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it118 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it119 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it120 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it121 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it122 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it123 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it124 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it125 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it126 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it127 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it128 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it129 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it130 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it131 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it132 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it133 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it134 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it135 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it136 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it137 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it138 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it139 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it140 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it141 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it142 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it143 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it144 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it145 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it146 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it147 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_8_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it53 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it54 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_1928_pp0_it56 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it53 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_1932_pp0_it55 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it53 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_icmp1_reg_1936_pp0_it55 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_re_V_reg_1940 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_2_reg_1945 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_fu_811_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_reg_1950 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_2_fu_817_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_2_reg_1955 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_16_reg_1960 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_16_reg_1966 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal OP1_V_1_cast_fu_831_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_re_V_reg_1940_temp: signed (18-1 downto 0);
    signal OP2_V_cast_fu_834_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_reg_ppstg_DataIn_0_re_V_read_reg_1884_pp0_it1_temp: signed (18-1 downto 0);
    signal OP1_V_2_cast_fu_843_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_im_V_reg_1950_temp: signed (18-1 downto 0);
    signal OP2_V_1_cast_fu_846_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_reg_ppstg_DataIn_0_im_V_read_reg_1889_pp0_it1_temp: signed (18-1 downto 0);
    signal OP1_V_4_cast_fu_867_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_re_V_2_reg_1945_temp: signed (18-1 downto 0);
    signal OP2_V_2_cast_fu_870_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_reg_ppstg_DataIn_1_re_V_read_reg_1894_pp0_it1_temp: signed (18-1 downto 0);
    signal OP1_V_5_cast_fu_879_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_im_V_2_reg_1955_temp: signed (18-1 downto 0);
    signal OP2_V_3_cast_fu_882_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_reg_ppstg_DataIn_1_im_V_read_reg_1899_pp0_it1_temp: signed (18-1 downto 0);
    signal OP1_V_4_fu_903_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_re_V_16_reg_1960_temp: signed (18-1 downto 0);
    signal OP1_V_5_fu_912_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_im_V_16_reg_1966_temp: signed (18-1 downto 0);
    signal p_Val2_45_reg_2032 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_46_reg_2037 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_47_reg_2042 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_48_reg_2047 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_51_reg_2052 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_53_reg_2057 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_55_reg_2062 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_57_reg_2067 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_906_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_8_reg_2072 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_915_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_9_reg_2077 : STD_LOGIC_VECTOR (35 downto 0);
    signal agg_result_re_V_write_assign_fu_1009_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal agg_result_re_V_write_assign_reg_2082 : STD_LOGIC_VECTOR (17 downto 0);
    signal agg_result_im_V_write_assign_fu_1023_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal agg_result_im_V_write_assign_reg_2087 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_10_fu_1035_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_10_reg_2092 : STD_LOGIC_VECTOR (36 downto 0);
    signal OP1_V_2_fu_1051_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7_temp: signed (18-1 downto 0);
    signal OP1_V_3_fu_1061_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7_temp: signed (18-1 downto 0);
    signal OP1_V_fu_1071_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal OP1_V_1_fu_1081_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1055_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_4_reg_2121 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1065_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_5_reg_2126 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1075_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_s_reg_2131 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1085_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_1_reg_2136 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_6_fu_1097_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_6_reg_2141 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_2_fu_1109_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_2_reg_2146 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_11_reg_2151 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_17_reg_2156 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_17_reg_2161 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_18_reg_2166 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_18_reg_2171 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_9_fu_1161_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_9_fu_1166_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_11_fu_1171_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_11_fu_1176_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_7_fu_1181_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_im_V_6_fu_1186_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_99_fu_1191_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_13_fu_1276_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_re_V_13_reg_2211 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_im_V_13_fu_1282_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_im_V_13_reg_2216 : STD_LOGIC_VECTOR (26 downto 0);
    signal slt_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt_reg_2222 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it59 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it60 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it61 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it62 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it63 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it64 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it65 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it74 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it75 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it76 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it77 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it78 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it79 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it80 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it81 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it82 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it83 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it84 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it85 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it86 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it87 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it88 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it89 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it90 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it91 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it92 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it93 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it94 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it95 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it96 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it97 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it99 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it100 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it101 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_slt_reg_2222_pp0_it102 : STD_LOGIC_VECTOR (0 downto 0);
    signal OP1_V_6_fu_1353_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_16_fu_1296_p2_temp: signed (27-1 downto 0);
    signal OP1_V_7_fu_1363_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_17_fu_1316_p2_temp: signed (27-1 downto 0);
    signal OP1_V_8_fu_1386_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_re_V_13_reg_2211_temp: signed (27-1 downto 0);
    signal OP1_V_9_fu_1395_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_im_V_13_reg_2216_temp: signed (27-1 downto 0);
    signal tmp_20_reg_2266 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it63 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it64 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it65 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it66 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it67 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it68 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it69 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it70 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it71 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it72 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it73 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it74 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it75 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it76 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it77 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it78 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it79 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it80 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it81 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it82 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it83 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it84 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it85 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it86 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it87 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it88 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it89 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it90 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it91 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it92 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it93 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it94 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it95 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it96 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it97 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it98 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it99 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it100 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_2266_pp0_it101 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_23_reg_2271 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it63 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it64 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it65 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it66 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it67 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it68 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it69 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it70 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it71 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it72 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it73 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it74 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it75 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it76 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it77 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it78 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it79 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it80 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it81 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it82 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it83 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it84 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it85 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it86 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it87 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it88 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it89 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it90 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it91 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it92 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it93 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it94 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it95 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it96 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it97 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it98 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it99 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it100 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it101 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_2271_pp0_it102 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_1357_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_30_reg_2276 : STD_LOGIC_VECTOR (53 downto 0);
    signal grp_fu_1367_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_31_reg_2281 : STD_LOGIC_VECTOR (53 downto 0);
    signal grp_fu_1389_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_35_reg_2286 : STD_LOGIC_VECTOR (53 downto 0);
    signal grp_fu_1398_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_37_reg_2291 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_0_i3_reg_2296 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_42_fu_1455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2301 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it74 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it75 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it76 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it77 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it78 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it79 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it80 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it81 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it82 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it83 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it84 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it85 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it86 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it87 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it88 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it89 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it90 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it91 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it92 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it93 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it94 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it95 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it96 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it97 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it99 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it100 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2301_pp0_it101 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_i4_reg_2305 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_44_fu_1485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2310 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it74 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it75 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it76 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it77 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it78 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it79 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it80 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it81 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it82 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it83 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it84 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it85 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it86 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it87 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it88 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it89 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it90 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it91 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it92 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it93 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it94 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it95 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it96 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it97 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it98 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it99 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it100 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2310_pp0_it101 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1493_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_43_reg_2314 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_45_fu_1497_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_45_reg_2319 : STD_LOGIC_VECTOR (19 downto 0);
    signal slt1_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt1_reg_2324 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_34_fu_1514_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_34_reg_2329 : STD_LOGIC_VECTOR (12 downto 0);
    signal phitmp3_fu_1519_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_24_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_2339_pp0_it146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2343_pp0_it146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_28_reg_2347_pp0_it146 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_2351_pp0_it146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2355 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_2355_pp0_it146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2359 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_2359_pp0_it146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_2363 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it123 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it126 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it142 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2363_pp0_it146 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal FirstDetect_load_load_fu_1768_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge905_demorgan_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_demorgan_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1830_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_2404 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sync_sqrt_31_11_5_3_s_fu_662_x_V : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_sync_sqrt_31_11_5_3_s_fu_662_ap_return : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_sync_sqrt_31_11_5_3_s_fu_662_ap_ce : STD_LOGIC;
    signal grp_sync_sqrt_31_11_5_3_s_fu_667_x_V : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_sync_sqrt_31_11_5_3_s_fu_667_ap_return : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_sync_sqrt_31_11_5_3_s_fu_667_ap_ce : STD_LOGIC;
    signal grp_sync_sqrt_31_23_5_3_s_fu_672_x_V : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_sync_sqrt_31_23_5_3_s_fu_672_ap_return : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_sync_sqrt_31_23_5_3_s_fu_672_ap_ce : STD_LOGIC;
    signal grp_sync_sqrt_31_23_5_3_s_fu_677_x_V : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_sync_sqrt_31_23_5_3_s_fu_677_ap_return : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_sync_sqrt_31_23_5_3_s_fu_677_ap_ce : STD_LOGIC;
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it5 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it56 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it7 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it8 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it9 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it11 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it12 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it13 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it15 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it16 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it17 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it18 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it19 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it20 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it21 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it22 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it24 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it25 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it26 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it27 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it28 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it29 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it30 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it31 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it32 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it33 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it34 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it35 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it36 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it37 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it38 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it39 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it47 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it48 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it49 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it50 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it51 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it52 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it53 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it54 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it55 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_12_reg_557pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_13_reg_566pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_14_reg_576pp0_it57 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58 : STD_LOGIC_VECTOR (17 downto 0);
    signal phitmp1_fu_1501_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_abs_V_phi_fu_590_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it65 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it66 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it67 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it68 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it69 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it70 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it71 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it72 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it73 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it74 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it75 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it76 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it77 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it78 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it79 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it80 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it81 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it82 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it83 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it84 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it85 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it86 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it87 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it88 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it89 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it90 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it91 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it92 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it93 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it94 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it95 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it96 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it97 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it98 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it99 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it100 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it101 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it65 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it66 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it67 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it68 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it69 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it70 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it71 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it72 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it73 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it74 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it75 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it76 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it77 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it78 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it79 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it80 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it81 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it82 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it83 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it84 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it85 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it86 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it87 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it88 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it89 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it90 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it91 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it92 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it93 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it94 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it95 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it96 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it97 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it98 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it99 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it100 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it101 : STD_LOGIC_VECTOR (26 downto 0);
    signal TrackingOFDMSampleCnt_V_flag_3_phi_fu_612_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14 : STD_LOGIC_VECTOR (9 downto 0);
    signal phitmp4_fu_1611_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal CorrDelayReg0_V_re_V0_update : STD_LOGIC;
    signal CorrDelayReg1_V_re_V0_update : STD_LOGIC;
    signal CorrDelayReg0_V_re_V1_update : STD_LOGIC;
    signal CorrDelayReg1_V_re_V1_update : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V0_update : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V1_update : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_re_V0_update : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_re_V1_update : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_re_V0_update : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_re_V1_update : STD_LOGIC;
    signal DataOut_0_V_re_V1_update : STD_LOGIC;
    signal DataOut_1_V_re_V1_update : STD_LOGIC;
    signal p_Val2_29_fu_783_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_16_fu_1296_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_17_fu_1316_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_19_fu_1336_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_23_fu_1204_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_24_fu_1224_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_27_fu_1244_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_28_fu_1264_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_692_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_42_fu_1691_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_41_fu_1788_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_43_fu_1624_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1840_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal IsMovingAveragePowerOverThres_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal IsMovingRatioOverThres_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_737_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_41_fu_767_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_837_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_837_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_849_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_849_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_855_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_855_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_861_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_861_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_873_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_873_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_885_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_885_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_891_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_891_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_897_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_897_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_906_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_906_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_915_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_915_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_837_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_849_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_855_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_861_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_873_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_885_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_891_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_897_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_re_V_15_fu_1005_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_re_V_14_fu_1001_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_fu_1019_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_1015_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_4_fu_1032_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_3_fu_1029_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_1055_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1055_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1065_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1065_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1075_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1075_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1085_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1085_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_6_fu_1094_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_5_fu_1091_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_2_fu_1106_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_s_fu_1103_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_23_fu_1204_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57_temp: signed (18-1 downto 0);
    signal p_Val2_24_fu_1224_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57_temp: signed (18-1 downto 0);
    signal p_Val2_27_fu_1244_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57_temp: signed (18-1 downto 0);
    signal p_Val2_28_fu_1264_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57_temp: signed (18-1 downto 0);
    signal p_Val2_16_fu_1296_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58_temp: signed (18-1 downto 0);
    signal p_Val2_17_fu_1316_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58_temp: signed (18-1 downto 0);
    signal p_Val2_19_fu_1336_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58_temp: signed (18-1 downto 0);
    signal grp_fu_1357_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1357_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1367_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1367_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1380_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1380_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1389_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1389_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1398_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1398_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1407_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1407_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1380_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal grp_fu_1407_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_19_fu_1436_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_18_fu_1433_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_32_fu_1439_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_22_fu_1466_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_21_fu_1463_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_38_fu_1469_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_46_fu_1583_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp2_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1656_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_37_fu_1652_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_fu_1659_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_52_cast_fu_1665_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_53_cast_fu_1669_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_47_fu_1706_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1726_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_47_fu_1706_p3_temp: signed (40-1 downto 0);
    signal grp_fu_1726_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal FreqOffsetVectorMagPeak_V_temp: signed (27-1 downto 0);
    signal slt2_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal IsMovingRatioOverThres_0_not_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1726_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_837_ce : STD_LOGIC;
    signal grp_fu_849_ce : STD_LOGIC;
    signal grp_fu_855_ce : STD_LOGIC;
    signal grp_fu_861_ce : STD_LOGIC;
    signal grp_fu_873_ce : STD_LOGIC;
    signal grp_fu_885_ce : STD_LOGIC;
    signal grp_fu_891_ce : STD_LOGIC;
    signal grp_fu_897_ce : STD_LOGIC;
    signal grp_fu_906_ce : STD_LOGIC;
    signal grp_fu_915_ce : STD_LOGIC;
    signal grp_fu_1055_ce : STD_LOGIC;
    signal grp_fu_1065_ce : STD_LOGIC;
    signal grp_fu_1075_ce : STD_LOGIC;
    signal grp_fu_1085_ce : STD_LOGIC;
    signal grp_fu_1357_ce : STD_LOGIC;
    signal grp_fu_1367_ce : STD_LOGIC;
    signal grp_fu_1380_ce : STD_LOGIC;
    signal grp_fu_1389_ce : STD_LOGIC;
    signal grp_fu_1398_ce : STD_LOGIC;
    signal grp_fu_1407_ce : STD_LOGIC;
    signal grp_fu_1726_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_pprstidle_pp0 : STD_LOGIC;
    signal CorrDelayReg0_V_re_V_CorrDelayReg0_V_re_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal CorrDelayReg0_V_im_V_CorrDelayReg0_V_im_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal CorrDelayReg1_V_re_V_CorrDelayReg1_V_re_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal CorrDelayReg1_V_im_V_CorrDelayReg1_V_im_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal MovingAverageShiftReg_V_re_V_MovingAverageShiftReg_V_re_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal MovingAverageShiftReg_V_im_V_MovingAverageShiftReg_V_im_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_re_V_MovingAverageShiftRegAFC8_V_re_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal MovingAverageShiftRegAFC8_V_im_V_MovingAverageShiftRegAFC8_V_im_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_re_V_MovingAverageShiftRegAFC1_V_re_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal MovingAverageShiftRegAFC1_V_im_V_MovingAverageShiftRegAFC1_V_im_V_fifo_U_ap_dummy_ce : STD_LOGIC;
    signal ap_sig_bdd_5770 : BOOLEAN;
    signal ap_sig_bdd_5773 : BOOLEAN;
    signal ap_sig_bdd_5768 : BOOLEAN;
    signal ap_sig_bdd_4347 : BOOLEAN;
    signal ap_sig_bdd_4337 : BOOLEAN;
    signal ap_sig_bdd_2564 : BOOLEAN;
    signal ap_sig_bdd_5779 : BOOLEAN;
    signal ap_sig_bdd_5781 : BOOLEAN;
    signal ap_sig_bdd_3097 : BOOLEAN;
    signal ap_sig_bdd_4214 : BOOLEAN;
    signal ap_sig_bdd_4204 : BOOLEAN;
    signal ap_sig_bdd_5787 : BOOLEAN;
    signal ap_sig_bdd_5791 : BOOLEAN;
    signal ap_sig_bdd_2611 : BOOLEAN;
    signal ap_sig_bdd_2555 : BOOLEAN;
    signal ap_sig_bdd_2461 : BOOLEAN;
    signal ap_sig_bdd_746 : BOOLEAN;
    signal ap_sig_bdd_3699 : BOOLEAN;
    signal ap_sig_bdd_2251 : BOOLEAN;
    signal ap_sig_bdd_736 : BOOLEAN;
    signal ap_sig_bdd_2168 : BOOLEAN;
    signal ap_sig_bdd_3733 : BOOLEAN;

    component sync_sqrt_31_11_5_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (26 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (26 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component sync_sqrt_31_23_5_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (30 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component sync_mul_18s_18s_33_3 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component sync_mul_18s_18s_36_3 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component sync_mul_27s_27s_54_7 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component sync_mul_27s_18s_42_5 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component sync_mul_27s_13ns_40_5 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component sync_sdiv_41s_41s_41_44 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (40 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component FIFO_sync_CorrDelayReg0_V_re_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_CorrDelayReg0_V_im_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_CorrDelayReg1_V_re_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_CorrDelayReg1_V_im_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_MovingAverageShiftReg_V_re_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_MovingAverageShiftReg_V_im_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_MovingAverageShiftRegAFC8_V_re_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_MovingAverageShiftRegAFC8_V_im_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_MovingAverageShiftRegAFC1_V_re_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_sync_MovingAverageShiftRegAFC1_V_im_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_sync_sqrt_31_11_5_3_s_fu_662 : component sync_sqrt_31_11_5_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_V => grp_sync_sqrt_31_11_5_3_s_fu_662_x_V,
        ap_return => grp_sync_sqrt_31_11_5_3_s_fu_662_ap_return,
        ap_ce => grp_sync_sqrt_31_11_5_3_s_fu_662_ap_ce);

    grp_sync_sqrt_31_11_5_3_s_fu_667 : component sync_sqrt_31_11_5_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_V => grp_sync_sqrt_31_11_5_3_s_fu_667_x_V,
        ap_return => grp_sync_sqrt_31_11_5_3_s_fu_667_ap_return,
        ap_ce => grp_sync_sqrt_31_11_5_3_s_fu_667_ap_ce);

    grp_sync_sqrt_31_23_5_3_s_fu_672 : component sync_sqrt_31_23_5_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_V => grp_sync_sqrt_31_23_5_3_s_fu_672_x_V,
        ap_return => grp_sync_sqrt_31_23_5_3_s_fu_672_ap_return,
        ap_ce => grp_sync_sqrt_31_23_5_3_s_fu_672_ap_ce);

    grp_sync_sqrt_31_23_5_3_s_fu_677 : component sync_sqrt_31_23_5_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_V => grp_sync_sqrt_31_23_5_3_s_fu_677_x_V,
        ap_return => grp_sync_sqrt_31_23_5_3_s_fu_677_ap_return,
        ap_ce => grp_sync_sqrt_31_23_5_3_s_fu_677_ap_ce);

    sync_mul_18s_18s_33_3_U2 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 2,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_837_p0,
        din1 => grp_fu_837_p1,
        ce => grp_fu_837_ce,
        dout => grp_fu_837_p2);

    sync_mul_18s_18s_33_3_U3 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 3,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_849_p0,
        din1 => grp_fu_849_p1,
        ce => grp_fu_849_ce,
        dout => grp_fu_849_p2);

    sync_mul_18s_18s_33_3_U4 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 4,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_855_p0,
        din1 => grp_fu_855_p1,
        ce => grp_fu_855_ce,
        dout => grp_fu_855_p2);

    sync_mul_18s_18s_33_3_U5 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 5,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_861_p0,
        din1 => grp_fu_861_p1,
        ce => grp_fu_861_ce,
        dout => grp_fu_861_p2);

    sync_mul_18s_18s_33_3_U6 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 6,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_873_p0,
        din1 => grp_fu_873_p1,
        ce => grp_fu_873_ce,
        dout => grp_fu_873_p2);

    sync_mul_18s_18s_33_3_U7 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 7,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_885_p0,
        din1 => grp_fu_885_p1,
        ce => grp_fu_885_ce,
        dout => grp_fu_885_p2);

    sync_mul_18s_18s_33_3_U8 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 8,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_891_p0,
        din1 => grp_fu_891_p1,
        ce => grp_fu_891_ce,
        dout => grp_fu_891_p2);

    sync_mul_18s_18s_33_3_U9 : component sync_mul_18s_18s_33_3
    generic map (
        ID => 9,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_897_p0,
        din1 => grp_fu_897_p1,
        ce => grp_fu_897_ce,
        dout => grp_fu_897_p2);

    sync_mul_18s_18s_36_3_U10 : component sync_mul_18s_18s_36_3
    generic map (
        ID => 10,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_906_p0,
        din1 => grp_fu_906_p1,
        ce => grp_fu_906_ce,
        dout => grp_fu_906_p2);

    sync_mul_18s_18s_36_3_U11 : component sync_mul_18s_18s_36_3
    generic map (
        ID => 11,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_915_p0,
        din1 => grp_fu_915_p1,
        ce => grp_fu_915_ce,
        dout => grp_fu_915_p2);

    sync_mul_18s_18s_36_3_U12 : component sync_mul_18s_18s_36_3
    generic map (
        ID => 12,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1055_p0,
        din1 => grp_fu_1055_p1,
        ce => grp_fu_1055_ce,
        dout => grp_fu_1055_p2);

    sync_mul_18s_18s_36_3_U13 : component sync_mul_18s_18s_36_3
    generic map (
        ID => 13,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1065_p0,
        din1 => grp_fu_1065_p1,
        ce => grp_fu_1065_ce,
        dout => grp_fu_1065_p2);

    sync_mul_18s_18s_36_3_U14 : component sync_mul_18s_18s_36_3
    generic map (
        ID => 14,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1075_p0,
        din1 => grp_fu_1075_p1,
        ce => grp_fu_1075_ce,
        dout => grp_fu_1075_p2);

    sync_mul_18s_18s_36_3_U15 : component sync_mul_18s_18s_36_3
    generic map (
        ID => 15,
        NUM_STAGE => 3,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1085_p0,
        din1 => grp_fu_1085_p1,
        ce => grp_fu_1085_ce,
        dout => grp_fu_1085_p2);

    sync_mul_27s_27s_54_7_U16 : component sync_mul_27s_27s_54_7
    generic map (
        ID => 16,
        NUM_STAGE => 7,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        dout_WIDTH => 54)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1357_p0,
        din1 => grp_fu_1357_p1,
        ce => grp_fu_1357_ce,
        dout => grp_fu_1357_p2);

    sync_mul_27s_27s_54_7_U17 : component sync_mul_27s_27s_54_7
    generic map (
        ID => 17,
        NUM_STAGE => 7,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        dout_WIDTH => 54)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1367_p0,
        din1 => grp_fu_1367_p1,
        ce => grp_fu_1367_ce,
        dout => grp_fu_1367_p2);

    sync_mul_27s_18s_42_5_U18 : component sync_mul_27s_18s_42_5
    generic map (
        ID => 18,
        NUM_STAGE => 5,
        din0_WIDTH => 27,
        din1_WIDTH => 18,
        dout_WIDTH => 42)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1380_p0,
        din1 => grp_fu_1380_p1,
        ce => grp_fu_1380_ce,
        dout => grp_fu_1380_p2);

    sync_mul_27s_27s_54_7_U19 : component sync_mul_27s_27s_54_7
    generic map (
        ID => 19,
        NUM_STAGE => 7,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        dout_WIDTH => 54)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1389_p0,
        din1 => grp_fu_1389_p1,
        ce => grp_fu_1389_ce,
        dout => grp_fu_1389_p2);

    sync_mul_27s_27s_54_7_U20 : component sync_mul_27s_27s_54_7
    generic map (
        ID => 20,
        NUM_STAGE => 7,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        dout_WIDTH => 54)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1398_p0,
        din1 => grp_fu_1398_p1,
        ce => grp_fu_1398_ce,
        dout => grp_fu_1398_p2);

    sync_mul_27s_13ns_40_5_U21 : component sync_mul_27s_13ns_40_5
    generic map (
        ID => 21,
        NUM_STAGE => 5,
        din0_WIDTH => 27,
        din1_WIDTH => 13,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1407_p0,
        din1 => grp_fu_1407_p1,
        ce => grp_fu_1407_ce,
        dout => grp_fu_1407_p2);

    sync_sdiv_41s_41s_41_44_U22 : component sync_sdiv_41s_41s_41_44
    generic map (
        ID => 22,
        NUM_STAGE => 44,
        din0_WIDTH => 41,
        din1_WIDTH => 41,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1726_p0,
        din1 => grp_fu_1726_p1,
        ce => grp_fu_1726_ce,
        dout => grp_fu_1726_p2);

    CorrDelayReg0_V_re_V_CorrDelayReg0_V_re_V_fifo_U : component FIFO_sync_CorrDelayReg0_V_re_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => CorrDelayReg0_V_re_V_CorrDelayReg0_V_re_V_fifo_U_ap_dummy_ce,
        if_write_ce => CorrDelayReg0_V_re_V_CorrDelayReg0_V_re_V_fifo_U_ap_dummy_ce,
        if_din => CorrDelayReg0_V_re_V_din,
        if_full_n => CorrDelayReg0_V_re_V_full_n,
        if_write => CorrDelayReg0_V_re_V_write,
        if_dout => CorrDelayReg0_V_re_V_dout,
        if_empty_n => CorrDelayReg0_V_re_V_empty_n,
        if_read => CorrDelayReg0_V_re_V_read);

    CorrDelayReg0_V_im_V_CorrDelayReg0_V_im_V_fifo_U : component FIFO_sync_CorrDelayReg0_V_im_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => CorrDelayReg0_V_im_V_CorrDelayReg0_V_im_V_fifo_U_ap_dummy_ce,
        if_write_ce => CorrDelayReg0_V_im_V_CorrDelayReg0_V_im_V_fifo_U_ap_dummy_ce,
        if_din => CorrDelayReg0_V_im_V_din,
        if_full_n => CorrDelayReg0_V_im_V_full_n,
        if_write => CorrDelayReg0_V_im_V_write,
        if_dout => CorrDelayReg0_V_im_V_dout,
        if_empty_n => CorrDelayReg0_V_im_V_empty_n,
        if_read => CorrDelayReg0_V_im_V_read);

    CorrDelayReg1_V_re_V_CorrDelayReg1_V_re_V_fifo_U : component FIFO_sync_CorrDelayReg1_V_re_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => CorrDelayReg1_V_re_V_CorrDelayReg1_V_re_V_fifo_U_ap_dummy_ce,
        if_write_ce => CorrDelayReg1_V_re_V_CorrDelayReg1_V_re_V_fifo_U_ap_dummy_ce,
        if_din => CorrDelayReg1_V_re_V_din,
        if_full_n => CorrDelayReg1_V_re_V_full_n,
        if_write => CorrDelayReg1_V_re_V_write,
        if_dout => CorrDelayReg1_V_re_V_dout,
        if_empty_n => CorrDelayReg1_V_re_V_empty_n,
        if_read => CorrDelayReg1_V_re_V_read);

    CorrDelayReg1_V_im_V_CorrDelayReg1_V_im_V_fifo_U : component FIFO_sync_CorrDelayReg1_V_im_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => CorrDelayReg1_V_im_V_CorrDelayReg1_V_im_V_fifo_U_ap_dummy_ce,
        if_write_ce => CorrDelayReg1_V_im_V_CorrDelayReg1_V_im_V_fifo_U_ap_dummy_ce,
        if_din => CorrDelayReg1_V_im_V_din,
        if_full_n => CorrDelayReg1_V_im_V_full_n,
        if_write => CorrDelayReg1_V_im_V_write,
        if_dout => CorrDelayReg1_V_im_V_dout,
        if_empty_n => CorrDelayReg1_V_im_V_empty_n,
        if_read => CorrDelayReg1_V_im_V_read);

    MovingAverageShiftReg_V_re_V_MovingAverageShiftReg_V_re_V_fifo_U : component FIFO_sync_MovingAverageShiftReg_V_re_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => MovingAverageShiftReg_V_re_V_MovingAverageShiftReg_V_re_V_fifo_U_ap_dummy_ce,
        if_write_ce => MovingAverageShiftReg_V_re_V_MovingAverageShiftReg_V_re_V_fifo_U_ap_dummy_ce,
        if_din => MovingAverageShiftReg_V_re_V_din,
        if_full_n => MovingAverageShiftReg_V_re_V_full_n,
        if_write => MovingAverageShiftReg_V_re_V_write,
        if_dout => MovingAverageShiftReg_V_re_V_dout,
        if_empty_n => MovingAverageShiftReg_V_re_V_empty_n,
        if_read => MovingAverageShiftReg_V_re_V_read);

    MovingAverageShiftReg_V_im_V_MovingAverageShiftReg_V_im_V_fifo_U : component FIFO_sync_MovingAverageShiftReg_V_im_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => MovingAverageShiftReg_V_im_V_MovingAverageShiftReg_V_im_V_fifo_U_ap_dummy_ce,
        if_write_ce => MovingAverageShiftReg_V_im_V_MovingAverageShiftReg_V_im_V_fifo_U_ap_dummy_ce,
        if_din => MovingAverageShiftReg_V_im_V_din,
        if_full_n => MovingAverageShiftReg_V_im_V_full_n,
        if_write => MovingAverageShiftReg_V_im_V_write,
        if_dout => MovingAverageShiftReg_V_im_V_dout,
        if_empty_n => MovingAverageShiftReg_V_im_V_empty_n,
        if_read => MovingAverageShiftReg_V_im_V_read);

    MovingAverageShiftRegAFC8_V_re_V_MovingAverageShiftRegAFC8_V_re_V_fifo_U : component FIFO_sync_MovingAverageShiftRegAFC8_V_re_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => MovingAverageShiftRegAFC8_V_re_V_MovingAverageShiftRegAFC8_V_re_V_fifo_U_ap_dummy_ce,
        if_write_ce => MovingAverageShiftRegAFC8_V_re_V_MovingAverageShiftRegAFC8_V_re_V_fifo_U_ap_dummy_ce,
        if_din => MovingAverageShiftRegAFC8_V_re_V_din,
        if_full_n => MovingAverageShiftRegAFC8_V_re_V_full_n,
        if_write => MovingAverageShiftRegAFC8_V_re_V_write,
        if_dout => MovingAverageShiftRegAFC8_V_re_V_dout,
        if_empty_n => MovingAverageShiftRegAFC8_V_re_V_empty_n,
        if_read => MovingAverageShiftRegAFC8_V_re_V_read);

    MovingAverageShiftRegAFC8_V_im_V_MovingAverageShiftRegAFC8_V_im_V_fifo_U : component FIFO_sync_MovingAverageShiftRegAFC8_V_im_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => MovingAverageShiftRegAFC8_V_im_V_MovingAverageShiftRegAFC8_V_im_V_fifo_U_ap_dummy_ce,
        if_write_ce => MovingAverageShiftRegAFC8_V_im_V_MovingAverageShiftRegAFC8_V_im_V_fifo_U_ap_dummy_ce,
        if_din => MovingAverageShiftRegAFC8_V_im_V_din,
        if_full_n => MovingAverageShiftRegAFC8_V_im_V_full_n,
        if_write => MovingAverageShiftRegAFC8_V_im_V_write,
        if_dout => MovingAverageShiftRegAFC8_V_im_V_dout,
        if_empty_n => MovingAverageShiftRegAFC8_V_im_V_empty_n,
        if_read => MovingAverageShiftRegAFC8_V_im_V_read);

    MovingAverageShiftRegAFC1_V_re_V_MovingAverageShiftRegAFC1_V_re_V_fifo_U : component FIFO_sync_MovingAverageShiftRegAFC1_V_re_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => MovingAverageShiftRegAFC1_V_re_V_MovingAverageShiftRegAFC1_V_re_V_fifo_U_ap_dummy_ce,
        if_write_ce => MovingAverageShiftRegAFC1_V_re_V_MovingAverageShiftRegAFC1_V_re_V_fifo_U_ap_dummy_ce,
        if_din => MovingAverageShiftRegAFC1_V_re_V_din,
        if_full_n => MovingAverageShiftRegAFC1_V_re_V_full_n,
        if_write => MovingAverageShiftRegAFC1_V_re_V_write,
        if_dout => MovingAverageShiftRegAFC1_V_re_V_dout,
        if_empty_n => MovingAverageShiftRegAFC1_V_re_V_empty_n,
        if_read => MovingAverageShiftRegAFC1_V_re_V_read);

    MovingAverageShiftRegAFC1_V_im_V_MovingAverageShiftRegAFC1_V_im_V_fifo_U : component FIFO_sync_MovingAverageShiftRegAFC1_V_im_V
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => MovingAverageShiftRegAFC1_V_im_V_MovingAverageShiftRegAFC1_V_im_V_fifo_U_ap_dummy_ce,
        if_write_ce => MovingAverageShiftRegAFC1_V_im_V_MovingAverageShiftRegAFC1_V_im_V_fifo_U_ap_dummy_ce,
        if_din => MovingAverageShiftRegAFC1_V_im_V_din,
        if_full_n => MovingAverageShiftRegAFC1_V_im_V_full_n,
        if_write => MovingAverageShiftRegAFC1_V_im_V_write,
        if_dout => MovingAverageShiftRegAFC1_V_im_V_dout,
        if_empty_n => MovingAverageShiftRegAFC1_V_im_V_empty_n,
        if_read => MovingAverageShiftRegAFC1_V_im_V_read);





    -- DataIn_0_im_V_ap_vld_preg assign process. --
    DataIn_0_im_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_0_im_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    DataIn_0_im_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = DataIn_0_im_V_ap_vld)) then 
                    DataIn_0_im_V_ap_vld_preg <= DataIn_0_im_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    -- DataIn_0_im_V_preg assign process. --
    DataIn_0_im_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_0_im_V_preg <= ap_const_lv18_0;
            else
                if ((ap_const_logic_1 = DataIn_0_im_V_ap_vld)) then 
                    DataIn_0_im_V_preg <= DataIn_0_im_V;
                end if; 
            end if;
        end if;
    end process;


    -- DataIn_0_re_V_ap_vld_preg assign process. --
    DataIn_0_re_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_0_re_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    DataIn_0_re_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = DataIn_0_re_V_ap_vld)) then 
                    DataIn_0_re_V_ap_vld_preg <= DataIn_0_re_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    -- DataIn_0_re_V_preg assign process. --
    DataIn_0_re_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_0_re_V_preg <= ap_const_lv18_0;
            else
                if ((ap_const_logic_1 = DataIn_0_re_V_ap_vld)) then 
                    DataIn_0_re_V_preg <= DataIn_0_re_V;
                end if; 
            end if;
        end if;
    end process;


    -- DataIn_1_im_V_ap_vld_preg assign process. --
    DataIn_1_im_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_1_im_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    DataIn_1_im_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = DataIn_1_im_V_ap_vld)) then 
                    DataIn_1_im_V_ap_vld_preg <= DataIn_1_im_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    -- DataIn_1_im_V_preg assign process. --
    DataIn_1_im_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_1_im_V_preg <= ap_const_lv18_0;
            else
                if ((ap_const_logic_1 = DataIn_1_im_V_ap_vld)) then 
                    DataIn_1_im_V_preg <= DataIn_1_im_V;
                end if; 
            end if;
        end if;
    end process;


    -- DataIn_1_re_V_ap_vld_preg assign process. --
    DataIn_1_re_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_1_re_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    DataIn_1_re_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = DataIn_1_re_V_ap_vld)) then 
                    DataIn_1_re_V_ap_vld_preg <= DataIn_1_re_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    -- DataIn_1_re_V_preg assign process. --
    DataIn_1_re_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                DataIn_1_re_V_preg <= ap_const_lv18_0;
            else
                if ((ap_const_logic_1 = DataIn_1_re_V_ap_vld)) then 
                    DataIn_1_re_V_preg <= DataIn_1_re_V;
                end if; 
            end if;
        end if;
    end process;


    -- FirstDetect assign process. --
    FirstDetect_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                FirstDetect <= ap_const_lv1_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = tmp_24_fu_1544_p2)) and (ap_const_lv1_0 = FirstDetect_load_load_fu_1768_p1) and (ap_const_lv1_0 = tmp_26_fu_1776_p2) and not((ap_const_lv1_0 = tmp_29_fu_1782_p2)))) then 
                    FirstDetect <= ap_const_lv1_1;
                end if; 
            end if;
        end if;
    end process;


    -- FreqOffsetValue_V assign process. --
    FreqOffsetValue_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                FreqOffsetValue_V(9) <= '0';
                FreqOffsetValue_V(10) <= '0';
                FreqOffsetValue_V(11) <= '0';
                FreqOffsetValue_V(12) <= '0';
                FreqOffsetValue_V(13) <= '0';
                FreqOffsetValue_V(14) <= '0';
                FreqOffsetValue_V(15) <= '0';
                FreqOffsetValue_V(16) <= '0';
                FreqOffsetValue_V(17) <= '0';
                FreqOffsetValue_V(18) <= '0';
                FreqOffsetValue_V(19) <= '0';
                FreqOffsetValue_V(20) <= '0';
                FreqOffsetValue_V(21) <= '0';
                FreqOffsetValue_V(22) <= '0';
                FreqOffsetValue_V(23) <= '0';
                FreqOffsetValue_V(24) <= '0';
            else
                if (ap_sig_bdd_5768) then
                    if (ap_sig_bdd_5773) then 
                        FreqOffsetValue_V(9) <= tmp_36_fu_1840_p3(9);
                        FreqOffsetValue_V(10) <= tmp_36_fu_1840_p3(10);
                        FreqOffsetValue_V(11) <= tmp_36_fu_1840_p3(11);
                        FreqOffsetValue_V(12) <= tmp_36_fu_1840_p3(12);
                        FreqOffsetValue_V(13) <= tmp_36_fu_1840_p3(13);
                        FreqOffsetValue_V(14) <= tmp_36_fu_1840_p3(14);
                        FreqOffsetValue_V(15) <= tmp_36_fu_1840_p3(15);
                        FreqOffsetValue_V(16) <= tmp_36_fu_1840_p3(16);
                        FreqOffsetValue_V(17) <= tmp_36_fu_1840_p3(17);
                        FreqOffsetValue_V(18) <= tmp_36_fu_1840_p3(18);
                        FreqOffsetValue_V(19) <= tmp_36_fu_1840_p3(19);
                        FreqOffsetValue_V(20) <= tmp_36_fu_1840_p3(20);
                        FreqOffsetValue_V(21) <= tmp_36_fu_1840_p3(21);
                        FreqOffsetValue_V(22) <= tmp_36_fu_1840_p3(22);
                        FreqOffsetValue_V(23) <= tmp_36_fu_1840_p3(23);
                        FreqOffsetValue_V(24) <= tmp_36_fu_1840_p3(24);
                    elsif (ap_sig_bdd_5770) then 
                        FreqOffsetValue_V(9) <= '0';
                        FreqOffsetValue_V(10) <= '0';
                        FreqOffsetValue_V(11) <= '0';
                        FreqOffsetValue_V(12) <= '0';
                        FreqOffsetValue_V(13) <= '0';
                        FreqOffsetValue_V(14) <= '0';
                        FreqOffsetValue_V(15) <= '0';
                        FreqOffsetValue_V(16) <= '0';
                        FreqOffsetValue_V(17) <= '0';
                        FreqOffsetValue_V(18) <= '0';
                        FreqOffsetValue_V(19) <= '0';
                        FreqOffsetValue_V(20) <= '0';
                        FreqOffsetValue_V(21) <= '0';
                        FreqOffsetValue_V(22) <= '0';
                        FreqOffsetValue_V(23) <= '0';
                        FreqOffsetValue_V(24) <= '0';
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- MovingAverageResultPower_V assign process. --
    MovingAverageResultPower_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MovingAverageResultPower_V <= ap_const_lv27_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it58) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    MovingAverageResultPower_V <= p_Val2_19_fu_1336_p2;
                end if; 
            end if;
        end if;
    end process;


    -- MovingAverageResultProdForFreqOffset1_im_V assign process. --
    MovingAverageResultProdForFreqOffset1_im_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MovingAverageResultProdForFreqOffset1_im_V <= ap_const_lv27_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it57) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    MovingAverageResultProdForFreqOffset1_im_V <= p_Val2_28_fu_1264_p2;
                end if; 
            end if;
        end if;
    end process;


    -- MovingAverageResultProdForFreqOffset1_re_V assign process. --
    MovingAverageResultProdForFreqOffset1_re_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MovingAverageResultProdForFreqOffset1_re_V <= ap_const_lv27_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it57) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    MovingAverageResultProdForFreqOffset1_re_V <= p_Val2_27_fu_1244_p2;
                end if; 
            end if;
        end if;
    end process;


    -- MovingAverageResultProdForFreqOffset8_im_V assign process. --
    MovingAverageResultProdForFreqOffset8_im_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MovingAverageResultProdForFreqOffset8_im_V <= ap_const_lv27_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it57) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    MovingAverageResultProdForFreqOffset8_im_V <= p_Val2_24_fu_1224_p2;
                end if; 
            end if;
        end if;
    end process;


    -- MovingAverageResultProdForFreqOffset8_re_V assign process. --
    MovingAverageResultProdForFreqOffset8_re_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MovingAverageResultProdForFreqOffset8_re_V <= ap_const_lv27_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it57) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    MovingAverageResultProdForFreqOffset8_re_V <= p_Val2_23_fu_1204_p2;
                end if; 
            end if;
        end if;
    end process;


    -- MovingAverageResultProd_im_V assign process. --
    MovingAverageResultProd_im_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MovingAverageResultProd_im_V <= ap_const_lv27_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it58) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    MovingAverageResultProd_im_V <= p_Val2_17_fu_1316_p2;
                end if; 
            end if;
        end if;
    end process;


    -- MovingAverageResultProd_re_V assign process. --
    MovingAverageResultProd_re_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                MovingAverageResultProd_re_V <= ap_const_lv27_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it58) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    MovingAverageResultProd_re_V <= p_Val2_16_fu_1296_p2;
                end if; 
            end if;
        end if;
    end process;


    -- SignalDetectCnt_V assign process. --
    SignalDetectCnt_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                SignalDetectCnt_V <= ap_const_lv13_0;
            else
                if (ap_sig_bdd_3097) then
                    if (ap_sig_bdd_5781) then 
                        SignalDetectCnt_V <= ap_const_lv13_1;
                    elsif (ap_sig_bdd_5779) then 
                        SignalDetectCnt_V <= p_Val2_41_fu_1788_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- StatusFSMCnt_V assign process. --
    StatusFSMCnt_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                StatusFSMCnt_V <= ap_const_lv11_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = tmp_8_fu_753_p2)))) then 
                    StatusFSMCnt_V <= p_Val2_29_fu_783_p2;
                end if; 
            end if;
        end if;
    end process;


    -- StatusFSM_V assign process. --
    StatusFSM_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                StatusFSM_V <= ap_const_lv2_0;
            else
                if (ap_sig_bdd_2564) then
                    if (ap_sig_bdd_4337) then 
                        StatusFSM_V <= ap_const_lv2_1;
                    elsif (ap_sig_bdd_4204) then 
                        StatusFSM_V <= ap_const_lv2_2;
                    elsif (ap_sig_bdd_4214) then 
                        StatusFSM_V <= ap_const_lv2_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it100 assign process. --
    ap_reg_ppiten_pp0_it100_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it100 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it100 <= ap_reg_ppiten_pp0_it99;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it101 assign process. --
    ap_reg_ppiten_pp0_it101_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it101 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it101 <= ap_reg_ppiten_pp0_it100;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it102 assign process. --
    ap_reg_ppiten_pp0_it102_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it102 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it102 <= ap_reg_ppiten_pp0_it101;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it103 assign process. --
    ap_reg_ppiten_pp0_it103_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it103 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it103 <= ap_reg_ppiten_pp0_it102;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it104 assign process. --
    ap_reg_ppiten_pp0_it104_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it104 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it104 <= ap_reg_ppiten_pp0_it103;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it105 assign process. --
    ap_reg_ppiten_pp0_it105_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it105 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it105 <= ap_reg_ppiten_pp0_it104;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it106 assign process. --
    ap_reg_ppiten_pp0_it106_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it106 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it106 <= ap_reg_ppiten_pp0_it105;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it107 assign process. --
    ap_reg_ppiten_pp0_it107_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it107 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it107 <= ap_reg_ppiten_pp0_it106;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it108 assign process. --
    ap_reg_ppiten_pp0_it108_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it108 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it108 <= ap_reg_ppiten_pp0_it107;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it109 assign process. --
    ap_reg_ppiten_pp0_it109_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it109 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it109 <= ap_reg_ppiten_pp0_it108;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it110 assign process. --
    ap_reg_ppiten_pp0_it110_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it110 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it110 <= ap_reg_ppiten_pp0_it109;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it111 assign process. --
    ap_reg_ppiten_pp0_it111_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it111 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it111 <= ap_reg_ppiten_pp0_it110;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it112 assign process. --
    ap_reg_ppiten_pp0_it112_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it112 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it112 <= ap_reg_ppiten_pp0_it111;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it113 assign process. --
    ap_reg_ppiten_pp0_it113_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it113 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it113 <= ap_reg_ppiten_pp0_it112;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it114 assign process. --
    ap_reg_ppiten_pp0_it114_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it114 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it114 <= ap_reg_ppiten_pp0_it113;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it115 assign process. --
    ap_reg_ppiten_pp0_it115_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it115 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it115 <= ap_reg_ppiten_pp0_it114;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it116 assign process. --
    ap_reg_ppiten_pp0_it116_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it116 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it116 <= ap_reg_ppiten_pp0_it115;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it117 assign process. --
    ap_reg_ppiten_pp0_it117_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it117 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it117 <= ap_reg_ppiten_pp0_it116;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it118 assign process. --
    ap_reg_ppiten_pp0_it118_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it118 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it118 <= ap_reg_ppiten_pp0_it117;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it119 assign process. --
    ap_reg_ppiten_pp0_it119_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it119 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it119 <= ap_reg_ppiten_pp0_it118;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it120 assign process. --
    ap_reg_ppiten_pp0_it120_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it120 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it120 <= ap_reg_ppiten_pp0_it119;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it121 assign process. --
    ap_reg_ppiten_pp0_it121_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it121 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it121 <= ap_reg_ppiten_pp0_it120;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it122 assign process. --
    ap_reg_ppiten_pp0_it122_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it122 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it122 <= ap_reg_ppiten_pp0_it121;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it123 assign process. --
    ap_reg_ppiten_pp0_it123_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it123 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it123 <= ap_reg_ppiten_pp0_it122;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it124 assign process. --
    ap_reg_ppiten_pp0_it124_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it124 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it124 <= ap_reg_ppiten_pp0_it123;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it125 assign process. --
    ap_reg_ppiten_pp0_it125_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it125 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it125 <= ap_reg_ppiten_pp0_it124;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it126 assign process. --
    ap_reg_ppiten_pp0_it126_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it126 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it126 <= ap_reg_ppiten_pp0_it125;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it127 assign process. --
    ap_reg_ppiten_pp0_it127_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it127 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it127 <= ap_reg_ppiten_pp0_it126;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it128 assign process. --
    ap_reg_ppiten_pp0_it128_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it128 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it128 <= ap_reg_ppiten_pp0_it127;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it129 assign process. --
    ap_reg_ppiten_pp0_it129_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it129 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it129 <= ap_reg_ppiten_pp0_it128;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it130 assign process. --
    ap_reg_ppiten_pp0_it130_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it130 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it130 <= ap_reg_ppiten_pp0_it129;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it131 assign process. --
    ap_reg_ppiten_pp0_it131_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it131 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it131 <= ap_reg_ppiten_pp0_it130;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it132 assign process. --
    ap_reg_ppiten_pp0_it132_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it132 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it132 <= ap_reg_ppiten_pp0_it131;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it133 assign process. --
    ap_reg_ppiten_pp0_it133_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it133 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it133 <= ap_reg_ppiten_pp0_it132;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it134 assign process. --
    ap_reg_ppiten_pp0_it134_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it134 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it134 <= ap_reg_ppiten_pp0_it133;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it135 assign process. --
    ap_reg_ppiten_pp0_it135_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it135 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it135 <= ap_reg_ppiten_pp0_it134;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it136 assign process. --
    ap_reg_ppiten_pp0_it136_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it136 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it136 <= ap_reg_ppiten_pp0_it135;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it137 assign process. --
    ap_reg_ppiten_pp0_it137_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it137 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it137 <= ap_reg_ppiten_pp0_it136;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it138 assign process. --
    ap_reg_ppiten_pp0_it138_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it138 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it138 <= ap_reg_ppiten_pp0_it137;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it139 assign process. --
    ap_reg_ppiten_pp0_it139_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it139 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it139 <= ap_reg_ppiten_pp0_it138;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it140 assign process. --
    ap_reg_ppiten_pp0_it140_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it140 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it140 <= ap_reg_ppiten_pp0_it139;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it141 assign process. --
    ap_reg_ppiten_pp0_it141_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it141 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it141 <= ap_reg_ppiten_pp0_it140;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it142 assign process. --
    ap_reg_ppiten_pp0_it142_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it142 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it142 <= ap_reg_ppiten_pp0_it141;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it143 assign process. --
    ap_reg_ppiten_pp0_it143_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it143 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it143 <= ap_reg_ppiten_pp0_it142;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it144 assign process. --
    ap_reg_ppiten_pp0_it144_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it144 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it144 <= ap_reg_ppiten_pp0_it143;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it145 assign process. --
    ap_reg_ppiten_pp0_it145_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it145 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it145 <= ap_reg_ppiten_pp0_it144;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it146 assign process. --
    ap_reg_ppiten_pp0_it146_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it146 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it146 <= ap_reg_ppiten_pp0_it145;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it147 assign process. --
    ap_reg_ppiten_pp0_it147_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it147 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it147 <= ap_reg_ppiten_pp0_it146;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it148 assign process. --
    ap_reg_ppiten_pp0_it148_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it148 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it148 <= ap_reg_ppiten_pp0_it147;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it17 assign process. --
    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it18 assign process. --
    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it19 assign process. --
    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it20 assign process. --
    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it21 assign process. --
    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it22 assign process. --
    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it23 assign process. --
    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it24 assign process. --
    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it25 assign process. --
    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it26 assign process. --
    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it27 assign process. --
    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it28 assign process. --
    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it29 assign process. --
    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it30 assign process. --
    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it31 assign process. --
    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it32 assign process. --
    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it33 assign process. --
    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it34 assign process. --
    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it35 assign process. --
    ap_reg_ppiten_pp0_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it36 assign process. --
    ap_reg_ppiten_pp0_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it37 assign process. --
    ap_reg_ppiten_pp0_it37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it38 assign process. --
    ap_reg_ppiten_pp0_it38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it39 assign process. --
    ap_reg_ppiten_pp0_it39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it40 assign process. --
    ap_reg_ppiten_pp0_it40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it41 assign process. --
    ap_reg_ppiten_pp0_it41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it42 assign process. --
    ap_reg_ppiten_pp0_it42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it43 assign process. --
    ap_reg_ppiten_pp0_it43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it44 assign process. --
    ap_reg_ppiten_pp0_it44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it45 assign process. --
    ap_reg_ppiten_pp0_it45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it46 assign process. --
    ap_reg_ppiten_pp0_it46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it47 assign process. --
    ap_reg_ppiten_pp0_it47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it48 assign process. --
    ap_reg_ppiten_pp0_it48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it49 assign process. --
    ap_reg_ppiten_pp0_it49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it50 assign process. --
    ap_reg_ppiten_pp0_it50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it51 assign process. --
    ap_reg_ppiten_pp0_it51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it52 assign process. --
    ap_reg_ppiten_pp0_it52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it53 assign process. --
    ap_reg_ppiten_pp0_it53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it54 assign process. --
    ap_reg_ppiten_pp0_it54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it55 assign process. --
    ap_reg_ppiten_pp0_it55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it56 assign process. --
    ap_reg_ppiten_pp0_it56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it57 assign process. --
    ap_reg_ppiten_pp0_it57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it58 assign process. --
    ap_reg_ppiten_pp0_it58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it59 assign process. --
    ap_reg_ppiten_pp0_it59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it60 assign process. --
    ap_reg_ppiten_pp0_it60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it61 assign process. --
    ap_reg_ppiten_pp0_it61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it62 assign process. --
    ap_reg_ppiten_pp0_it62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it63 assign process. --
    ap_reg_ppiten_pp0_it63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it63 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it63 <= ap_reg_ppiten_pp0_it62;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it64 assign process. --
    ap_reg_ppiten_pp0_it64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it64 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it64 <= ap_reg_ppiten_pp0_it63;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it65 assign process. --
    ap_reg_ppiten_pp0_it65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it65 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it65 <= ap_reg_ppiten_pp0_it64;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it66 assign process. --
    ap_reg_ppiten_pp0_it66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it66 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it66 <= ap_reg_ppiten_pp0_it65;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it67 assign process. --
    ap_reg_ppiten_pp0_it67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it67 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it67 <= ap_reg_ppiten_pp0_it66;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it68 assign process. --
    ap_reg_ppiten_pp0_it68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it68 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it68 <= ap_reg_ppiten_pp0_it67;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it69 assign process. --
    ap_reg_ppiten_pp0_it69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it69 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it69 <= ap_reg_ppiten_pp0_it68;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it70 assign process. --
    ap_reg_ppiten_pp0_it70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it70 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it70 <= ap_reg_ppiten_pp0_it69;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it71 assign process. --
    ap_reg_ppiten_pp0_it71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it71 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it71 <= ap_reg_ppiten_pp0_it70;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it72 assign process. --
    ap_reg_ppiten_pp0_it72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it72 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it72 <= ap_reg_ppiten_pp0_it71;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it73 assign process. --
    ap_reg_ppiten_pp0_it73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it73 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it73 <= ap_reg_ppiten_pp0_it72;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it74 assign process. --
    ap_reg_ppiten_pp0_it74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it74 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it74 <= ap_reg_ppiten_pp0_it73;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it75 assign process. --
    ap_reg_ppiten_pp0_it75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it75 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it75 <= ap_reg_ppiten_pp0_it74;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it76 assign process. --
    ap_reg_ppiten_pp0_it76_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it76 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it76 <= ap_reg_ppiten_pp0_it75;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it77 assign process. --
    ap_reg_ppiten_pp0_it77_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it77 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it77 <= ap_reg_ppiten_pp0_it76;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it78 assign process. --
    ap_reg_ppiten_pp0_it78_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it78 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it78 <= ap_reg_ppiten_pp0_it77;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it79 assign process. --
    ap_reg_ppiten_pp0_it79_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it79 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it79 <= ap_reg_ppiten_pp0_it78;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it80 assign process. --
    ap_reg_ppiten_pp0_it80_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it80 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it80 <= ap_reg_ppiten_pp0_it79;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it81 assign process. --
    ap_reg_ppiten_pp0_it81_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it81 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it81 <= ap_reg_ppiten_pp0_it80;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it82 assign process. --
    ap_reg_ppiten_pp0_it82_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it82 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it82 <= ap_reg_ppiten_pp0_it81;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it83 assign process. --
    ap_reg_ppiten_pp0_it83_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it83 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it83 <= ap_reg_ppiten_pp0_it82;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it84 assign process. --
    ap_reg_ppiten_pp0_it84_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it84 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it84 <= ap_reg_ppiten_pp0_it83;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it85 assign process. --
    ap_reg_ppiten_pp0_it85_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it85 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it85 <= ap_reg_ppiten_pp0_it84;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it86 assign process. --
    ap_reg_ppiten_pp0_it86_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it86 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it86 <= ap_reg_ppiten_pp0_it85;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it87 assign process. --
    ap_reg_ppiten_pp0_it87_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it87 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it87 <= ap_reg_ppiten_pp0_it86;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it88 assign process. --
    ap_reg_ppiten_pp0_it88_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it88 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it88 <= ap_reg_ppiten_pp0_it87;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it89 assign process. --
    ap_reg_ppiten_pp0_it89_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it89 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it89 <= ap_reg_ppiten_pp0_it88;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it90 assign process. --
    ap_reg_ppiten_pp0_it90_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it90 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it90 <= ap_reg_ppiten_pp0_it89;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it91 assign process. --
    ap_reg_ppiten_pp0_it91_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it91 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it91 <= ap_reg_ppiten_pp0_it90;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it92 assign process. --
    ap_reg_ppiten_pp0_it92_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it92 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it92 <= ap_reg_ppiten_pp0_it91;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it93 assign process. --
    ap_reg_ppiten_pp0_it93_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it93 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it93 <= ap_reg_ppiten_pp0_it92;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it94 assign process. --
    ap_reg_ppiten_pp0_it94_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it94 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it94 <= ap_reg_ppiten_pp0_it93;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it95 assign process. --
    ap_reg_ppiten_pp0_it95_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it95 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it95 <= ap_reg_ppiten_pp0_it94;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it96 assign process. --
    ap_reg_ppiten_pp0_it96_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it96 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it96 <= ap_reg_ppiten_pp0_it95;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it97 assign process. --
    ap_reg_ppiten_pp0_it97_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it97 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it97 <= ap_reg_ppiten_pp0_it96;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it98 assign process. --
    ap_reg_ppiten_pp0_it98_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it98 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it98 <= ap_reg_ppiten_pp0_it97;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it99 assign process. --
    ap_reg_ppiten_pp0_it99_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it99 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
                    ap_reg_ppiten_pp0_it99 <= ap_reg_ppiten_pp0_it98;
                end if; 
            end if;
        end if;
    end process;


    -- PeakIndex_V assign process. --
    PeakIndex_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2564) then
                if (ap_sig_bdd_4337) then 
                    PeakIndex_V <= ap_const_lv13_0;
                elsif (ap_sig_bdd_4347) then 
                    PeakIndex_V <= grp_fu_692_p2;
                end if;
            end if; 
        end if;
    end process;

    -- PeakSearchCnt_V assign process. --
    PeakSearchCnt_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = tmp_24_fu_1544_p2)) and not((ap_const_lv1_0 = FirstDetect_load_load_fu_1768_p1)) and not((ap_const_lv1_0 = brmerge_demorgan_fu_724_p2)))) then 
                PeakSearchCnt_V <= ap_const_lv13_0;
            elsif (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and not((ap_const_lv1_0 = tmp_30_fu_1647_p2)))) then 
                PeakSearchCnt_V <= p_Val2_42_fu_1691_p2;
            elsif ((((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and not((ap_const_lv1_0 = tmp_27_fu_1642_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and (ap_const_lv1_0 = tmp_30_fu_1647_p2) and (ap_const_lv1_0 = tmp_39_fu_1673_p2)))) then 
                PeakSearchCnt_V <= grp_fu_692_p2;
            end if; 
        end if;
    end process;

    -- TrackingOFDMSymbolCnt_V assign process. --
    TrackingOFDMSymbolCnt_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2611) then
                if (ap_sig_bdd_5791) then 
                    TrackingOFDMSymbolCnt_V <= ap_const_lv3_0;
                elsif (ap_sig_bdd_5787) then 
                    TrackingOFDMSymbolCnt_V <= p_Val2_43_fu_1624_p2;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103 assign process. --
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2555) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it101)) then 
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(0) <= phitmp3_fu_1519_p3(0);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(7) <= phitmp3_fu_1519_p3(7);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(8) <= phitmp3_fu_1519_p3(8);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(9) <= phitmp3_fu_1519_p3(9);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(10) <= phitmp3_fu_1519_p3(10);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(11) <= phitmp3_fu_1519_p3(11);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(12) <= phitmp3_fu_1519_p3(12);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(13) <= phitmp3_fu_1519_p3(13);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(14) <= phitmp3_fu_1519_p3(14);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(15) <= phitmp3_fu_1519_p3(15);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(16) <= phitmp3_fu_1519_p3(16);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(17) <= phitmp3_fu_1519_p3(17);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(18) <= phitmp3_fu_1519_p3(18);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(19) <= phitmp3_fu_1519_p3(19);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(20) <= phitmp3_fu_1519_p3(20);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(21) <= phitmp3_fu_1519_p3(21);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(22) <= phitmp3_fu_1519_p3(22);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(23) <= phitmp3_fu_1519_p3(23);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(24) <= phitmp3_fu_1519_p3(24);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(25) <= phitmp3_fu_1519_p3(25);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(26) <= phitmp3_fu_1519_p3(26);
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(0);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(7) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(7);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(8) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(8);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(9) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(9);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(10) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(10);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(11) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(11);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(12) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(12);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(13) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(13);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(14) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(14);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(15) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(15);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(16) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(16);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(17) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(17);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(18) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(18);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(19) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(19);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(20) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(20);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(21) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(21);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(22) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(22);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(23) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(23);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(24) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(24);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(25) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(25);
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(26) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(26);
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it66 assign process. --
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2461) then
                if (not((ap_const_lv1_0 = tmp_44_fu_1485_p3))) then 
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it66(0) <= '0';
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it66(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it65(0);
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it1 assign process. --
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_746) then
                if (not((ap_const_lv1_0 = icmp_fu_747_p2))) then 
                    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it1(0) <= '0';
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it1(0) <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it0(0);
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7 assign process. --
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_3699) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it5)) then 
                    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7 <= agg_result_im_V_write_assign_reg_2087;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7 <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it1 assign process. --
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_746) then
                if (not((ap_const_lv1_0 = icmp_fu_747_p2))) then 
                    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it1(0) <= '0';
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it1(0) <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it0(0);
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7 assign process. --
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_3699) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it5)) then 
                    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7 <= agg_result_re_V_write_assign_reg_2082;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7 <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58 assign process. --
    ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2251) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it56))) then 
                    ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58 <= reg_728;
                elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it56)) then 
                    ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58 <= p_Val2_s_99_fu_1191_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58 <= ap_reg_phiprechg_p_Val2_12_reg_557pp0_it57;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58 assign process. --
    ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2251) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it56))) then 
                    ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it56;
                elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it56)) then 
                    ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58 <= tmp_im_V_6_fu_1186_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58 <= ap_reg_phiprechg_p_Val2_13_reg_566pp0_it57;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58 assign process. --
    ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2251) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it56))) then 
                    ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it56;
                elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it56)) then 
                    ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58 <= tmp_re_V_7_fu_1181_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58 <= ap_reg_phiprechg_p_Val2_14_reg_576pp0_it57;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57 assign process. --
    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_736) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_1932_pp0_it55))) then 
                    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57 <= tmp_im_V_9_fu_1166_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it56;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_20_reg_517pp0_it8 assign process. --
    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2168) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_1932_pp0_it6)) then 
                    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it8 <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it8 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it7;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57 assign process. --
    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_736) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_1932_pp0_it55))) then 
                    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57 <= tmp_re_V_9_fu_1161_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it56;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_22_reg_527pp0_it8 assign process. --
    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2168) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_1932_pp0_it6)) then 
                    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it8 <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it8 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it7;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57 assign process. --
    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_736) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_icmp1_reg_1936_pp0_it55)) then 
                    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57 <= tmp_im_V_11_fu_1176_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it56;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_25_reg_537pp0_it8 assign process. --
    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2168) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_icmp1_reg_1936_pp0_it6))) then 
                    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it8 <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it8 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it7;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57 assign process. --
    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_736) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_icmp1_reg_1936_pp0_it55)) then 
                    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57 <= tmp_re_V_11_fu_1171_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it56;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_p_Val2_26_reg_547pp0_it8 assign process. --
    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2168) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_icmp1_reg_1936_pp0_it6))) then 
                    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it8 <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it8 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it7;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it66 assign process. --
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2461) then
                if (not((ap_const_lv1_0 = tmp_42_fu_1455_p3))) then 
                    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it66(0) <= '0';
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it66(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it65(0);
                end if;
            end if; 
        end if;
    end process;

    -- tmp_abs_V_reg_586 assign process. --
    tmp_abs_V_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_2555) then
                if ((ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it101)) then 
                    tmp_abs_V_reg_586(0) <= phitmp1_fu_1501_p3(0);
                    tmp_abs_V_reg_586(7) <= phitmp1_fu_1501_p3(7);
                    tmp_abs_V_reg_586(8) <= phitmp1_fu_1501_p3(8);
                    tmp_abs_V_reg_586(9) <= phitmp1_fu_1501_p3(9);
                    tmp_abs_V_reg_586(10) <= phitmp1_fu_1501_p3(10);
                    tmp_abs_V_reg_586(11) <= phitmp1_fu_1501_p3(11);
                    tmp_abs_V_reg_586(12) <= phitmp1_fu_1501_p3(12);
                    tmp_abs_V_reg_586(13) <= phitmp1_fu_1501_p3(13);
                    tmp_abs_V_reg_586(14) <= phitmp1_fu_1501_p3(14);
                    tmp_abs_V_reg_586(15) <= phitmp1_fu_1501_p3(15);
                    tmp_abs_V_reg_586(16) <= phitmp1_fu_1501_p3(16);
                    tmp_abs_V_reg_586(17) <= phitmp1_fu_1501_p3(17);
                    tmp_abs_V_reg_586(18) <= phitmp1_fu_1501_p3(18);
                    tmp_abs_V_reg_586(19) <= phitmp1_fu_1501_p3(19);
                    tmp_abs_V_reg_586(20) <= phitmp1_fu_1501_p3(20);
                    tmp_abs_V_reg_586(21) <= phitmp1_fu_1501_p3(21);
                    tmp_abs_V_reg_586(22) <= phitmp1_fu_1501_p3(22);
                    tmp_abs_V_reg_586(23) <= phitmp1_fu_1501_p3(23);
                    tmp_abs_V_reg_586(24) <= phitmp1_fu_1501_p3(24);
                    tmp_abs_V_reg_586(25) <= phitmp1_fu_1501_p3(25);
                    tmp_abs_V_reg_586(26) <= phitmp1_fu_1501_p3(26);
                elsif ((ap_true = ap_true)) then 
                    tmp_abs_V_reg_586(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(0);
                    tmp_abs_V_reg_586(7) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(7);
                    tmp_abs_V_reg_586(8) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(8);
                    tmp_abs_V_reg_586(9) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(9);
                    tmp_abs_V_reg_586(10) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(10);
                    tmp_abs_V_reg_586(11) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(11);
                    tmp_abs_V_reg_586(12) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(12);
                    tmp_abs_V_reg_586(13) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(13);
                    tmp_abs_V_reg_586(14) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(14);
                    tmp_abs_V_reg_586(15) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(15);
                    tmp_abs_V_reg_586(16) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(16);
                    tmp_abs_V_reg_586(17) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(17);
                    tmp_abs_V_reg_586(18) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(18);
                    tmp_abs_V_reg_586(19) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(19);
                    tmp_abs_V_reg_586(20) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(20);
                    tmp_abs_V_reg_586(21) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(21);
                    tmp_abs_V_reg_586(22) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(22);
                    tmp_abs_V_reg_586(23) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(23);
                    tmp_abs_V_reg_586(24) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(24);
                    tmp_abs_V_reg_586(25) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(25);
                    tmp_abs_V_reg_586(26) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(26);
                end if;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = icmp_fu_747_p2) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                DataIn_0_im_V_read_reg_1889 <= DataIn_0_im_V_in_sig;
                DataIn_0_re_V_read_reg_1884 <= DataIn_0_re_V_in_sig;
                DataIn_1_im_V_read_reg_1899 <= DataIn_1_im_V_in_sig;
                DataIn_1_re_V_read_reg_1894 <= DataIn_1_re_V_in_sig;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = tmp_24_fu_1544_p2)) and not((ap_const_lv1_0 = FirstDetect_load_load_fu_1768_p1)) and not((ap_const_lv1_0 = brmerge_demorgan_fu_724_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and not((ap_const_lv1_0 = tmp_27_fu_1642_p2)) and (ap_const_lv1_0 = brmerge_fu_1750_p2)))) then
                FreqOffsetVectorImagPeak_V <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it102;
                FreqOffsetVectorMagPeak_V(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(0);
    FreqOffsetVectorMagPeak_V(7) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(7);
    FreqOffsetVectorMagPeak_V(8) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(8);
    FreqOffsetVectorMagPeak_V(9) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(9);
    FreqOffsetVectorMagPeak_V(10) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(10);
    FreqOffsetVectorMagPeak_V(11) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(11);
    FreqOffsetVectorMagPeak_V(12) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(12);
    FreqOffsetVectorMagPeak_V(13) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(13);
    FreqOffsetVectorMagPeak_V(14) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(14);
    FreqOffsetVectorMagPeak_V(15) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(15);
    FreqOffsetVectorMagPeak_V(16) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(16);
    FreqOffsetVectorMagPeak_V(17) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(17);
    FreqOffsetVectorMagPeak_V(18) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(18);
    FreqOffsetVectorMagPeak_V(19) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(19);
    FreqOffsetVectorMagPeak_V(20) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(20);
    FreqOffsetVectorMagPeak_V(21) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(21);
    FreqOffsetVectorMagPeak_V(22) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(22);
    FreqOffsetVectorMagPeak_V(23) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(23);
    FreqOffsetVectorMagPeak_V(24) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(24);
    FreqOffsetVectorMagPeak_V(25) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(25);
    FreqOffsetVectorMagPeak_V(26) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(26);
                PeakPower_V(0) <= tmp_abs_V_reg_586(0);
    PeakPower_V(7) <= tmp_abs_V_reg_586(7);
    PeakPower_V(8) <= tmp_abs_V_reg_586(8);
    PeakPower_V(9) <= tmp_abs_V_reg_586(9);
    PeakPower_V(10) <= tmp_abs_V_reg_586(10);
    PeakPower_V(11) <= tmp_abs_V_reg_586(11);
    PeakPower_V(12) <= tmp_abs_V_reg_586(12);
    PeakPower_V(13) <= tmp_abs_V_reg_586(13);
    PeakPower_V(14) <= tmp_abs_V_reg_586(14);
    PeakPower_V(15) <= tmp_abs_V_reg_586(15);
    PeakPower_V(16) <= tmp_abs_V_reg_586(16);
    PeakPower_V(17) <= tmp_abs_V_reg_586(17);
    PeakPower_V(18) <= tmp_abs_V_reg_586(18);
    PeakPower_V(19) <= tmp_abs_V_reg_586(19);
    PeakPower_V(20) <= tmp_abs_V_reg_586(20);
    PeakPower_V(21) <= tmp_abs_V_reg_586(21);
    PeakPower_V(22) <= tmp_abs_V_reg_586(22);
    PeakPower_V(23) <= tmp_abs_V_reg_586(23);
    PeakPower_V(24) <= tmp_abs_V_reg_586(24);
    PeakPower_V(25) <= tmp_abs_V_reg_586(25);
    PeakPower_V(26) <= tmp_abs_V_reg_586(26);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                MoveingAveragePowerThres_V_read_reg_1875 <= MoveingAveragePowerThres_V;
                MovingAverageRatioThres_V_read_reg_1870 <= MovingAverageRatioThres_V;
                SampleNumforSyncProtect_V_read_reg_1865 <= SampleNumforSyncProtect_V;
                SyncSearchRange_V_read_reg_1858 <= SyncSearchRange_V;
                icmp1_reg_1936 <= icmp1_fu_777_p2;
                icmp_reg_1880 <= icmp_fu_747_p2;
                tmp_40_reg_1932 <= StatusFSMCnt_V(10 downto 10);
                tmp_8_reg_1928 <= tmp_8_fu_753_p2;
                tmp_im_V_3_reg_1910 <= DataIn_0_im_V_in_sig;
                tmp_im_V_4_reg_1922 <= DataIn_1_im_V_in_sig;
                tmp_re_V_4_reg_1904 <= DataIn_0_re_V_in_sig;
                tmp_re_V_5_reg_1916 <= DataIn_1_re_V_in_sig;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = TrackingOFDMSampleCnt_V_flag_3_phi_fu_612_p14)))) then
                TrackingOFDMSampleCnt_V <= TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it4))) then
                agg_result_im_V_write_assign_reg_2087 <= agg_result_im_V_write_assign_fu_1023_p2;
                agg_result_re_V_write_assign_reg_2082 <= agg_result_re_V_write_assign_fu_1009_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it99) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it100(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it99(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it100(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it99(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it100) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it101(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it100(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it101(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it100(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it101) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it101(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it101(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it66) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it67(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it66(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it67(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it66(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it67) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it68(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it67(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it68(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it67(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it68) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it69(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it68(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it69(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it68(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it69) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it70(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it69(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it70(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it69(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it70) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it71(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it70(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it71(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it70(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it71) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it72(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it71(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it72(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it71(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it72) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it73(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it72(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it73(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it72(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it73) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it74(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it73(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it74(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it73(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it74) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it75(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it74(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it75(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it74(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it76(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it75(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it76(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it75(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it76) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it77(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it76(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it77(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it76(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it77) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it78(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it77(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it78(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it77(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it78) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it79(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it78(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it79(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it78(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it79) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it80(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it79(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it80(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it79(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it80) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it81(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it80(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it81(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it80(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it81) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it82(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it81(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it82(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it81(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it82) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it83(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it82(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it83(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it82(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it83) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it84(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it83(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it84(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it83(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it84) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it85(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it84(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it85(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it84(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it85) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it86(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it85(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it86(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it85(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it86) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it87(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it86(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it87(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it86(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it87) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it88(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it87(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it88(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it87(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it88) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it89(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it88(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it89(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it88(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it89) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it90(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it89(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it90(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it89(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it90) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it91(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it90(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it91(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it90(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it91) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it92(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it91(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it92(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it91(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it92) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it93(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it92(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it93(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it92(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it93) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it94(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it93(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it94(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it93(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it94) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it95(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it94(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it95(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it94(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it95) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it96(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it95(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it96(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it95(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it96) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it97(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it96(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it97(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it96(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it97) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it98(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it97(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it98(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it97(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it98) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it99(0) <= ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it98(0);
                ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it99(0) <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it98(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it2(0) <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it1(0);
                ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it2(0) <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it1(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it3(0) <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it2(0);
                ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it3(0) <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it2(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it4(0) <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it3(0);
                ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it4(0) <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it3(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it5(0) <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it4(0);
                ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it5(0) <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it4(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it6(0) <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it5(0);
                ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it6(0) <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it5(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it10 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it9;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it10 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it9;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it10 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it9;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it10 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it9;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it11 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it10;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it11 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it10;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it11 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it10;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it11 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it10;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it12 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it11;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it12 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it11;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it12 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it11;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it12 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it11;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it13 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it12;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it13 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it12;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it13 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it12;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it13 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it12;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it14 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it13;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it14 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it13;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it14 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it13;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it14 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it13;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it15 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it14;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it15 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it14;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it15 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it14;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it15 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it14;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it16 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it15;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it16 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it15;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it16 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it15;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it16 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it15;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it17 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it16;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it17 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it16;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it17 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it16;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it17 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it16;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it18 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it17;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it18 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it17;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it18 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it17;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it18 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it17;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it19 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it18;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it19 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it18;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it19 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it18;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it19 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it18;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it20 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it19;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it20 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it19;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it20 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it19;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it20 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it19;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it21 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it20;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it21 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it20;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it21 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it20;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it21 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it20;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it22 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it21;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it22 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it21;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it22 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it21;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it22 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it21;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it23 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it22;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it23 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it22;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it23 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it22;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it23 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it22;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it23) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it24 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it23;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it24 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it23;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it24 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it23;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it24 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it23;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it25 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it24;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it25 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it24;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it25 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it24;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it25 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it24;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it25) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it26 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it25;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it26 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it25;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it26 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it25;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it26 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it25;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it26) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it27 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it26;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it27 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it26;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it27 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it26;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it27 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it26;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it28 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it27;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it28 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it27;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it28 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it27;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it28 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it27;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it29 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it28;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it29 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it28;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it29 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it28;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it29 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it28;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it30 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it29;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it30 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it29;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it30 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it29;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it30 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it29;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it31 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it30;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it31 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it30;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it31 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it30;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it31 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it30;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it32 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it31;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it32 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it31;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it32 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it31;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it32 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it31;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it33 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it32;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it33 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it32;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it33 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it32;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it33 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it32;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it34 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it33;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it34 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it33;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it34 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it33;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it34 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it33;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it35 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it34;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it35 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it34;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it35 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it34;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it35 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it34;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it35) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it36 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it35;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it36 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it35;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it36 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it35;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it36 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it35;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it37 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it36;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it37 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it36;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it37 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it36;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it37 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it36;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it37) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it38 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it37;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it38 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it37;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it38 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it37;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it38 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it37;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it38) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it39 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it38;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it39 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it38;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it39 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it38;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it39 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it38;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it39) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it40 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it39;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it40 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it39;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it40 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it39;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it40 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it39;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it40) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it41 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it40;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it41 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it40;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it41 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it40;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it41 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it40;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it42 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it41;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it42 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it41;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it42 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it41;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it42 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it41;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it43 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it42;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it43 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it42;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it43 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it42;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it43 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it42;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it44 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it43;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it44 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it43;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it44 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it43;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it44 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it43;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it44) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it45 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it44;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it45 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it44;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it45 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it44;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it45 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it44;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it45) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it46 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it45;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it46 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it45;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it46 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it45;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it46 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it45;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it46) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it47 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it46;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it47 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it46;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it47 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it46;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it47 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it46;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it47) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it48 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it47;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it48 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it47;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it48 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it47;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it48 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it47;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it48) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it49 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it48;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it49 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it48;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it49 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it48;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it49 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it48;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it49) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it50 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it49;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it50 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it49;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it50 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it49;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it50 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it49;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it50) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it51 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it50;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it51 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it50;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it51 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it50;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it51 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it50;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it51) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it52 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it51;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it52 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it51;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it52 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it51;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it52 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it51;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it52) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it53 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it52;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it53 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it52;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it53 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it52;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it53 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it52;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it54 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it53;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it54 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it53;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it54 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it53;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it54 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it53;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it54) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it55 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it54;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it55 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it54;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it55 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it54;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it55 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it54;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it56 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it55;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it56 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it55;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it56 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it55;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it56 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it55;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_phiprechg_p_Val2_20_reg_517pp0_it9 <= ap_reg_phiprechg_p_Val2_20_reg_517pp0_it8;
                ap_reg_phiprechg_p_Val2_22_reg_527pp0_it9 <= ap_reg_phiprechg_p_Val2_22_reg_527pp0_it8;
                ap_reg_phiprechg_p_Val2_25_reg_537pp0_it9 <= ap_reg_phiprechg_p_Val2_25_reg_537pp0_it8;
                ap_reg_phiprechg_p_Val2_26_reg_547pp0_it9 <= ap_reg_phiprechg_p_Val2_26_reg_547pp0_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                ap_reg_ppstg_DataIn_0_im_V_read_reg_1889_pp0_it1 <= DataIn_0_im_V_read_reg_1889;
                ap_reg_ppstg_DataIn_0_re_V_read_reg_1884_pp0_it1 <= DataIn_0_re_V_read_reg_1884;
                ap_reg_ppstg_DataIn_1_im_V_read_reg_1899_pp0_it1 <= DataIn_1_im_V_read_reg_1899;
                ap_reg_ppstg_DataIn_1_re_V_read_reg_1894_pp0_it1 <= DataIn_1_re_V_read_reg_1894;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it1 <= MoveingAveragePowerThres_V_read_reg_1875;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it10 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it9;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it11 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it10;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it12 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it11;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it13 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it12;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it14 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it13;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it15 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it14;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it16 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it15;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it17 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it16;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it18 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it17;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it19 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it18;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it2 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it1;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it20 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it19;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it21 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it20;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it22 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it21;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it23 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it22;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it24 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it23;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it25 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it24;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it26 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it25;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it27 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it26;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it28 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it27;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it29 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it28;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it3 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it2;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it30 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it29;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it31 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it30;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it32 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it31;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it33 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it32;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it34 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it33;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it35 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it34;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it36 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it35;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it37 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it36;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it38 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it37;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it39 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it38;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it4 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it3;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it40 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it39;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it41 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it40;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it42 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it41;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it43 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it42;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it44 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it43;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it45 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it44;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it46 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it45;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it47 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it46;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it48 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it47;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it49 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it48;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it5 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it4;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it50 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it49;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it51 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it50;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it52 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it51;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it53 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it52;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it54 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it53;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it55 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it54;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it56 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it55;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it57 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it56;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it6 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it5;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it7 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it6;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it8 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it7;
                ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it9 <= ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it8;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it1 <= MovingAverageRatioThres_V_read_reg_1870;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it10 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it9;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it11 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it10;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it12 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it11;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it13 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it12;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it14 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it13;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it15 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it14;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it16 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it15;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it17 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it16;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it18 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it17;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it19 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it18;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it2 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it1;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it20 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it19;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it21 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it20;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it22 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it21;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it23 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it22;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it24 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it23;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it25 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it24;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it26 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it25;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it27 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it26;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it28 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it27;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it29 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it28;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it3 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it2;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it30 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it29;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it31 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it30;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it32 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it31;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it33 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it32;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it34 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it33;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it35 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it34;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it36 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it35;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it37 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it36;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it38 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it37;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it39 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it38;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it4 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it3;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it40 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it39;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it41 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it40;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it42 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it41;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it43 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it42;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it44 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it43;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it45 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it44;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it46 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it45;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it47 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it46;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it48 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it47;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it49 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it48;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it5 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it4;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it50 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it49;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it51 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it50;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it52 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it51;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it53 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it52;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it54 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it53;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it55 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it54;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it56 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it55;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it57 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it56;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it6 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it5;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it7 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it6;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it8 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it7;
                ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it9 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it8;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it1 <= SampleNumforSyncProtect_V_read_reg_1865;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it10 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it9;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it100 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it99;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it101 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it100;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it11 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it10;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it12 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it11;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it13 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it12;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it14 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it13;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it15 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it14;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it16 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it15;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it17 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it16;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it18 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it17;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it19 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it18;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it2 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it1;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it20 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it19;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it21 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it20;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it22 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it21;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it23 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it22;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it24 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it23;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it25 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it24;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it26 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it25;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it27 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it26;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it28 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it27;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it29 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it28;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it3 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it2;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it30 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it29;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it31 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it30;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it32 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it31;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it33 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it32;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it34 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it33;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it35 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it34;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it36 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it35;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it37 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it36;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it38 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it37;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it39 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it38;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it4 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it3;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it40 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it39;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it41 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it40;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it42 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it41;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it43 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it42;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it44 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it43;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it45 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it44;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it46 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it45;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it47 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it46;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it48 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it47;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it49 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it48;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it5 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it4;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it50 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it49;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it51 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it50;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it52 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it51;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it53 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it52;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it54 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it53;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it55 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it54;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it56 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it55;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it57 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it56;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it58 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it57;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it59 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it58;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it6 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it5;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it60 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it59;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it61 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it60;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it62 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it61;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it63 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it62;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it64 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it63;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it65 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it64;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it66 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it65;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it67 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it66;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it68 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it67;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it69 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it68;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it7 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it6;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it70 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it69;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it71 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it70;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it72 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it71;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it73 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it72;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it74 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it73;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it75 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it74;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it76 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it75;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it77 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it76;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it78 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it77;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it79 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it78;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it8 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it7;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it80 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it79;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it81 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it80;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it82 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it81;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it83 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it82;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it84 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it83;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it85 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it84;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it86 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it85;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it87 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it86;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it88 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it87;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it89 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it88;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it9 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it8;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it90 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it89;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it91 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it90;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it92 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it91;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it93 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it92;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it94 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it93;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it95 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it94;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it96 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it95;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it97 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it96;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it98 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it97;
                ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it99 <= ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it98;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it1 <= SyncSearchRange_V_read_reg_1858;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it10 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it9;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it100 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it99;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it101 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it100;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it102 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it101;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it11 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it10;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it12 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it11;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it13 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it12;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it14 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it13;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it15 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it14;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it16 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it15;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it17 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it16;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it18 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it17;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it19 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it18;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it2 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it1;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it20 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it19;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it21 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it20;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it22 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it21;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it23 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it22;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it24 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it23;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it25 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it24;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it26 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it25;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it27 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it26;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it28 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it27;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it29 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it28;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it3 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it2;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it30 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it29;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it31 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it30;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it32 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it31;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it33 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it32;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it34 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it33;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it35 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it34;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it36 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it35;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it37 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it36;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it38 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it37;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it39 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it38;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it4 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it3;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it40 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it39;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it41 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it40;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it42 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it41;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it43 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it42;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it44 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it43;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it45 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it44;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it46 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it45;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it47 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it46;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it48 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it47;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it49 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it48;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it5 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it4;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it50 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it49;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it51 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it50;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it52 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it51;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it53 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it52;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it54 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it53;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it55 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it54;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it56 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it55;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it57 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it56;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it58 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it57;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it59 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it58;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it6 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it5;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it60 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it59;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it61 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it60;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it62 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it61;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it63 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it62;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it64 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it63;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it65 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it64;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it66 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it65;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it67 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it66;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it68 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it67;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it69 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it68;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it7 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it6;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it70 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it69;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it71 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it70;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it72 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it71;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it73 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it72;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it74 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it73;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it75 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it74;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it76 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it75;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it77 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it76;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it78 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it77;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it79 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it78;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it8 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it7;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it80 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it79;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it81 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it80;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it82 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it81;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it83 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it82;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it84 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it83;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it85 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it84;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it86 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it85;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it87 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it86;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it88 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it87;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it89 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it88;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it9 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it8;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it90 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it89;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it91 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it90;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it92 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it91;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it93 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it92;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it94 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it93;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it95 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it94;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it96 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it95;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it97 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it96;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it98 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it97;
                ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it99 <= ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it98;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it1 <= icmp1_reg_1936;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it10 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it9;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it11 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it10;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it12 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it11;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it13 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it12;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it14 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it13;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it15 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it14;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it16 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it15;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it17 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it16;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it18 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it17;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it19 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it18;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it2 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it1;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it20 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it19;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it21 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it20;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it22 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it21;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it23 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it22;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it24 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it23;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it25 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it24;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it26 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it25;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it27 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it26;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it28 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it27;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it29 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it28;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it3 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it2;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it30 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it29;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it31 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it30;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it32 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it31;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it33 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it32;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it34 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it33;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it35 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it34;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it36 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it35;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it37 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it36;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it38 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it37;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it39 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it38;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it4 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it3;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it40 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it39;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it41 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it40;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it42 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it41;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it43 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it42;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it44 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it43;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it45 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it44;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it46 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it45;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it47 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it46;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it48 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it47;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it49 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it48;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it5 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it4;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it50 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it49;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it51 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it50;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it52 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it51;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it53 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it52;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it54 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it53;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it55 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it54;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it6 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it5;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it7 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it6;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it8 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it7;
                ap_reg_ppstg_icmp1_reg_1936_pp0_it9 <= ap_reg_ppstg_icmp1_reg_1936_pp0_it8;
                ap_reg_ppstg_icmp_reg_1880_pp0_it1 <= icmp_reg_1880;
                ap_reg_ppstg_icmp_reg_1880_pp0_it2 <= ap_reg_ppstg_icmp_reg_1880_pp0_it1;
                ap_reg_ppstg_icmp_reg_1880_pp0_it3 <= ap_reg_ppstg_icmp_reg_1880_pp0_it2;
                ap_reg_ppstg_icmp_reg_1880_pp0_it4 <= ap_reg_ppstg_icmp_reg_1880_pp0_it3;
                ap_reg_ppstg_icmp_reg_1880_pp0_it5 <= ap_reg_ppstg_icmp_reg_1880_pp0_it4;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it10 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it9;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it11 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it10;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it12 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it11;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it13 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it12;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it14 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it13;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it15 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it14;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it16 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it15;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it17 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it16;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it18 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it17;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it19 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it18;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it20 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it19;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it21 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it20;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it22 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it21;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it23 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it22;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it24 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it23;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it25 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it24;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it26 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it25;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it27 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it26;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it28 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it27;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it29 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it28;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it30 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it29;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it31 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it30;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it32 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it31;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it33 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it32;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it34 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it33;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it35 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it34;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it36 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it35;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it37 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it36;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it38 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it37;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it39 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it38;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it40 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it39;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it41 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it40;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it42 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it41;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it43 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it42;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it44 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it43;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it45 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it44;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it46 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it45;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it47 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it46;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it48 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it47;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it49 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it48;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it50 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it49;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it51 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it50;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it52 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it51;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it53 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it52;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it54 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it53;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it55 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it54;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it56 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it55;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it8 <= m_conjProd_im_V_reg_487;
                ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it9 <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it8;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it10 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it9;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it11 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it10;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it12 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it11;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it13 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it12;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it14 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it13;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it15 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it14;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it16 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it15;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it17 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it16;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it18 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it17;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it19 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it18;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it20 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it19;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it21 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it20;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it22 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it21;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it23 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it22;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it24 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it23;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it25 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it24;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it26 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it25;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it27 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it26;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it28 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it27;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it29 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it28;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it30 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it29;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it31 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it30;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it32 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it31;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it33 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it32;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it34 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it33;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it35 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it34;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it36 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it35;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it37 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it36;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it38 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it37;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it39 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it38;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it40 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it39;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it41 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it40;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it42 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it41;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it43 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it42;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it44 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it43;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it45 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it44;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it46 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it45;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it47 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it46;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it48 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it47;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it49 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it48;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it50 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it49;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it51 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it50;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it52 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it51;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it53 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it52;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it54 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it53;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it55 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it54;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it56 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it55;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it8 <= m_conjProd_re_V_reg_502;
                ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it9 <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it8;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it104 <= or_cond_reg_2351;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it105 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it104;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it106 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it105;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it107 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it106;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it108 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it107;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it109 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it108;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it110 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it109;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it111 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it110;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it112 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it111;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it113 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it112;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it114 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it113;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it115 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it114;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it116 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it115;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it117 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it116;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it118 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it117;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it119 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it118;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it120 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it119;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it121 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it120;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it122 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it121;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it123 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it122;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it124 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it123;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it125 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it124;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it126 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it125;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it127 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it126;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it128 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it127;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it129 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it128;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it130 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it129;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it131 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it130;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it132 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it131;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it133 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it132;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it134 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it133;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it135 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it134;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it136 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it135;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it137 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it136;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it138 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it137;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it139 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it138;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it140 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it139;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it141 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it140;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it142 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it141;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it143 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it142;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it144 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it143;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it145 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it144;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it146 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it145;
                ap_reg_ppstg_or_cond_reg_2351_pp0_it147 <= ap_reg_ppstg_or_cond_reg_2351_pp0_it146;
                ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it52 <= p_Val2_11_reg_2151;
                ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it53 <= ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it52;
                ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it54 <= ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it53;
                ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it55 <= ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it54;
                ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it56 <= ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it55;
                ap_reg_ppstg_slt_reg_2222_pp0_it100 <= ap_reg_ppstg_slt_reg_2222_pp0_it99;
                ap_reg_ppstg_slt_reg_2222_pp0_it101 <= ap_reg_ppstg_slt_reg_2222_pp0_it100;
                ap_reg_ppstg_slt_reg_2222_pp0_it102 <= ap_reg_ppstg_slt_reg_2222_pp0_it101;
                ap_reg_ppstg_slt_reg_2222_pp0_it59 <= slt_reg_2222;
                ap_reg_ppstg_slt_reg_2222_pp0_it60 <= ap_reg_ppstg_slt_reg_2222_pp0_it59;
                ap_reg_ppstg_slt_reg_2222_pp0_it61 <= ap_reg_ppstg_slt_reg_2222_pp0_it60;
                ap_reg_ppstg_slt_reg_2222_pp0_it62 <= ap_reg_ppstg_slt_reg_2222_pp0_it61;
                ap_reg_ppstg_slt_reg_2222_pp0_it63 <= ap_reg_ppstg_slt_reg_2222_pp0_it62;
                ap_reg_ppstg_slt_reg_2222_pp0_it64 <= ap_reg_ppstg_slt_reg_2222_pp0_it63;
                ap_reg_ppstg_slt_reg_2222_pp0_it65 <= ap_reg_ppstg_slt_reg_2222_pp0_it64;
                ap_reg_ppstg_slt_reg_2222_pp0_it66 <= ap_reg_ppstg_slt_reg_2222_pp0_it65;
                ap_reg_ppstg_slt_reg_2222_pp0_it67 <= ap_reg_ppstg_slt_reg_2222_pp0_it66;
                ap_reg_ppstg_slt_reg_2222_pp0_it68 <= ap_reg_ppstg_slt_reg_2222_pp0_it67;
                ap_reg_ppstg_slt_reg_2222_pp0_it69 <= ap_reg_ppstg_slt_reg_2222_pp0_it68;
                ap_reg_ppstg_slt_reg_2222_pp0_it70 <= ap_reg_ppstg_slt_reg_2222_pp0_it69;
                ap_reg_ppstg_slt_reg_2222_pp0_it71 <= ap_reg_ppstg_slt_reg_2222_pp0_it70;
                ap_reg_ppstg_slt_reg_2222_pp0_it72 <= ap_reg_ppstg_slt_reg_2222_pp0_it71;
                ap_reg_ppstg_slt_reg_2222_pp0_it73 <= ap_reg_ppstg_slt_reg_2222_pp0_it72;
                ap_reg_ppstg_slt_reg_2222_pp0_it74 <= ap_reg_ppstg_slt_reg_2222_pp0_it73;
                ap_reg_ppstg_slt_reg_2222_pp0_it75 <= ap_reg_ppstg_slt_reg_2222_pp0_it74;
                ap_reg_ppstg_slt_reg_2222_pp0_it76 <= ap_reg_ppstg_slt_reg_2222_pp0_it75;
                ap_reg_ppstg_slt_reg_2222_pp0_it77 <= ap_reg_ppstg_slt_reg_2222_pp0_it76;
                ap_reg_ppstg_slt_reg_2222_pp0_it78 <= ap_reg_ppstg_slt_reg_2222_pp0_it77;
                ap_reg_ppstg_slt_reg_2222_pp0_it79 <= ap_reg_ppstg_slt_reg_2222_pp0_it78;
                ap_reg_ppstg_slt_reg_2222_pp0_it80 <= ap_reg_ppstg_slt_reg_2222_pp0_it79;
                ap_reg_ppstg_slt_reg_2222_pp0_it81 <= ap_reg_ppstg_slt_reg_2222_pp0_it80;
                ap_reg_ppstg_slt_reg_2222_pp0_it82 <= ap_reg_ppstg_slt_reg_2222_pp0_it81;
                ap_reg_ppstg_slt_reg_2222_pp0_it83 <= ap_reg_ppstg_slt_reg_2222_pp0_it82;
                ap_reg_ppstg_slt_reg_2222_pp0_it84 <= ap_reg_ppstg_slt_reg_2222_pp0_it83;
                ap_reg_ppstg_slt_reg_2222_pp0_it85 <= ap_reg_ppstg_slt_reg_2222_pp0_it84;
                ap_reg_ppstg_slt_reg_2222_pp0_it86 <= ap_reg_ppstg_slt_reg_2222_pp0_it85;
                ap_reg_ppstg_slt_reg_2222_pp0_it87 <= ap_reg_ppstg_slt_reg_2222_pp0_it86;
                ap_reg_ppstg_slt_reg_2222_pp0_it88 <= ap_reg_ppstg_slt_reg_2222_pp0_it87;
                ap_reg_ppstg_slt_reg_2222_pp0_it89 <= ap_reg_ppstg_slt_reg_2222_pp0_it88;
                ap_reg_ppstg_slt_reg_2222_pp0_it90 <= ap_reg_ppstg_slt_reg_2222_pp0_it89;
                ap_reg_ppstg_slt_reg_2222_pp0_it91 <= ap_reg_ppstg_slt_reg_2222_pp0_it90;
                ap_reg_ppstg_slt_reg_2222_pp0_it92 <= ap_reg_ppstg_slt_reg_2222_pp0_it91;
                ap_reg_ppstg_slt_reg_2222_pp0_it93 <= ap_reg_ppstg_slt_reg_2222_pp0_it92;
                ap_reg_ppstg_slt_reg_2222_pp0_it94 <= ap_reg_ppstg_slt_reg_2222_pp0_it93;
                ap_reg_ppstg_slt_reg_2222_pp0_it95 <= ap_reg_ppstg_slt_reg_2222_pp0_it94;
                ap_reg_ppstg_slt_reg_2222_pp0_it96 <= ap_reg_ppstg_slt_reg_2222_pp0_it95;
                ap_reg_ppstg_slt_reg_2222_pp0_it97 <= ap_reg_ppstg_slt_reg_2222_pp0_it96;
                ap_reg_ppstg_slt_reg_2222_pp0_it98 <= ap_reg_ppstg_slt_reg_2222_pp0_it97;
                ap_reg_ppstg_slt_reg_2222_pp0_it99 <= ap_reg_ppstg_slt_reg_2222_pp0_it98;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it100 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it99;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it101 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it100;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it63 <= tmp_20_reg_2266;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it64 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it63;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it65 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it64;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it66 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it65;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it67 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it66;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it68 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it67;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it69 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it68;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it70 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it69;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it71 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it70;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it72 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it71;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it73 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it72;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it74 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it73;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it75 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it74;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it76 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it75;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it77 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it76;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it78 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it77;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it79 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it78;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it80 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it79;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it81 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it80;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it82 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it81;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it83 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it82;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it84 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it83;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it85 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it84;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it86 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it85;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it87 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it86;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it88 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it87;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it89 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it88;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it90 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it89;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it91 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it90;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it92 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it91;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it93 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it92;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it94 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it93;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it95 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it94;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it96 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it95;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it97 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it96;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it98 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it97;
                ap_reg_ppstg_tmp_20_reg_2266_pp0_it99 <= ap_reg_ppstg_tmp_20_reg_2266_pp0_it98;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it100 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it99;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it101 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it100;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it102 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it101;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it63 <= tmp_23_reg_2271;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it64 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it63;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it65 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it64;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it66 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it65;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it67 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it66;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it68 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it67;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it69 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it68;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it70 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it69;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it71 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it70;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it72 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it71;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it73 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it72;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it74 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it73;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it75 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it74;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it76 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it75;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it77 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it76;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it78 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it77;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it79 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it78;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it80 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it79;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it81 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it80;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it82 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it81;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it83 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it82;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it84 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it83;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it85 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it84;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it86 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it85;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it87 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it86;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it88 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it87;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it89 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it88;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it90 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it89;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it91 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it90;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it92 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it91;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it93 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it92;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it94 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it93;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it95 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it94;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it96 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it95;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it97 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it96;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it98 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it97;
                ap_reg_ppstg_tmp_23_reg_2271_pp0_it99 <= ap_reg_ppstg_tmp_23_reg_2271_pp0_it98;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it104 <= tmp_24_reg_2339;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it105 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it104;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it106 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it105;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it107 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it106;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it108 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it107;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it109 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it108;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it110 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it109;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it111 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it110;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it112 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it111;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it113 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it112;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it114 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it113;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it115 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it114;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it116 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it115;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it117 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it116;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it118 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it117;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it119 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it118;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it120 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it119;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it121 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it120;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it122 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it121;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it123 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it122;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it124 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it123;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it125 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it124;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it126 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it125;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it127 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it126;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it128 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it127;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it129 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it128;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it130 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it129;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it131 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it130;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it132 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it131;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it133 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it132;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it134 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it133;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it135 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it134;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it136 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it135;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it137 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it136;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it138 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it137;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it139 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it138;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it140 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it139;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it141 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it140;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it142 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it141;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it143 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it142;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it144 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it143;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it145 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it144;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it146 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it145;
                ap_reg_ppstg_tmp_24_reg_2339_pp0_it147 <= ap_reg_ppstg_tmp_24_reg_2339_pp0_it146;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it104 <= tmp_25_reg_2343;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it105 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it104;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it106 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it105;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it107 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it106;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it108 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it107;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it109 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it108;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it110 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it109;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it111 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it110;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it112 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it111;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it113 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it112;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it114 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it113;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it115 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it114;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it116 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it115;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it117 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it116;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it118 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it117;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it119 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it118;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it120 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it119;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it121 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it120;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it122 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it121;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it123 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it122;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it124 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it123;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it125 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it124;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it126 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it125;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it127 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it126;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it128 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it127;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it129 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it128;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it130 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it129;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it131 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it130;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it132 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it131;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it133 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it132;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it134 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it133;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it135 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it134;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it136 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it135;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it137 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it136;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it138 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it137;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it139 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it138;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it140 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it139;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it141 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it140;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it142 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it141;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it143 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it142;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it144 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it143;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it145 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it144;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it146 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it145;
                ap_reg_ppstg_tmp_25_reg_2343_pp0_it147 <= ap_reg_ppstg_tmp_25_reg_2343_pp0_it146;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it104 <= tmp_27_reg_2359;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it105 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it104;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it106 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it105;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it107 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it106;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it108 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it107;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it109 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it108;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it110 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it109;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it111 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it110;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it112 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it111;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it113 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it112;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it114 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it113;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it115 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it114;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it116 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it115;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it117 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it116;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it118 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it117;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it119 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it118;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it120 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it119;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it121 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it120;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it122 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it121;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it123 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it122;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it124 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it123;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it125 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it124;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it126 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it125;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it127 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it126;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it128 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it127;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it129 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it128;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it130 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it129;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it131 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it130;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it132 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it131;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it133 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it132;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it134 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it133;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it135 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it134;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it136 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it135;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it137 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it136;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it138 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it137;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it139 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it138;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it140 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it139;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it141 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it140;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it142 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it141;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it143 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it142;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it144 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it143;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it145 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it144;
                ap_reg_ppstg_tmp_27_reg_2359_pp0_it146 <= ap_reg_ppstg_tmp_27_reg_2359_pp0_it145;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it104 <= tmp_28_reg_2347;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it105 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it104;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it106 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it105;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it107 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it106;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it108 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it107;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it109 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it108;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it110 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it109;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it111 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it110;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it112 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it111;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it113 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it112;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it114 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it113;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it115 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it114;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it116 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it115;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it117 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it116;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it118 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it117;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it119 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it118;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it120 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it119;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it121 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it120;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it122 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it121;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it123 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it122;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it124 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it123;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it125 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it124;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it126 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it125;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it127 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it126;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it128 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it127;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it129 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it128;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it130 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it129;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it131 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it130;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it132 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it131;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it133 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it132;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it134 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it133;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it135 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it134;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it136 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it135;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it137 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it136;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it138 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it137;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it139 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it138;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it140 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it139;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it141 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it140;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it142 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it141;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it143 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it142;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it144 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it143;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it145 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it144;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it146 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it145;
                ap_reg_ppstg_tmp_28_reg_2347_pp0_it147 <= ap_reg_ppstg_tmp_28_reg_2347_pp0_it146;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it104 <= tmp_30_reg_2363;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it105 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it104;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it106 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it105;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it107 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it106;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it108 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it107;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it109 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it108;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it110 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it109;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it111 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it110;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it112 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it111;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it113 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it112;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it114 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it113;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it115 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it114;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it116 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it115;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it117 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it116;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it118 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it117;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it119 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it118;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it120 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it119;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it121 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it120;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it122 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it121;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it123 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it122;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it124 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it123;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it125 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it124;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it126 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it125;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it127 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it126;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it128 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it127;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it129 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it128;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it130 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it129;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it131 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it130;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it132 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it131;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it133 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it132;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it134 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it133;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it135 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it134;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it136 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it135;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it137 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it136;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it138 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it137;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it139 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it138;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it140 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it139;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it141 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it140;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it142 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it141;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it143 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it142;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it144 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it143;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it145 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it144;
                ap_reg_ppstg_tmp_30_reg_2363_pp0_it146 <= ap_reg_ppstg_tmp_30_reg_2363_pp0_it145;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it104 <= tmp_31_reg_2355;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it105 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it104;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it106 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it105;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it107 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it106;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it108 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it107;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it109 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it108;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it110 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it109;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it111 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it110;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it112 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it111;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it113 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it112;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it114 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it113;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it115 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it114;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it116 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it115;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it117 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it116;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it118 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it117;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it119 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it118;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it120 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it119;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it121 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it120;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it122 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it121;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it123 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it122;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it124 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it123;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it125 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it124;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it126 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it125;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it127 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it126;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it128 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it127;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it129 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it128;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it130 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it129;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it131 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it130;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it132 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it131;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it133 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it132;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it134 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it133;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it135 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it134;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it136 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it135;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it137 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it136;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it138 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it137;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it139 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it138;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it140 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it139;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it141 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it140;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it142 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it141;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it143 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it142;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it144 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it143;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it145 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it144;
                ap_reg_ppstg_tmp_31_reg_2355_pp0_it146 <= ap_reg_ppstg_tmp_31_reg_2355_pp0_it145;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it1 <= tmp_40_reg_1932;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it10 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it9;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it11 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it10;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it12 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it11;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it13 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it12;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it14 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it13;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it15 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it14;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it16 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it15;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it17 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it16;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it18 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it17;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it19 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it18;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it2 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it1;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it20 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it19;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it21 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it20;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it22 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it21;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it23 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it22;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it24 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it23;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it25 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it24;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it26 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it25;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it27 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it26;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it28 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it27;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it29 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it28;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it3 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it2;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it30 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it29;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it31 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it30;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it32 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it31;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it33 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it32;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it34 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it33;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it35 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it34;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it36 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it35;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it37 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it36;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it38 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it37;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it39 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it38;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it4 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it3;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it40 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it39;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it41 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it40;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it42 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it41;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it43 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it42;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it44 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it43;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it45 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it44;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it46 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it45;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it47 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it46;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it48 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it47;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it49 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it48;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it5 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it4;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it50 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it49;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it51 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it50;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it52 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it51;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it53 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it52;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it54 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it53;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it55 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it54;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it6 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it5;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it7 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it6;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it8 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it7;
                ap_reg_ppstg_tmp_40_reg_1932_pp0_it9 <= ap_reg_ppstg_tmp_40_reg_1932_pp0_it8;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it100 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it99;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it101 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it100;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it66 <= tmp_42_reg_2301;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it67 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it66;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it68 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it67;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it69 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it68;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it70 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it69;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it71 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it70;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it72 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it71;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it73 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it72;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it74 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it73;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it75 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it74;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it76 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it75;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it77 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it76;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it78 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it77;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it79 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it78;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it80 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it79;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it81 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it80;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it82 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it81;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it83 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it82;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it84 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it83;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it85 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it84;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it86 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it85;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it87 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it86;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it88 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it87;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it89 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it88;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it90 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it89;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it91 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it90;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it92 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it91;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it93 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it92;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it94 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it93;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it95 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it94;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it96 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it95;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it97 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it96;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it98 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it97;
                ap_reg_ppstg_tmp_42_reg_2301_pp0_it99 <= ap_reg_ppstg_tmp_42_reg_2301_pp0_it98;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it100 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it99;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it101 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it100;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it66 <= tmp_44_reg_2310;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it67 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it66;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it68 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it67;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it69 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it68;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it70 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it69;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it71 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it70;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it72 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it71;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it73 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it72;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it74 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it73;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it75 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it74;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it76 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it75;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it77 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it76;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it78 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it77;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it79 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it78;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it80 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it79;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it81 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it80;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it82 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it81;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it83 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it82;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it84 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it83;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it85 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it84;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it86 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it85;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it87 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it86;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it88 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it87;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it89 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it88;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it90 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it89;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it91 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it90;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it92 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it91;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it93 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it92;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it94 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it93;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it95 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it94;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it96 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it95;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it97 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it96;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it98 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it97;
                ap_reg_ppstg_tmp_44_reg_2310_pp0_it99 <= ap_reg_ppstg_tmp_44_reg_2310_pp0_it98;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it1 <= tmp_8_reg_1928;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it10 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it9;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it11 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it10;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it12 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it11;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it13 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it12;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it14 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it13;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it15 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it14;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it16 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it15;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it17 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it16;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it18 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it17;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it19 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it18;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it2 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it1;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it20 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it19;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it21 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it20;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it22 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it21;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it23 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it22;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it24 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it23;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it25 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it24;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it26 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it25;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it27 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it26;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it28 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it27;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it29 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it28;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it3 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it2;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it30 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it29;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it31 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it30;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it32 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it31;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it33 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it32;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it34 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it33;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it35 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it34;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it36 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it35;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it37 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it36;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it38 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it37;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it39 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it38;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it4 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it3;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it40 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it39;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it41 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it40;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it42 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it41;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it43 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it42;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it44 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it43;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it45 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it44;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it46 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it45;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it47 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it46;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it48 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it47;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it49 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it48;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it5 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it4;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it50 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it49;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it51 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it50;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it52 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it51;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it53 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it52;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it54 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it53;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it55 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it54;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it56 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it55;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it6 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it5;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it7 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it6;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it8 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it7;
                ap_reg_ppstg_tmp_8_reg_1928_pp0_it9 <= ap_reg_ppstg_tmp_8_reg_1928_pp0_it8;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it10 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it9;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it11 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it10;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it12 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it11;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it13 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it12;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it14 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it13;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it15 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it14;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it16 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it15;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it17 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it16;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it18 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it17;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it19 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it18;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it2 <= tmp_im_V_16_reg_1966;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it20 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it19;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it21 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it20;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it22 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it21;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it23 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it22;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it24 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it23;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it25 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it24;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it26 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it25;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it27 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it26;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it28 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it27;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it29 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it28;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it3 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it2;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it30 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it29;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it31 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it30;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it32 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it31;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it33 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it32;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it34 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it33;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it35 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it34;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it36 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it35;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it37 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it36;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it38 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it37;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it39 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it38;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it4 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it3;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it40 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it39;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it41 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it40;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it42 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it41;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it43 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it42;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it44 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it43;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it45 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it44;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it46 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it45;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it47 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it46;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it48 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it47;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it49 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it48;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it5 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it4;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it50 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it49;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it51 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it50;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it52 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it51;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it53 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it52;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it54 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it53;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it55 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it54;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it56 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it55;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it6 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it5;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it7 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it6;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it8 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it7;
                ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it9 <= ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it8;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it1 <= tmp_im_V_3_reg_1910;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it10 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it9;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it100 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it99;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it101 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it100;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it102 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it101;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it103 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it102;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it104 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it103;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it105 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it104;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it106 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it105;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it107 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it106;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it108 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it107;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it109 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it108;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it11 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it10;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it110 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it109;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it111 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it110;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it112 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it111;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it113 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it112;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it114 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it113;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it115 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it114;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it116 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it115;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it117 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it116;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it118 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it117;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it119 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it118;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it12 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it11;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it120 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it119;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it121 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it120;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it122 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it121;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it123 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it122;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it124 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it123;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it125 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it124;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it126 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it125;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it127 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it126;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it128 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it127;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it129 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it128;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it13 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it12;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it130 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it129;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it131 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it130;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it132 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it131;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it133 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it132;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it134 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it133;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it135 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it134;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it136 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it135;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it137 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it136;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it138 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it137;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it139 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it138;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it14 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it13;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it140 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it139;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it141 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it140;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it142 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it141;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it143 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it142;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it144 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it143;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it145 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it144;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it146 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it145;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it147 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it146;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it15 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it14;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it16 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it15;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it17 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it16;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it18 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it17;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it19 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it18;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it2 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it1;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it20 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it19;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it21 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it20;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it22 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it21;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it23 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it22;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it24 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it23;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it25 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it24;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it26 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it25;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it27 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it26;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it28 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it27;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it29 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it28;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it3 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it2;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it30 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it29;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it31 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it30;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it32 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it31;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it33 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it32;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it34 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it33;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it35 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it34;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it36 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it35;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it37 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it36;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it38 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it37;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it39 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it38;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it4 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it3;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it40 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it39;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it41 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it40;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it42 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it41;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it43 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it42;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it44 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it43;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it45 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it44;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it46 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it45;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it47 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it46;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it48 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it47;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it49 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it48;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it5 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it4;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it50 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it49;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it51 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it50;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it52 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it51;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it53 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it52;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it54 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it53;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it55 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it54;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it56 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it55;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it57 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it56;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it58 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it57;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it59 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it58;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it6 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it5;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it60 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it59;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it61 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it60;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it62 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it61;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it63 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it62;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it64 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it63;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it65 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it64;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it66 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it65;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it67 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it66;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it68 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it67;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it69 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it68;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it7 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it6;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it70 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it69;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it71 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it70;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it72 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it71;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it73 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it72;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it74 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it73;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it75 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it74;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it76 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it75;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it77 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it76;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it78 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it77;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it79 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it78;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it8 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it7;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it80 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it79;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it81 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it80;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it82 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it81;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it83 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it82;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it84 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it83;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it85 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it84;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it86 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it85;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it87 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it86;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it88 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it87;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it89 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it88;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it9 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it8;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it90 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it89;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it91 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it90;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it92 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it91;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it93 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it92;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it94 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it93;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it95 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it94;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it96 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it95;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it97 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it96;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it98 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it97;
                ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it99 <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it98;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it1 <= tmp_im_V_4_reg_1922;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it10 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it9;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it100 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it99;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it101 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it100;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it102 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it101;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it103 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it102;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it104 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it103;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it105 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it104;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it106 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it105;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it107 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it106;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it108 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it107;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it109 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it108;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it11 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it10;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it110 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it109;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it111 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it110;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it112 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it111;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it113 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it112;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it114 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it113;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it115 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it114;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it116 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it115;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it117 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it116;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it118 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it117;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it119 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it118;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it12 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it11;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it120 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it119;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it121 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it120;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it122 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it121;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it123 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it122;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it124 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it123;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it125 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it124;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it126 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it125;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it127 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it126;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it128 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it127;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it129 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it128;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it13 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it12;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it130 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it129;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it131 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it130;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it132 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it131;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it133 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it132;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it134 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it133;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it135 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it134;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it136 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it135;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it137 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it136;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it138 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it137;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it139 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it138;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it14 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it13;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it140 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it139;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it141 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it140;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it142 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it141;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it143 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it142;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it144 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it143;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it145 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it144;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it146 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it145;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it147 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it146;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it15 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it14;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it16 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it15;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it17 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it16;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it18 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it17;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it19 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it18;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it2 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it1;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it20 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it19;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it21 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it20;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it22 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it21;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it23 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it22;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it24 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it23;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it25 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it24;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it26 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it25;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it27 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it26;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it28 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it27;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it29 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it28;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it3 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it2;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it30 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it29;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it31 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it30;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it32 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it31;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it33 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it32;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it34 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it33;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it35 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it34;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it36 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it35;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it37 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it36;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it38 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it37;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it39 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it38;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it4 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it3;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it40 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it39;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it41 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it40;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it42 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it41;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it43 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it42;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it44 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it43;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it45 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it44;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it46 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it45;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it47 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it46;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it48 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it47;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it49 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it48;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it5 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it4;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it50 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it49;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it51 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it50;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it52 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it51;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it53 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it52;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it54 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it53;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it55 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it54;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it56 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it55;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it57 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it56;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it58 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it57;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it59 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it58;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it6 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it5;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it60 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it59;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it61 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it60;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it62 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it61;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it63 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it62;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it64 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it63;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it65 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it64;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it66 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it65;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it67 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it66;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it68 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it67;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it69 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it68;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it7 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it6;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it70 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it69;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it71 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it70;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it72 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it71;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it73 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it72;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it74 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it73;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it75 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it74;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it76 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it75;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it77 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it76;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it78 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it77;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it79 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it78;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it8 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it7;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it80 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it79;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it81 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it80;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it82 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it81;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it83 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it82;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it84 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it83;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it85 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it84;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it86 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it85;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it87 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it86;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it88 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it87;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it89 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it88;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it9 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it8;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it90 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it89;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it91 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it90;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it92 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it91;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it93 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it92;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it94 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it93;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it95 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it94;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it96 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it95;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it97 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it96;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it98 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it97;
                ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it99 <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it98;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it10 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it9;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it11 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it10;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it12 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it11;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it13 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it12;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it14 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it13;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it15 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it14;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it16 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it15;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it17 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it16;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it18 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it17;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it19 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it18;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it2 <= tmp_re_V_16_reg_1960;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it20 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it19;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it21 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it20;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it22 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it21;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it23 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it22;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it24 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it23;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it25 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it24;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it26 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it25;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it27 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it26;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it28 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it27;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it29 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it28;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it3 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it2;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it30 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it29;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it31 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it30;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it32 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it31;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it33 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it32;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it34 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it33;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it35 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it34;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it36 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it35;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it37 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it36;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it38 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it37;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it39 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it38;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it4 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it3;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it40 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it39;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it41 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it40;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it42 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it41;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it43 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it42;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it44 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it43;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it45 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it44;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it46 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it45;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it47 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it46;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it48 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it47;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it49 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it48;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it5 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it4;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it50 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it49;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it51 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it50;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it52 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it51;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it53 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it52;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it54 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it53;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it55 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it54;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it56 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it55;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it6 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it5;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it7 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it6;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it8 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it7;
                ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it9 <= ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it8;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it1 <= tmp_re_V_4_reg_1904;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it10 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it9;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it100 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it99;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it101 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it100;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it102 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it101;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it103 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it102;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it104 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it103;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it105 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it104;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it106 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it105;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it107 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it106;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it108 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it107;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it109 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it108;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it11 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it10;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it110 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it109;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it111 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it110;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it112 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it111;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it113 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it112;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it114 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it113;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it115 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it114;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it116 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it115;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it117 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it116;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it118 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it117;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it119 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it118;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it12 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it11;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it120 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it119;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it121 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it120;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it122 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it121;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it123 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it122;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it124 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it123;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it125 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it124;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it126 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it125;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it127 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it126;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it128 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it127;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it129 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it128;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it13 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it12;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it130 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it129;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it131 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it130;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it132 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it131;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it133 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it132;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it134 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it133;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it135 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it134;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it136 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it135;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it137 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it136;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it138 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it137;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it139 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it138;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it14 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it13;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it140 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it139;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it141 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it140;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it142 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it141;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it143 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it142;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it144 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it143;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it145 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it144;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it146 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it145;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it147 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it146;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it15 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it14;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it16 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it15;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it17 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it16;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it18 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it17;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it19 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it18;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it2 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it1;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it20 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it19;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it21 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it20;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it22 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it21;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it23 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it22;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it24 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it23;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it25 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it24;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it26 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it25;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it27 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it26;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it28 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it27;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it29 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it28;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it3 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it2;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it30 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it29;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it31 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it30;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it32 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it31;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it33 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it32;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it34 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it33;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it35 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it34;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it36 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it35;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it37 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it36;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it38 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it37;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it39 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it38;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it4 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it3;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it40 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it39;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it41 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it40;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it42 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it41;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it43 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it42;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it44 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it43;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it45 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it44;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it46 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it45;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it47 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it46;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it48 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it47;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it49 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it48;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it5 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it4;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it50 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it49;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it51 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it50;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it52 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it51;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it53 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it52;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it54 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it53;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it55 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it54;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it56 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it55;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it57 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it56;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it58 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it57;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it59 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it58;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it6 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it5;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it60 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it59;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it61 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it60;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it62 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it61;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it63 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it62;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it64 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it63;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it65 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it64;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it66 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it65;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it67 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it66;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it68 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it67;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it69 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it68;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it7 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it6;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it70 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it69;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it71 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it70;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it72 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it71;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it73 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it72;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it74 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it73;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it75 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it74;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it76 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it75;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it77 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it76;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it78 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it77;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it79 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it78;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it8 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it7;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it80 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it79;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it81 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it80;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it82 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it81;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it83 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it82;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it84 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it83;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it85 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it84;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it86 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it85;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it87 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it86;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it88 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it87;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it89 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it88;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it9 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it8;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it90 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it89;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it91 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it90;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it92 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it91;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it93 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it92;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it94 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it93;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it95 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it94;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it96 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it95;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it97 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it96;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it98 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it97;
                ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it99 <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it98;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it1 <= tmp_re_V_5_reg_1916;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it10 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it9;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it100 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it99;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it101 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it100;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it102 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it101;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it103 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it102;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it104 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it103;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it105 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it104;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it106 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it105;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it107 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it106;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it108 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it107;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it109 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it108;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it11 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it10;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it110 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it109;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it111 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it110;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it112 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it111;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it113 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it112;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it114 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it113;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it115 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it114;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it116 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it115;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it117 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it116;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it118 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it117;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it119 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it118;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it12 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it11;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it120 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it119;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it121 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it120;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it122 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it121;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it123 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it122;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it124 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it123;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it125 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it124;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it126 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it125;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it127 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it126;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it128 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it127;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it129 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it128;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it13 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it12;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it130 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it129;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it131 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it130;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it132 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it131;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it133 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it132;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it134 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it133;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it135 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it134;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it136 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it135;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it137 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it136;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it138 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it137;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it139 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it138;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it14 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it13;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it140 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it139;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it141 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it140;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it142 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it141;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it143 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it142;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it144 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it143;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it145 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it144;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it146 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it145;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it147 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it146;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it15 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it14;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it16 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it15;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it17 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it16;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it18 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it17;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it19 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it18;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it2 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it1;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it20 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it19;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it21 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it20;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it22 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it21;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it23 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it22;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it24 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it23;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it25 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it24;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it26 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it25;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it27 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it26;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it28 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it27;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it29 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it28;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it3 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it2;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it30 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it29;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it31 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it30;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it32 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it31;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it33 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it32;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it34 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it33;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it35 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it34;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it36 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it35;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it37 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it36;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it38 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it37;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it39 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it38;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it4 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it3;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it40 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it39;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it41 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it40;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it42 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it41;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it43 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it42;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it44 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it43;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it45 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it44;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it46 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it45;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it47 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it46;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it48 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it47;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it49 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it48;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it5 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it4;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it50 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it49;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it51 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it50;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it52 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it51;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it53 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it52;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it54 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it53;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it55 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it54;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it56 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it55;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it57 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it56;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it58 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it57;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it59 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it58;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it6 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it5;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it60 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it59;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it61 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it60;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it62 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it61;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it63 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it62;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it64 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it63;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it65 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it64;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it66 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it65;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it67 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it66;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it68 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it67;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it69 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it68;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it7 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it6;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it70 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it69;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it71 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it70;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it72 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it71;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it73 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it72;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it74 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it73;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it75 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it74;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it76 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it75;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it77 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it76;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it78 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it77;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it79 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it78;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it8 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it7;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it80 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it79;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it81 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it80;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it82 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it81;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it83 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it82;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it84 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it83;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it85 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it84;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it86 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it85;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it87 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it86;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it88 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it87;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it89 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it88;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it9 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it8;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it90 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it89;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it91 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it90;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it92 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it91;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it93 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it92;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it94 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it93;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it95 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it94;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it96 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it95;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it97 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it96;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it98 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it97;
                ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it99 <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it98;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                m_conjProd_im_V_reg_487 <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7;
                m_conjProd_re_V_reg_502 <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and (ap_const_lv1_0 = tmp_28_fu_1577_p2))) then
                or_cond_reg_2351 <= or_cond_fu_1605_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it65) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                p_0_i3_reg_2296 <= p_Val2_32_fu_1439_p2(52 downto 22);
                p_0_i4_reg_2305 <= p_Val2_38_fu_1469_p2(52 downto 22);
                tmp_42_reg_2301 <= p_Val2_32_fu_1439_p2(53 downto 53);
                tmp_44_reg_2310 <= p_Val2_38_fu_1469_p2(53 downto 53);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it4))) then
                p_Val2_10_reg_2092 <= p_Val2_10_fu_1035_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it51) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it50))) then
                p_Val2_11_reg_2151 <= grp_sync_sqrt_31_11_5_3_s_fu_662_ap_return(22 downto 5);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it8)))) then
                p_Val2_1_reg_2136 <= grp_fu_1085_p2;
                p_Val2_s_reg_2131 <= grp_fu_1075_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it9)))) then
                p_Val2_2_reg_2146 <= p_Val2_2_fu_1109_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it64) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                p_Val2_30_reg_2276 <= grp_fu_1357_p2;
                p_Val2_31_reg_2281 <= grp_fu_1367_p2;
                p_Val2_35_reg_2286 <= grp_fu_1389_p2;
                p_Val2_37_reg_2291 <= grp_fu_1398_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it102) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                p_Val2_34_reg_2329 <= p_Val2_34_fu_1514_p2;
                slt1_reg_2324 <= slt1_fu_1509_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3))) then
                p_Val2_45_reg_2032 <= grp_fu_837_p2(32 downto 15);
                p_Val2_46_reg_2037 <= grp_fu_849_p2(32 downto 15);
                p_Val2_47_reg_2042 <= grp_fu_855_p2(32 downto 15);
                p_Val2_48_reg_2047 <= grp_fu_861_p2(32 downto 15);
                p_Val2_51_reg_2052 <= grp_fu_873_p2(32 downto 15);
                p_Val2_53_reg_2057 <= grp_fu_885_p2(32 downto 15);
                p_Val2_55_reg_2062 <= grp_fu_891_p2(32 downto 15);
                p_Val2_57_reg_2067 <= grp_fu_897_p2(32 downto 15);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it8))) then
                p_Val2_4_reg_2121 <= grp_fu_1055_p2;
                p_Val2_5_reg_2126 <= grp_fu_1065_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it9))) then
                p_Val2_6_reg_2141 <= p_Val2_6_fu_1097_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it3))) then
                p_Val2_8_reg_2072 <= grp_fu_906_p2;
                p_Val2_9_reg_2077 <= grp_fu_915_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it56) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it55)) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it56) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it55))))) then
                reg_728 <= grp_sync_sqrt_31_11_5_3_s_fu_667_ap_return(22 downto 5);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it58) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                slt_reg_2222 <= slt_fu_1348_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it62) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                tmp_20_reg_2266 <= grp_fu_1380_p2(41 downto 15);
                tmp_23_reg_2271 <= grp_fu_1407_p2(39 downto 15);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                tmp_24_reg_2339 <= tmp_24_fu_1544_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2))) then
                tmp_25_reg_2343 <= tmp_25_fu_1563_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)))) then
                tmp_27_reg_2359 <= tmp_27_fu_1642_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2))) then
                tmp_28_reg_2347 <= tmp_28_fu_1577_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2))) then
                tmp_30_reg_2363 <= tmp_30_fu_1647_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and not((ap_const_lv1_0 = tmp_28_fu_1577_p2)))) then
                tmp_31_reg_2355 <= tmp_31_fu_1618_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it101) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it100))) then
                tmp_43_reg_2314 <= tmp_43_fu_1493_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it101) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it100))) then
                tmp_45_reg_2319 <= tmp_45_fu_1497_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it146) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it145) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it145)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it145) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it145)))) then
                tmp_48_reg_2404 <= tmp_48_fu_1830_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it57) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                tmp_im_V_13_reg_2216 <= tmp_im_V_13_fu_1282_p2;
                tmp_re_V_13_reg_2211 <= tmp_re_V_13_fu_1276_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_8_reg_1928) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                tmp_im_V_16_reg_1966 <= MovingAverageShiftReg_V_im_V_dout;
                tmp_re_V_16_reg_1960 <= MovingAverageShiftReg_V_re_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_1932_pp0_it54)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                tmp_im_V_17_reg_2161 <= MovingAverageShiftRegAFC8_V_im_V_dout;
                tmp_re_V_17_reg_2156 <= MovingAverageShiftRegAFC8_V_re_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_icmp1_reg_1936_pp0_it54) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                tmp_im_V_18_reg_2171 <= MovingAverageShiftRegAFC1_V_im_V_dout;
                tmp_re_V_18_reg_2166 <= MovingAverageShiftRegAFC1_V_re_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = icmp_reg_1880) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then
                tmp_im_V_2_reg_1955 <= tmp_im_V_2_fu_817_p2;
                tmp_im_V_reg_1950 <= tmp_im_V_fu_811_p2;
                tmp_re_V_2_reg_1945 <= CorrDelayReg1_V_re_V_dout;
                tmp_re_V_reg_1940 <= CorrDelayReg0_V_re_V_dout;
            end if;
        end if;
    end process;
    PeakPower_V(6 downto 1) <= "000000";
    FreqOffsetVectorMagPeak_V(6 downto 1) <= "000000";
    FreqOffsetValue_V(8 downto 0) <= "000000000";
    tmp_abs_V_reg_586(6 downto 1) <= "000000";
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it6(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it1(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it2(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it3(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it4(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it5(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it6(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it1(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it2(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it3(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it4(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it5(17 downto 1) <= "00000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it66(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it67(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it68(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it69(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it70(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it71(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it72(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it73(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it74(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it75(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it76(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it77(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it78(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it79(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it80(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it81(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it82(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it83(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it84(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it85(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it86(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it87(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it88(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it89(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it90(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it91(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it92(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it93(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it94(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it95(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it96(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it97(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it98(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it99(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it100(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it101(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it102(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it103(6 downto 1) <= "000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it66(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it67(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it68(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it69(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it70(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it71(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it72(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it73(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it74(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it75(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it76(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it77(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it78(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it79(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it80(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it81(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it82(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it83(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it84(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it85(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it86(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it87(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it88(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it89(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it90(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it91(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it92(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it93(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it94(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it95(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it96(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it97(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it98(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it99(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it100(26 downto 1) <= "00000000000000000000000000";
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it101(26 downto 1) <= "00000000000000000000000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_sig_pprstidle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_pp0_stg0_fsm_0 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    CorrDelayReg0_V_im_V_CorrDelayReg0_V_im_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    CorrDelayReg0_V_im_V_din <= tmp_im_V_3_reg_1910;
    CorrDelayReg0_V_im_V_read <= CorrDelayReg0_V_re_V0_update;
    CorrDelayReg0_V_im_V_write <= CorrDelayReg0_V_re_V1_update;
    CorrDelayReg0_V_re_V0_status <= (CorrDelayReg0_V_re_V_empty_n and CorrDelayReg0_V_im_V_empty_n);

    -- CorrDelayReg0_V_re_V0_update assign process. --
    CorrDelayReg0_V_re_V0_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, icmp_reg_1880, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = icmp_reg_1880) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            CorrDelayReg0_V_re_V0_update <= ap_const_logic_1;
        else 
            CorrDelayReg0_V_re_V0_update <= ap_const_logic_0;
        end if; 
    end process;

    CorrDelayReg0_V_re_V1_status <= (CorrDelayReg0_V_re_V_full_n and CorrDelayReg0_V_im_V_full_n);

    -- CorrDelayReg0_V_re_V1_update assign process. --
    CorrDelayReg0_V_re_V1_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            CorrDelayReg0_V_re_V1_update <= ap_const_logic_1;
        else 
            CorrDelayReg0_V_re_V1_update <= ap_const_logic_0;
        end if; 
    end process;

    CorrDelayReg0_V_re_V_CorrDelayReg0_V_re_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    CorrDelayReg0_V_re_V_din <= tmp_re_V_4_reg_1904;
    CorrDelayReg0_V_re_V_read <= CorrDelayReg0_V_re_V0_update;
    CorrDelayReg0_V_re_V_write <= CorrDelayReg0_V_re_V1_update;
    CorrDelayReg1_V_im_V_CorrDelayReg1_V_im_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    CorrDelayReg1_V_im_V_din <= tmp_im_V_4_reg_1922;
    CorrDelayReg1_V_im_V_read <= CorrDelayReg1_V_re_V0_update;
    CorrDelayReg1_V_im_V_write <= CorrDelayReg1_V_re_V1_update;
    CorrDelayReg1_V_re_V0_status <= (CorrDelayReg1_V_re_V_empty_n and CorrDelayReg1_V_im_V_empty_n);

    -- CorrDelayReg1_V_re_V0_update assign process. --
    CorrDelayReg1_V_re_V0_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, icmp_reg_1880, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = icmp_reg_1880) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            CorrDelayReg1_V_re_V0_update <= ap_const_logic_1;
        else 
            CorrDelayReg1_V_re_V0_update <= ap_const_logic_0;
        end if; 
    end process;

    CorrDelayReg1_V_re_V1_status <= (CorrDelayReg1_V_re_V_full_n and CorrDelayReg1_V_im_V_full_n);

    -- CorrDelayReg1_V_re_V1_update assign process. --
    CorrDelayReg1_V_re_V1_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            CorrDelayReg1_V_re_V1_update <= ap_const_logic_1;
        else 
            CorrDelayReg1_V_re_V1_update <= ap_const_logic_0;
        end if; 
    end process;

    CorrDelayReg1_V_re_V_CorrDelayReg1_V_re_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    CorrDelayReg1_V_re_V_din <= tmp_re_V_5_reg_1916;
    CorrDelayReg1_V_re_V_read <= CorrDelayReg1_V_re_V0_update;
    CorrDelayReg1_V_re_V_write <= CorrDelayReg1_V_re_V1_update;

    -- DataIn_0_im_V_ap_vld_in_sig assign process. --
    DataIn_0_im_V_ap_vld_in_sig_assign_proc : process(DataIn_0_im_V_ap_vld, DataIn_0_im_V_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = DataIn_0_im_V_ap_vld)) then 
            DataIn_0_im_V_ap_vld_in_sig <= DataIn_0_im_V_ap_vld;
        else 
            DataIn_0_im_V_ap_vld_in_sig <= DataIn_0_im_V_ap_vld_preg;
        end if; 
    end process;


    -- DataIn_0_im_V_in_sig assign process. --
    DataIn_0_im_V_in_sig_assign_proc : process(DataIn_0_im_V, DataIn_0_im_V_preg, DataIn_0_im_V_ap_vld)
    begin
        if ((ap_const_logic_1 = DataIn_0_im_V_ap_vld)) then 
            DataIn_0_im_V_in_sig <= DataIn_0_im_V;
        else 
            DataIn_0_im_V_in_sig <= DataIn_0_im_V_preg;
        end if; 
    end process;


    -- DataIn_0_re_V_ap_vld_in_sig assign process. --
    DataIn_0_re_V_ap_vld_in_sig_assign_proc : process(DataIn_0_re_V_ap_vld, DataIn_0_re_V_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = DataIn_0_re_V_ap_vld)) then 
            DataIn_0_re_V_ap_vld_in_sig <= DataIn_0_re_V_ap_vld;
        else 
            DataIn_0_re_V_ap_vld_in_sig <= DataIn_0_re_V_ap_vld_preg;
        end if; 
    end process;


    -- DataIn_0_re_V_in_sig assign process. --
    DataIn_0_re_V_in_sig_assign_proc : process(DataIn_0_re_V, DataIn_0_re_V_preg, DataIn_0_re_V_ap_vld)
    begin
        if ((ap_const_logic_1 = DataIn_0_re_V_ap_vld)) then 
            DataIn_0_re_V_in_sig <= DataIn_0_re_V;
        else 
            DataIn_0_re_V_in_sig <= DataIn_0_re_V_preg;
        end if; 
    end process;


    -- DataIn_1_im_V_ap_vld_in_sig assign process. --
    DataIn_1_im_V_ap_vld_in_sig_assign_proc : process(DataIn_1_im_V_ap_vld, DataIn_1_im_V_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = DataIn_1_im_V_ap_vld)) then 
            DataIn_1_im_V_ap_vld_in_sig <= DataIn_1_im_V_ap_vld;
        else 
            DataIn_1_im_V_ap_vld_in_sig <= DataIn_1_im_V_ap_vld_preg;
        end if; 
    end process;


    -- DataIn_1_im_V_in_sig assign process. --
    DataIn_1_im_V_in_sig_assign_proc : process(DataIn_1_im_V, DataIn_1_im_V_preg, DataIn_1_im_V_ap_vld)
    begin
        if ((ap_const_logic_1 = DataIn_1_im_V_ap_vld)) then 
            DataIn_1_im_V_in_sig <= DataIn_1_im_V;
        else 
            DataIn_1_im_V_in_sig <= DataIn_1_im_V_preg;
        end if; 
    end process;


    -- DataIn_1_re_V_ap_vld_in_sig assign process. --
    DataIn_1_re_V_ap_vld_in_sig_assign_proc : process(DataIn_1_re_V_ap_vld, DataIn_1_re_V_ap_vld_preg)
    begin
        if ((ap_const_logic_1 = DataIn_1_re_V_ap_vld)) then 
            DataIn_1_re_V_ap_vld_in_sig <= DataIn_1_re_V_ap_vld;
        else 
            DataIn_1_re_V_ap_vld_in_sig <= DataIn_1_re_V_ap_vld_preg;
        end if; 
    end process;


    -- DataIn_1_re_V_in_sig assign process. --
    DataIn_1_re_V_in_sig_assign_proc : process(DataIn_1_re_V, DataIn_1_re_V_preg, DataIn_1_re_V_ap_vld)
    begin
        if ((ap_const_logic_1 = DataIn_1_re_V_ap_vld)) then 
            DataIn_1_re_V_in_sig <= DataIn_1_re_V;
        else 
            DataIn_1_re_V_in_sig <= DataIn_1_re_V_preg;
        end if; 
    end process;

    DataOut_0_V_im_V_din <= ap_reg_ppstg_tmp_im_V_3_reg_1910_pp0_it147;
    DataOut_0_V_im_V_write <= DataOut_0_V_re_V1_update;
    DataOut_0_V_re_V1_status <= (DataOut_0_V_re_V_full_n and DataOut_0_V_im_V_full_n);

    -- DataOut_0_V_re_V1_update assign process. --
    DataOut_0_V_re_V1_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppstg_tmp_24_reg_2339_pp0_it147, ap_reg_ppstg_tmp_25_reg_2343_pp0_it147, ap_reg_ppstg_tmp_28_reg_2347_pp0_it147, ap_reg_ppstg_or_cond_reg_2351_pp0_it147, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_2347_pp0_it147) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_2351_pp0_it147)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            DataOut_0_V_re_V1_update <= ap_const_logic_1;
        else 
            DataOut_0_V_re_V1_update <= ap_const_logic_0;
        end if; 
    end process;

    DataOut_0_V_re_V_din <= ap_reg_ppstg_tmp_re_V_4_reg_1904_pp0_it147;
    DataOut_0_V_re_V_write <= DataOut_0_V_re_V1_update;
    DataOut_1_V_im_V_din <= ap_reg_ppstg_tmp_im_V_4_reg_1922_pp0_it147;
    DataOut_1_V_im_V_write <= DataOut_1_V_re_V1_update;
    DataOut_1_V_re_V1_status <= (DataOut_1_V_re_V_full_n and DataOut_1_V_im_V_full_n);

    -- DataOut_1_V_re_V1_update assign process. --
    DataOut_1_V_re_V1_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppstg_tmp_24_reg_2339_pp0_it147, ap_reg_ppstg_tmp_25_reg_2343_pp0_it147, ap_reg_ppstg_tmp_28_reg_2347_pp0_it147, ap_reg_ppstg_or_cond_reg_2351_pp0_it147, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_2347_pp0_it147) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_2351_pp0_it147)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            DataOut_1_V_re_V1_update <= ap_const_logic_1;
        else 
            DataOut_1_V_re_V1_update <= ap_const_logic_0;
        end if; 
    end process;

    DataOut_1_V_re_V_din <= ap_reg_ppstg_tmp_re_V_5_reg_1916_pp0_it147;
    DataOut_1_V_re_V_write <= DataOut_1_V_re_V1_update;
    FirstDetect_load_load_fu_1768_p1 <= FirstDetect;
    FreqOffsetOut_V <= FreqOffsetValue_V;

    -- FreqOffsetOut_V_ap_vld assign process. --
    FreqOffsetOut_V_ap_vld_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            FreqOffsetOut_V_ap_vld <= ap_const_logic_1;
        else 
            FreqOffsetOut_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    IsMovingAveragePowerOverThres_fu_1526_p2 <= (ap_reg_ppstg_slt_reg_2222_pp0_it102 xor ap_const_lv1_1);
    IsMovingRatioOverThres_0_not_fu_1744_p2 <= (IsMovingRatioOverThres_fu_1533_p2 xor ap_const_lv1_1);
    IsMovingRatioOverThres_fu_1533_p2 <= (slt1_reg_2324 xor ap_const_lv1_1);
    MovingAverageShiftRegAFC1_V_im_V_MovingAverageShiftRegAFC1_V_im_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    MovingAverageShiftRegAFC1_V_im_V_din <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it54;
    MovingAverageShiftRegAFC1_V_im_V_read <= MovingAverageShiftRegAFC1_V_re_V0_update;
    MovingAverageShiftRegAFC1_V_im_V_write <= MovingAverageShiftRegAFC1_V_re_V1_update;
    MovingAverageShiftRegAFC1_V_re_V0_status <= (MovingAverageShiftRegAFC1_V_re_V_empty_n and MovingAverageShiftRegAFC1_V_im_V_empty_n);

    -- MovingAverageShiftRegAFC1_V_re_V0_update assign process. --
    MovingAverageShiftRegAFC1_V_re_V0_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_icmp1_reg_1936_pp0_it54, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_icmp1_reg_1936_pp0_it54) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            MovingAverageShiftRegAFC1_V_re_V0_update <= ap_const_logic_1;
        else 
            MovingAverageShiftRegAFC1_V_re_V0_update <= ap_const_logic_0;
        end if; 
    end process;

    MovingAverageShiftRegAFC1_V_re_V1_status <= (MovingAverageShiftRegAFC1_V_re_V_full_n and MovingAverageShiftRegAFC1_V_im_V_full_n);

    -- MovingAverageShiftRegAFC1_V_re_V1_update assign process. --
    MovingAverageShiftRegAFC1_V_re_V1_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            MovingAverageShiftRegAFC1_V_re_V1_update <= ap_const_logic_1;
        else 
            MovingAverageShiftRegAFC1_V_re_V1_update <= ap_const_logic_0;
        end if; 
    end process;

    MovingAverageShiftRegAFC1_V_re_V_MovingAverageShiftRegAFC1_V_re_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    MovingAverageShiftRegAFC1_V_re_V_din <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it54;
    MovingAverageShiftRegAFC1_V_re_V_read <= MovingAverageShiftRegAFC1_V_re_V0_update;
    MovingAverageShiftRegAFC1_V_re_V_write <= MovingAverageShiftRegAFC1_V_re_V1_update;
    MovingAverageShiftRegAFC8_V_im_V_MovingAverageShiftRegAFC8_V_im_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    MovingAverageShiftRegAFC8_V_im_V_din <= ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it54;
    MovingAverageShiftRegAFC8_V_im_V_read <= MovingAverageShiftRegAFC8_V_re_V0_update;
    MovingAverageShiftRegAFC8_V_im_V_write <= MovingAverageShiftRegAFC8_V_re_V1_update;
    MovingAverageShiftRegAFC8_V_re_V0_status <= (MovingAverageShiftRegAFC8_V_re_V_empty_n and MovingAverageShiftRegAFC8_V_im_V_empty_n);

    -- MovingAverageShiftRegAFC8_V_re_V0_update assign process. --
    MovingAverageShiftRegAFC8_V_re_V0_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_40_reg_1932_pp0_it54, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_1932_pp0_it54)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            MovingAverageShiftRegAFC8_V_re_V0_update <= ap_const_logic_1;
        else 
            MovingAverageShiftRegAFC8_V_re_V0_update <= ap_const_logic_0;
        end if; 
    end process;

    MovingAverageShiftRegAFC8_V_re_V1_status <= (MovingAverageShiftRegAFC8_V_re_V_full_n and MovingAverageShiftRegAFC8_V_im_V_full_n);

    -- MovingAverageShiftRegAFC8_V_re_V1_update assign process. --
    MovingAverageShiftRegAFC8_V_re_V1_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            MovingAverageShiftRegAFC8_V_re_V1_update <= ap_const_logic_1;
        else 
            MovingAverageShiftRegAFC8_V_re_V1_update <= ap_const_logic_0;
        end if; 
    end process;

    MovingAverageShiftRegAFC8_V_re_V_MovingAverageShiftRegAFC8_V_re_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    MovingAverageShiftRegAFC8_V_re_V_din <= ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it54;
    MovingAverageShiftRegAFC8_V_re_V_read <= MovingAverageShiftRegAFC8_V_re_V0_update;
    MovingAverageShiftRegAFC8_V_re_V_write <= MovingAverageShiftRegAFC8_V_re_V1_update;
    MovingAverageShiftReg_V_im_V_MovingAverageShiftReg_V_im_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    MovingAverageShiftReg_V_im_V_din <= ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7;
    MovingAverageShiftReg_V_im_V_read <= MovingAverageShiftReg_V_re_V0_update;
    MovingAverageShiftReg_V_im_V_write <= MovingAverageShiftReg_V_re_V1_update;
    MovingAverageShiftReg_V_re_V0_status <= (MovingAverageShiftReg_V_re_V_empty_n and MovingAverageShiftReg_V_im_V_empty_n);

    -- MovingAverageShiftReg_V_re_V0_update assign process. --
    MovingAverageShiftReg_V_re_V0_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, tmp_8_reg_1928, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_8_reg_1928) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            MovingAverageShiftReg_V_re_V0_update <= ap_const_logic_1;
        else 
            MovingAverageShiftReg_V_re_V0_update <= ap_const_logic_0;
        end if; 
    end process;

    MovingAverageShiftReg_V_re_V1_status <= (MovingAverageShiftReg_V_re_V_full_n and MovingAverageShiftReg_V_im_V_full_n);

    -- MovingAverageShiftReg_V_re_V1_update assign process. --
    MovingAverageShiftReg_V_re_V1_update_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            MovingAverageShiftReg_V_re_V1_update <= ap_const_logic_1;
        else 
            MovingAverageShiftReg_V_re_V1_update <= ap_const_logic_0;
        end if; 
    end process;

    MovingAverageShiftReg_V_re_V_MovingAverageShiftReg_V_re_V_fifo_U_ap_dummy_ce <= ap_const_logic_1;
    MovingAverageShiftReg_V_re_V_din <= ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7;
    MovingAverageShiftReg_V_re_V_read <= MovingAverageShiftReg_V_re_V0_update;
    MovingAverageShiftReg_V_re_V_write <= MovingAverageShiftReg_V_re_V1_update;
    
    tmp_re_V_reg_1940_temp <= signed(tmp_re_V_reg_1940);
    OP1_V_1_cast_fu_831_p1 <= std_logic_vector(resize(tmp_re_V_reg_1940_temp,33));

    
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7_temp <= signed(ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7);
    OP1_V_1_fu_1081_p1 <= std_logic_vector(resize(ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7_temp,36));

    
    tmp_im_V_reg_1950_temp <= signed(tmp_im_V_reg_1950);
    OP1_V_2_cast_fu_843_p1 <= std_logic_vector(resize(tmp_im_V_reg_1950_temp,33));

    
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7_temp <= signed(ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7);
    OP1_V_2_fu_1051_p1 <= std_logic_vector(resize(ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7_temp,36));

    
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7_temp <= signed(ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7);
    OP1_V_3_fu_1061_p1 <= std_logic_vector(resize(ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it7_temp,36));

    
    tmp_re_V_2_reg_1945_temp <= signed(tmp_re_V_2_reg_1945);
    OP1_V_4_cast_fu_867_p1 <= std_logic_vector(resize(tmp_re_V_2_reg_1945_temp,33));

    
    tmp_re_V_16_reg_1960_temp <= signed(tmp_re_V_16_reg_1960);
    OP1_V_4_fu_903_p1 <= std_logic_vector(resize(tmp_re_V_16_reg_1960_temp,36));

    
    tmp_im_V_2_reg_1955_temp <= signed(tmp_im_V_2_reg_1955);
    OP1_V_5_cast_fu_879_p1 <= std_logic_vector(resize(tmp_im_V_2_reg_1955_temp,33));

    
    tmp_im_V_16_reg_1966_temp <= signed(tmp_im_V_16_reg_1966);
    OP1_V_5_fu_912_p1 <= std_logic_vector(resize(tmp_im_V_16_reg_1966_temp,36));

    
    p_Val2_16_fu_1296_p2_temp <= signed(p_Val2_16_fu_1296_p2);
    OP1_V_6_fu_1353_p1 <= std_logic_vector(resize(p_Val2_16_fu_1296_p2_temp,54));

    
    p_Val2_17_fu_1316_p2_temp <= signed(p_Val2_17_fu_1316_p2);
    OP1_V_7_fu_1363_p1 <= std_logic_vector(resize(p_Val2_17_fu_1316_p2_temp,54));

    
    tmp_re_V_13_reg_2211_temp <= signed(tmp_re_V_13_reg_2211);
    OP1_V_8_fu_1386_p1 <= std_logic_vector(resize(tmp_re_V_13_reg_2211_temp,54));

    
    tmp_im_V_13_reg_2216_temp <= signed(tmp_im_V_13_reg_2216);
    OP1_V_9_fu_1395_p1 <= std_logic_vector(resize(tmp_im_V_13_reg_2216_temp,54));

    
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7_temp <= signed(ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7);
    OP1_V_fu_1071_p1 <= std_logic_vector(resize(ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it7_temp,36));

    
    ap_reg_ppstg_DataIn_0_im_V_read_reg_1889_pp0_it1_temp <= signed(ap_reg_ppstg_DataIn_0_im_V_read_reg_1889_pp0_it1);
    OP2_V_1_cast_fu_846_p1 <= std_logic_vector(resize(ap_reg_ppstg_DataIn_0_im_V_read_reg_1889_pp0_it1_temp,33));

    
    ap_reg_ppstg_DataIn_1_re_V_read_reg_1894_pp0_it1_temp <= signed(ap_reg_ppstg_DataIn_1_re_V_read_reg_1894_pp0_it1);
    OP2_V_2_cast_fu_870_p1 <= std_logic_vector(resize(ap_reg_ppstg_DataIn_1_re_V_read_reg_1894_pp0_it1_temp,33));

    
    ap_reg_ppstg_DataIn_1_im_V_read_reg_1899_pp0_it1_temp <= signed(ap_reg_ppstg_DataIn_1_im_V_read_reg_1899_pp0_it1);
    OP2_V_3_cast_fu_882_p1 <= std_logic_vector(resize(ap_reg_ppstg_DataIn_1_im_V_read_reg_1899_pp0_it1_temp,33));

    
    ap_reg_ppstg_DataIn_0_re_V_read_reg_1884_pp0_it1_temp <= signed(ap_reg_ppstg_DataIn_0_re_V_read_reg_1884_pp0_it1);
    OP2_V_cast_fu_834_p1 <= std_logic_vector(resize(ap_reg_ppstg_DataIn_0_re_V_read_reg_1884_pp0_it1_temp,33));


    -- TrackingOFDMSampleCnt_V_flag_3_phi_fu_612_p14 assign process. --
    TrackingOFDMSampleCnt_V_flag_3_phi_fu_612_p14_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it103, tmp_24_fu_1544_p2, tmp_25_fu_1563_p2, tmp_28_fu_1577_p2, tmp_31_fu_1618_p2, tmp_27_fu_1642_p2, tmp_30_fu_1647_p2, tmp_39_fu_1673_p2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and (ap_const_lv1_0 = tmp_30_fu_1647_p2) and not((ap_const_lv1_0 = tmp_39_fu_1673_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and not((ap_const_lv1_0 = tmp_28_fu_1577_p2)) and not((ap_const_lv1_0 = tmp_31_fu_1618_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and not((ap_const_lv1_0 = tmp_28_fu_1577_p2)) and (ap_const_lv1_0 = tmp_31_fu_1618_p2)) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and (ap_const_lv1_0 = tmp_28_fu_1577_p2)))) then 
            TrackingOFDMSampleCnt_V_flag_3_phi_fu_612_p14 <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and not((ap_const_lv1_0 = tmp_27_fu_1642_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and not((ap_const_lv1_0 = tmp_30_fu_1647_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and (ap_const_lv1_0 = tmp_30_fu_1647_p2) and (ap_const_lv1_0 = tmp_39_fu_1673_p2)))) then 
            TrackingOFDMSampleCnt_V_flag_3_phi_fu_612_p14 <= ap_const_lv1_0;
        else 
            TrackingOFDMSampleCnt_V_flag_3_phi_fu_612_p14 <= ap_const_lv1_1;
        end if; 
    end process;


    -- TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14 assign process. --
    TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it103, tmp_24_fu_1544_p2, tmp_25_fu_1563_p2, tmp_28_fu_1577_p2, tmp_31_fu_1618_p2, tmp_27_fu_1642_p2, tmp_30_fu_1647_p2, tmp_39_fu_1673_p2, phitmp4_fu_1611_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and (ap_const_lv1_0 = tmp_28_fu_1577_p2))) then 
            TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14 <= phitmp4_fu_1611_p2;
        elsif (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and not((ap_const_lv1_0 = tmp_28_fu_1577_p2)) and (ap_const_lv1_0 = tmp_31_fu_1618_p2))) then 
            TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14 <= ap_const_lv10_1;
        elsif (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and not((ap_const_lv1_0 = tmp_28_fu_1577_p2)) and not((ap_const_lv1_0 = tmp_31_fu_1618_p2)))) then 
            TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14 <= ap_const_lv10_281;
        elsif ((((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and not((ap_const_lv1_0 = tmp_27_fu_1642_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and not((ap_const_lv1_0 = tmp_30_fu_1647_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and (ap_const_lv1_0 = tmp_30_fu_1647_p2) and not((ap_const_lv1_0 = tmp_39_fu_1673_p2))) or ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and (ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and (ap_const_lv1_0 = tmp_30_fu_1647_p2) and (ap_const_lv1_0 = tmp_39_fu_1673_p2)))) then 
            TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14 <= ap_const_lv10_0;
        else 
            TrackingOFDMSampleCnt_V_new_3_phi_fu_639_p14 <= ap_const_lv10_1;
        end if; 
    end process;

    agg_result_im_V_write_assign_fu_1023_p2 <= std_logic_vector(unsigned(tmp1_fu_1019_p2) + unsigned(tmp_fu_1015_p2));
    agg_result_re_V_write_assign_fu_1009_p2 <= std_logic_vector(unsigned(tmp_re_V_15_fu_1005_p2) + unsigned(tmp_re_V_14_fu_1001_p2));
    ap_reg_phiprechg_FreqOffsetVectorMag_V_reg_598pp0_it65 <= ap_const_lv27_1;
    ap_reg_phiprechg_m_conjProd_im_V_reg_487pp0_it0 <= ap_const_lv18_1;
    ap_reg_phiprechg_m_conjProd_re_V_reg_502pp0_it0 <= ap_const_lv18_1;
    ap_reg_phiprechg_p_Val2_12_reg_557pp0_it57 <= ap_const_lv18_1;
    ap_reg_phiprechg_p_Val2_13_reg_566pp0_it57 <= ap_const_lv18_1;
    ap_reg_phiprechg_p_Val2_14_reg_576pp0_it57 <= ap_const_lv18_1;
    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it7 <= ap_const_lv18_1;
    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it7 <= ap_const_lv18_1;
    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it7 <= ap_const_lv18_1;
    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it7 <= ap_const_lv18_1;
    ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it65 <= ap_const_lv27_1;
    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;

    -- ap_sig_bdd_188 assign process. --
    ap_sig_bdd_188_assign_proc : process(DataIn_0_re_V_ap_vld_in_sig, DataIn_1_re_V_ap_vld_in_sig, DataIn_0_im_V_ap_vld_in_sig, DataIn_1_im_V_ap_vld_in_sig, icmp_fu_747_p2)
    begin
                ap_sig_bdd_188 <= ((DataIn_0_re_V_ap_vld_in_sig = ap_const_logic_0) or ((DataIn_0_re_V_ap_vld_in_sig = ap_const_logic_0) and (ap_const_lv1_0 = icmp_fu_747_p2)) or (DataIn_0_im_V_ap_vld_in_sig = ap_const_logic_0) or ((ap_const_lv1_0 = icmp_fu_747_p2) and (DataIn_0_im_V_ap_vld_in_sig = ap_const_logic_0)) or (DataIn_1_re_V_ap_vld_in_sig = ap_const_logic_0) or ((ap_const_lv1_0 = icmp_fu_747_p2) and (DataIn_1_re_V_ap_vld_in_sig = ap_const_logic_0)) or (DataIn_1_im_V_ap_vld_in_sig = ap_const_logic_0) or ((ap_const_lv1_0 = icmp_fu_747_p2) and (DataIn_1_im_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_213 assign process. --
    ap_sig_bdd_213_assign_proc : process(CorrDelayReg0_V_re_V0_status, icmp_reg_1880, CorrDelayReg1_V_re_V0_status, CorrDelayReg0_V_re_V1_status, CorrDelayReg1_V_re_V1_status, MovingAverageShiftReg_V_re_V0_status, tmp_8_reg_1928)
    begin
                ap_sig_bdd_213 <= (((CorrDelayReg0_V_re_V0_status = ap_const_logic_0) and (ap_const_lv1_0 = icmp_reg_1880)) or ((ap_const_lv1_0 = icmp_reg_1880) and (CorrDelayReg1_V_re_V0_status = ap_const_logic_0)) or (CorrDelayReg0_V_re_V1_status = ap_const_logic_0) or (CorrDelayReg1_V_re_V1_status = ap_const_logic_0) or ((MovingAverageShiftReg_V_re_V0_status = ap_const_logic_0) and (ap_const_lv1_0 = tmp_8_reg_1928)));
    end process;


    -- ap_sig_bdd_2168 assign process. --
    ap_sig_bdd_2168_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_2168 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;


    -- ap_sig_bdd_2251 assign process. --
    ap_sig_bdd_2251_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it57, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_2251 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it57) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;


    -- ap_sig_bdd_2461 assign process. --
    ap_sig_bdd_2461_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it65, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_2461 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it65) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;


    -- ap_sig_bdd_2555 assign process. --
    ap_sig_bdd_2555_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it102, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_2555 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it102) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;


    -- ap_sig_bdd_2564 assign process. --
    ap_sig_bdd_2564_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it103, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_2564 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;


    -- ap_sig_bdd_2611 assign process. --
    ap_sig_bdd_2611_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it103, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, tmp_24_fu_1544_p2)
    begin
                ap_sig_bdd_2611 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = tmp_24_fu_1544_p2));
    end process;


    -- ap_sig_bdd_3097 assign process. --
    ap_sig_bdd_3097_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it103, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, tmp_24_fu_1544_p2, FirstDetect_load_load_fu_1768_p1)
    begin
                ap_sig_bdd_3097 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it103) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and not((ap_const_lv1_0 = tmp_24_fu_1544_p2)) and (ap_const_lv1_0 = FirstDetect_load_load_fu_1768_p1));
    end process;


    -- ap_sig_bdd_348 assign process. --
    ap_sig_bdd_348_assign_proc : process(MovingAverageShiftRegAFC8_V_re_V0_status, ap_reg_ppstg_tmp_40_reg_1932_pp0_it54, MovingAverageShiftRegAFC8_V_re_V1_status, MovingAverageShiftRegAFC1_V_re_V0_status, ap_reg_ppstg_icmp1_reg_1936_pp0_it54, MovingAverageShiftRegAFC1_V_re_V1_status)
    begin
                ap_sig_bdd_348 <= (((MovingAverageShiftRegAFC8_V_re_V0_status = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_1932_pp0_it54))) or (MovingAverageShiftRegAFC8_V_re_V1_status = ap_const_logic_0) or ((MovingAverageShiftRegAFC1_V_re_V0_status = ap_const_logic_0) and (ap_const_lv1_0 = ap_reg_ppstg_icmp1_reg_1936_pp0_it54)) or (MovingAverageShiftRegAFC1_V_re_V1_status = ap_const_logic_0));
    end process;


    -- ap_sig_bdd_3699 assign process. --
    ap_sig_bdd_3699_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_3699 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;


    -- ap_sig_bdd_3733 assign process. --
    ap_sig_bdd_3733_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it11)
    begin
                ap_sig_bdd_3733 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11));
    end process;


    -- ap_sig_bdd_4204 assign process. --
    ap_sig_bdd_4204_assign_proc : process(tmp_24_fu_1544_p2, tmp_25_fu_1563_p2, tmp_27_fu_1642_p2, tmp_30_fu_1647_p2, tmp_39_fu_1673_p2)
    begin
                ap_sig_bdd_4204 <= ((ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and (ap_const_lv1_0 = tmp_30_fu_1647_p2) and not((ap_const_lv1_0 = tmp_39_fu_1673_p2)));
    end process;


    -- ap_sig_bdd_4214 assign process. --
    ap_sig_bdd_4214_assign_proc : process(tmp_24_fu_1544_p2, tmp_25_fu_1563_p2, tmp_28_fu_1577_p2, tmp_31_fu_1618_p2)
    begin
                ap_sig_bdd_4214 <= ((ap_const_lv1_0 = tmp_24_fu_1544_p2) and (ap_const_lv1_0 = tmp_25_fu_1563_p2) and not((ap_const_lv1_0 = tmp_28_fu_1577_p2)) and not((ap_const_lv1_0 = tmp_31_fu_1618_p2)));
    end process;


    -- ap_sig_bdd_4337 assign process. --
    ap_sig_bdd_4337_assign_proc : process(tmp_24_fu_1544_p2, FirstDetect_load_load_fu_1768_p1, brmerge_demorgan_fu_724_p2)
    begin
                ap_sig_bdd_4337 <= (not((ap_const_lv1_0 = tmp_24_fu_1544_p2)) and not((ap_const_lv1_0 = FirstDetect_load_load_fu_1768_p1)) and not((ap_const_lv1_0 = brmerge_demorgan_fu_724_p2)));
    end process;


    -- ap_sig_bdd_4347 assign process. --
    ap_sig_bdd_4347_assign_proc : process(tmp_24_fu_1544_p2, tmp_25_fu_1563_p2, tmp_27_fu_1642_p2, brmerge_fu_1750_p2)
    begin
                ap_sig_bdd_4347 <= ((ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and not((ap_const_lv1_0 = tmp_27_fu_1642_p2)) and (ap_const_lv1_0 = brmerge_fu_1750_p2));
    end process;


    -- ap_sig_bdd_560 assign process. --
    ap_sig_bdd_560_assign_proc : process(DataOut_0_V_re_V1_status, ap_reg_ppstg_tmp_24_reg_2339_pp0_it147, ap_reg_ppstg_tmp_25_reg_2343_pp0_it147, ap_reg_ppstg_tmp_28_reg_2347_pp0_it147, ap_reg_ppstg_or_cond_reg_2351_pp0_it147, DataOut_1_V_re_V1_status)
    begin
                ap_sig_bdd_560 <= (((DataOut_0_V_re_V1_status = ap_const_logic_0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_2347_pp0_it147) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_2351_pp0_it147))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it147) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_2347_pp0_it147) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_2351_pp0_it147)) and (DataOut_1_V_re_V1_status = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_5768 assign process. --
    ap_sig_bdd_5768_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it147, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_24_reg_2339_pp0_it146)
    begin
                ap_sig_bdd_5768 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it147) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it146));
    end process;


    -- ap_sig_bdd_5770 assign process. --
    ap_sig_bdd_5770_assign_proc : process(ap_reg_ppstg_tmp_25_reg_2343_pp0_it146, ap_reg_ppstg_tmp_28_reg_2347_pp0_it146, ap_reg_ppstg_tmp_31_reg_2355_pp0_it146)
    begin
                ap_sig_bdd_5770 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it146) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_28_reg_2347_pp0_it146)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_2355_pp0_it146)));
    end process;


    -- ap_sig_bdd_5773 assign process. --
    ap_sig_bdd_5773_assign_proc : process(ap_reg_ppstg_tmp_25_reg_2343_pp0_it146, ap_reg_ppstg_tmp_27_reg_2359_pp0_it146, ap_reg_ppstg_tmp_30_reg_2363_pp0_it146)
    begin
                ap_sig_bdd_5773 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it146)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it146) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it146)));
    end process;


    -- ap_sig_bdd_5779 assign process. --
    ap_sig_bdd_5779_assign_proc : process(tmp_26_fu_1776_p2, tmp_29_fu_1782_p2)
    begin
                ap_sig_bdd_5779 <= ((ap_const_lv1_0 = tmp_26_fu_1776_p2) and (ap_const_lv1_0 = tmp_29_fu_1782_p2));
    end process;


    -- ap_sig_bdd_5781 assign process. --
    ap_sig_bdd_5781_assign_proc : process(tmp_26_fu_1776_p2, brmerge905_demorgan_fu_720_p2)
    begin
                ap_sig_bdd_5781 <= (not((ap_const_lv1_0 = tmp_26_fu_1776_p2)) and not((ap_const_lv1_0 = brmerge905_demorgan_fu_720_p2)));
    end process;


    -- ap_sig_bdd_5787 assign process. --
    ap_sig_bdd_5787_assign_proc : process(tmp_25_fu_1563_p2, tmp_28_fu_1577_p2, tmp_31_fu_1618_p2)
    begin
                ap_sig_bdd_5787 <= ((ap_const_lv1_0 = tmp_25_fu_1563_p2) and not((ap_const_lv1_0 = tmp_28_fu_1577_p2)) and (ap_const_lv1_0 = tmp_31_fu_1618_p2));
    end process;


    -- ap_sig_bdd_5791 assign process. --
    ap_sig_bdd_5791_assign_proc : process(tmp_25_fu_1563_p2, tmp_27_fu_1642_p2, tmp_30_fu_1647_p2, tmp_39_fu_1673_p2)
    begin
                ap_sig_bdd_5791 <= (not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and (ap_const_lv1_0 = tmp_30_fu_1647_p2) and not((ap_const_lv1_0 = tmp_39_fu_1673_p2)));
    end process;


    -- ap_sig_bdd_736 assign process. --
    ap_sig_bdd_736_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_reg_ppiten_pp0_it56, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_736 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it56) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;


    -- ap_sig_bdd_746 assign process. --
    ap_sig_bdd_746_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
                ap_sig_bdd_746 <= ((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_const_logic_1) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))));
    end process;

    ap_sig_pprstidle_pp0 <= ap_const_logic_0;
    brmerge905_demorgan_fu_720_p2 <= (IsMovingAveragePowerOverThres_fu_1526_p2 and IsMovingRatioOverThres_fu_1533_p2);
    brmerge_demorgan_fu_724_p2 <= (IsMovingAveragePowerOverThres_fu_1526_p2 and IsMovingRatioOverThres_fu_1533_p2);
    brmerge_fu_1750_p2 <= (rev_fu_1738_p2 or IsMovingRatioOverThres_0_not_fu_1744_p2);

    -- grp_fu_1055_ce assign process. --
    grp_fu_1055_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it6, ap_reg_ppstg_tmp_8_reg_1928_pp0_it7, ap_reg_ppstg_tmp_8_reg_1928_pp0_it8)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it6) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it8) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it7)))) then 
            grp_fu_1055_ce <= ap_const_logic_1;
        else 
            grp_fu_1055_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1055_p0 <= OP1_V_2_fu_1051_p1(18 - 1 downto 0);
    grp_fu_1055_p1 <= OP1_V_2_fu_1051_p1(18 - 1 downto 0);

    -- grp_fu_1065_ce assign process. --
    grp_fu_1065_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it6, ap_reg_ppstg_tmp_8_reg_1928_pp0_it7, ap_reg_ppstg_tmp_8_reg_1928_pp0_it8)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it6) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it8) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it7)))) then 
            grp_fu_1065_ce <= ap_const_logic_1;
        else 
            grp_fu_1065_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1065_p0 <= OP1_V_3_fu_1061_p1(18 - 1 downto 0);
    grp_fu_1065_p1 <= OP1_V_3_fu_1061_p1(18 - 1 downto 0);

    -- grp_fu_1075_ce assign process. --
    grp_fu_1075_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it6, ap_reg_ppstg_tmp_8_reg_1928_pp0_it7, ap_reg_ppstg_tmp_8_reg_1928_pp0_it8)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it6)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it8)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it7))))) then 
            grp_fu_1075_ce <= ap_const_logic_1;
        else 
            grp_fu_1075_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1075_p0 <= OP1_V_fu_1071_p1(18 - 1 downto 0);
    grp_fu_1075_p1 <= OP1_V_fu_1071_p1(18 - 1 downto 0);

    -- grp_fu_1085_ce assign process. --
    grp_fu_1085_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it6, ap_reg_ppstg_tmp_8_reg_1928_pp0_it7, ap_reg_ppstg_tmp_8_reg_1928_pp0_it8)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it6)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it8)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it7))))) then 
            grp_fu_1085_ce <= ap_const_logic_1;
        else 
            grp_fu_1085_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1085_p0 <= OP1_V_1_fu_1081_p1(18 - 1 downto 0);
    grp_fu_1085_p1 <= OP1_V_1_fu_1081_p1(18 - 1 downto 0);

    -- grp_fu_1357_ce assign process. --
    grp_fu_1357_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            grp_fu_1357_ce <= ap_const_logic_1;
        else 
            grp_fu_1357_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1357_p0 <= OP1_V_6_fu_1353_p1(27 - 1 downto 0);
    grp_fu_1357_p1 <= OP1_V_6_fu_1353_p1(27 - 1 downto 0);

    -- grp_fu_1367_ce assign process. --
    grp_fu_1367_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            grp_fu_1367_ce <= ap_const_logic_1;
        else 
            grp_fu_1367_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1367_p0 <= OP1_V_7_fu_1363_p1(27 - 1 downto 0);
    grp_fu_1367_p1 <= OP1_V_7_fu_1363_p1(27 - 1 downto 0);

    -- grp_fu_1380_ce assign process. --
    grp_fu_1380_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            grp_fu_1380_ce <= ap_const_logic_1;
        else 
            grp_fu_1380_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1380_p0 <= p_Val2_19_fu_1336_p2;
    grp_fu_1380_p1 <= ap_reg_ppstg_MovingAverageRatioThres_V_read_reg_1870_pp0_it57;

    -- grp_fu_1389_ce assign process. --
    grp_fu_1389_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            grp_fu_1389_ce <= ap_const_logic_1;
        else 
            grp_fu_1389_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1389_p0 <= OP1_V_8_fu_1386_p1(27 - 1 downto 0);
    grp_fu_1389_p1 <= OP1_V_8_fu_1386_p1(27 - 1 downto 0);

    -- grp_fu_1398_ce assign process. --
    grp_fu_1398_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            grp_fu_1398_ce <= ap_const_logic_1;
        else 
            grp_fu_1398_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1398_p0 <= OP1_V_9_fu_1395_p1(27 - 1 downto 0);
    grp_fu_1398_p1 <= OP1_V_9_fu_1395_p1(27 - 1 downto 0);

    -- grp_fu_1407_ce assign process. --
    grp_fu_1407_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))))) then 
            grp_fu_1407_ce <= ap_const_logic_1;
        else 
            grp_fu_1407_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1407_p0 <= tmp_im_V_13_reg_2216;
    grp_fu_1407_p1 <= ap_const_lv40_1460(13 - 1 downto 0);

    -- grp_fu_1726_ce assign process. --
    grp_fu_1726_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, tmp_24_reg_2339, tmp_25_reg_2343, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, tmp_24_fu_1544_p2, ap_reg_ppstg_tmp_24_reg_2339_pp0_it104, ap_reg_ppstg_tmp_24_reg_2339_pp0_it105, ap_reg_ppstg_tmp_24_reg_2339_pp0_it106, ap_reg_ppstg_tmp_24_reg_2339_pp0_it107, ap_reg_ppstg_tmp_24_reg_2339_pp0_it108, ap_reg_ppstg_tmp_24_reg_2339_pp0_it109, ap_reg_ppstg_tmp_24_reg_2339_pp0_it110, ap_reg_ppstg_tmp_24_reg_2339_pp0_it111, ap_reg_ppstg_tmp_24_reg_2339_pp0_it112, ap_reg_ppstg_tmp_24_reg_2339_pp0_it113, ap_reg_ppstg_tmp_24_reg_2339_pp0_it114, ap_reg_ppstg_tmp_24_reg_2339_pp0_it115, ap_reg_ppstg_tmp_24_reg_2339_pp0_it116, ap_reg_ppstg_tmp_24_reg_2339_pp0_it117, ap_reg_ppstg_tmp_24_reg_2339_pp0_it118, ap_reg_ppstg_tmp_24_reg_2339_pp0_it119, ap_reg_ppstg_tmp_24_reg_2339_pp0_it120, ap_reg_ppstg_tmp_24_reg_2339_pp0_it121, ap_reg_ppstg_tmp_24_reg_2339_pp0_it122, ap_reg_ppstg_tmp_24_reg_2339_pp0_it123, ap_reg_ppstg_tmp_24_reg_2339_pp0_it124, ap_reg_ppstg_tmp_24_reg_2339_pp0_it125, ap_reg_ppstg_tmp_24_reg_2339_pp0_it126, ap_reg_ppstg_tmp_24_reg_2339_pp0_it127, ap_reg_ppstg_tmp_24_reg_2339_pp0_it128, ap_reg_ppstg_tmp_24_reg_2339_pp0_it129, ap_reg_ppstg_tmp_24_reg_2339_pp0_it130, ap_reg_ppstg_tmp_24_reg_2339_pp0_it131, ap_reg_ppstg_tmp_24_reg_2339_pp0_it132, ap_reg_ppstg_tmp_24_reg_2339_pp0_it133, ap_reg_ppstg_tmp_24_reg_2339_pp0_it134, ap_reg_ppstg_tmp_24_reg_2339_pp0_it135, ap_reg_ppstg_tmp_24_reg_2339_pp0_it136, ap_reg_ppstg_tmp_24_reg_2339_pp0_it137, ap_reg_ppstg_tmp_24_reg_2339_pp0_it138, ap_reg_ppstg_tmp_24_reg_2339_pp0_it139, ap_reg_ppstg_tmp_24_reg_2339_pp0_it140, ap_reg_ppstg_tmp_24_reg_2339_pp0_it141, ap_reg_ppstg_tmp_24_reg_2339_pp0_it142, ap_reg_ppstg_tmp_24_reg_2339_pp0_it143, ap_reg_ppstg_tmp_24_reg_2339_pp0_it144, ap_reg_ppstg_tmp_24_reg_2339_pp0_it145, tmp_25_fu_1563_p2, ap_reg_ppstg_tmp_25_reg_2343_pp0_it104, ap_reg_ppstg_tmp_25_reg_2343_pp0_it105, ap_reg_ppstg_tmp_25_reg_2343_pp0_it106, ap_reg_ppstg_tmp_25_reg_2343_pp0_it107, ap_reg_ppstg_tmp_25_reg_2343_pp0_it108, ap_reg_ppstg_tmp_25_reg_2343_pp0_it109, ap_reg_ppstg_tmp_25_reg_2343_pp0_it110, ap_reg_ppstg_tmp_25_reg_2343_pp0_it111, ap_reg_ppstg_tmp_25_reg_2343_pp0_it112, ap_reg_ppstg_tmp_25_reg_2343_pp0_it113, ap_reg_ppstg_tmp_25_reg_2343_pp0_it114, ap_reg_ppstg_tmp_25_reg_2343_pp0_it115, ap_reg_ppstg_tmp_25_reg_2343_pp0_it116, ap_reg_ppstg_tmp_25_reg_2343_pp0_it117, ap_reg_ppstg_tmp_25_reg_2343_pp0_it118, ap_reg_ppstg_tmp_25_reg_2343_pp0_it119, ap_reg_ppstg_tmp_25_reg_2343_pp0_it120, ap_reg_ppstg_tmp_25_reg_2343_pp0_it121, ap_reg_ppstg_tmp_25_reg_2343_pp0_it122, ap_reg_ppstg_tmp_25_reg_2343_pp0_it123, ap_reg_ppstg_tmp_25_reg_2343_pp0_it124, ap_reg_ppstg_tmp_25_reg_2343_pp0_it125, ap_reg_ppstg_tmp_25_reg_2343_pp0_it126, ap_reg_ppstg_tmp_25_reg_2343_pp0_it127, ap_reg_ppstg_tmp_25_reg_2343_pp0_it128, ap_reg_ppstg_tmp_25_reg_2343_pp0_it129, ap_reg_ppstg_tmp_25_reg_2343_pp0_it130, ap_reg_ppstg_tmp_25_reg_2343_pp0_it131, ap_reg_ppstg_tmp_25_reg_2343_pp0_it132, ap_reg_ppstg_tmp_25_reg_2343_pp0_it133, ap_reg_ppstg_tmp_25_reg_2343_pp0_it134, ap_reg_ppstg_tmp_25_reg_2343_pp0_it135, ap_reg_ppstg_tmp_25_reg_2343_pp0_it136, ap_reg_ppstg_tmp_25_reg_2343_pp0_it137, ap_reg_ppstg_tmp_25_reg_2343_pp0_it138, ap_reg_ppstg_tmp_25_reg_2343_pp0_it139, ap_reg_ppstg_tmp_25_reg_2343_pp0_it140, ap_reg_ppstg_tmp_25_reg_2343_pp0_it141, ap_reg_ppstg_tmp_25_reg_2343_pp0_it142, ap_reg_ppstg_tmp_25_reg_2343_pp0_it143, ap_reg_ppstg_tmp_25_reg_2343_pp0_it144, ap_reg_ppstg_tmp_25_reg_2343_pp0_it145, tmp_27_fu_1642_p2, tmp_27_reg_2359, ap_reg_ppstg_tmp_27_reg_2359_pp0_it104, ap_reg_ppstg_tmp_27_reg_2359_pp0_it105, ap_reg_ppstg_tmp_27_reg_2359_pp0_it106, ap_reg_ppstg_tmp_27_reg_2359_pp0_it107, ap_reg_ppstg_tmp_27_reg_2359_pp0_it108, ap_reg_ppstg_tmp_27_reg_2359_pp0_it109, ap_reg_ppstg_tmp_27_reg_2359_pp0_it110, ap_reg_ppstg_tmp_27_reg_2359_pp0_it111, ap_reg_ppstg_tmp_27_reg_2359_pp0_it112, ap_reg_ppstg_tmp_27_reg_2359_pp0_it113, ap_reg_ppstg_tmp_27_reg_2359_pp0_it114, ap_reg_ppstg_tmp_27_reg_2359_pp0_it115, ap_reg_ppstg_tmp_27_reg_2359_pp0_it116, ap_reg_ppstg_tmp_27_reg_2359_pp0_it117, ap_reg_ppstg_tmp_27_reg_2359_pp0_it118, ap_reg_ppstg_tmp_27_reg_2359_pp0_it119, ap_reg_ppstg_tmp_27_reg_2359_pp0_it120, ap_reg_ppstg_tmp_27_reg_2359_pp0_it121, ap_reg_ppstg_tmp_27_reg_2359_pp0_it122, ap_reg_ppstg_tmp_27_reg_2359_pp0_it123, ap_reg_ppstg_tmp_27_reg_2359_pp0_it124, ap_reg_ppstg_tmp_27_reg_2359_pp0_it125, ap_reg_ppstg_tmp_27_reg_2359_pp0_it126, ap_reg_ppstg_tmp_27_reg_2359_pp0_it127, ap_reg_ppstg_tmp_27_reg_2359_pp0_it128, ap_reg_ppstg_tmp_27_reg_2359_pp0_it129, ap_reg_ppstg_tmp_27_reg_2359_pp0_it130, ap_reg_ppstg_tmp_27_reg_2359_pp0_it131, ap_reg_ppstg_tmp_27_reg_2359_pp0_it132, ap_reg_ppstg_tmp_27_reg_2359_pp0_it133, ap_reg_ppstg_tmp_27_reg_2359_pp0_it134, ap_reg_ppstg_tmp_27_reg_2359_pp0_it135, ap_reg_ppstg_tmp_27_reg_2359_pp0_it136, ap_reg_ppstg_tmp_27_reg_2359_pp0_it137, ap_reg_ppstg_tmp_27_reg_2359_pp0_it138, ap_reg_ppstg_tmp_27_reg_2359_pp0_it139, ap_reg_ppstg_tmp_27_reg_2359_pp0_it140, ap_reg_ppstg_tmp_27_reg_2359_pp0_it141, ap_reg_ppstg_tmp_27_reg_2359_pp0_it142, ap_reg_ppstg_tmp_27_reg_2359_pp0_it143, ap_reg_ppstg_tmp_27_reg_2359_pp0_it144, ap_reg_ppstg_tmp_27_reg_2359_pp0_it145, tmp_30_fu_1647_p2, tmp_30_reg_2363, ap_reg_ppstg_tmp_30_reg_2363_pp0_it104, ap_reg_ppstg_tmp_30_reg_2363_pp0_it105, ap_reg_ppstg_tmp_30_reg_2363_pp0_it106, ap_reg_ppstg_tmp_30_reg_2363_pp0_it107, ap_reg_ppstg_tmp_30_reg_2363_pp0_it108, ap_reg_ppstg_tmp_30_reg_2363_pp0_it109, ap_reg_ppstg_tmp_30_reg_2363_pp0_it110, ap_reg_ppstg_tmp_30_reg_2363_pp0_it111, ap_reg_ppstg_tmp_30_reg_2363_pp0_it112, ap_reg_ppstg_tmp_30_reg_2363_pp0_it113, ap_reg_ppstg_tmp_30_reg_2363_pp0_it114, ap_reg_ppstg_tmp_30_reg_2363_pp0_it115, ap_reg_ppstg_tmp_30_reg_2363_pp0_it116, ap_reg_ppstg_tmp_30_reg_2363_pp0_it117, ap_reg_ppstg_tmp_30_reg_2363_pp0_it118, ap_reg_ppstg_tmp_30_reg_2363_pp0_it119, ap_reg_ppstg_tmp_30_reg_2363_pp0_it120, ap_reg_ppstg_tmp_30_reg_2363_pp0_it121, ap_reg_ppstg_tmp_30_reg_2363_pp0_it122, ap_reg_ppstg_tmp_30_reg_2363_pp0_it123, ap_reg_ppstg_tmp_30_reg_2363_pp0_it124, ap_reg_ppstg_tmp_30_reg_2363_pp0_it125, ap_reg_ppstg_tmp_30_reg_2363_pp0_it126, ap_reg_ppstg_tmp_30_reg_2363_pp0_it127, ap_reg_ppstg_tmp_30_reg_2363_pp0_it128, ap_reg_ppstg_tmp_30_reg_2363_pp0_it129, ap_reg_ppstg_tmp_30_reg_2363_pp0_it130, ap_reg_ppstg_tmp_30_reg_2363_pp0_it131, ap_reg_ppstg_tmp_30_reg_2363_pp0_it132, ap_reg_ppstg_tmp_30_reg_2363_pp0_it133, ap_reg_ppstg_tmp_30_reg_2363_pp0_it134, ap_reg_ppstg_tmp_30_reg_2363_pp0_it135, ap_reg_ppstg_tmp_30_reg_2363_pp0_it136, ap_reg_ppstg_tmp_30_reg_2363_pp0_it137, ap_reg_ppstg_tmp_30_reg_2363_pp0_it138, ap_reg_ppstg_tmp_30_reg_2363_pp0_it139, ap_reg_ppstg_tmp_30_reg_2363_pp0_it140, ap_reg_ppstg_tmp_30_reg_2363_pp0_it141, ap_reg_ppstg_tmp_30_reg_2363_pp0_it142, ap_reg_ppstg_tmp_30_reg_2363_pp0_it143, ap_reg_ppstg_tmp_30_reg_2363_pp0_it144, ap_reg_ppstg_tmp_30_reg_2363_pp0_it145)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and (((ap_const_lv1_0 = tmp_24_fu_1544_p2) and not((ap_const_lv1_0 = tmp_25_fu_1563_p2)) and (ap_const_lv1_0 = tmp_27_fu_1642_p2) and not((ap_const_lv1_0 = tmp_30_fu_1647_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it145) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it145)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it145) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it145))) or ((ap_const_lv1_0 = tmp_24_reg_2339) and not((ap_const_lv1_0 = tmp_25_reg_2343)) and (ap_const_lv1_0 = tmp_27_reg_2359) and not((ap_const_lv1_0 = tmp_30_reg_2363))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it104) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it104)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it104) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it104))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it105) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it105)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it105) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it105))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it106) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it106)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it106) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it106))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it107) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it107)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it107) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it107))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it108) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it108)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it108) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it108))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it109) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it109)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it109) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it109))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it110) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it110)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it110) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it110))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it111) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it111)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it111) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it111))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it112) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it112)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it112) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it112))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it113) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it113)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it113) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it113))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it114) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it114)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it114) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it114))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it115) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it115)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it115) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it115))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it116) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it116)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it116) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it116))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it117) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it117)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it117) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it117))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it118) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it118)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it118) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it118))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it119) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it119)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it119) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it119))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it120) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it120)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it120) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it120))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it121) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it121)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it121) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it121))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it122) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it122)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it122) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it122))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it123) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it123)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it123) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it123))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it124) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it124)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it124) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it124))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it125) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it125)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it125) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it125))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it126) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it126)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it126) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it126))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it127) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it127)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it127) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it127))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it128) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it128)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it128) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it128))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it129) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it129)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it129) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it129))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it130) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it130)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it130) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it130))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it131) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it131)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it131) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it131))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it132) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it132)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it132) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it132))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it133) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it133)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it133) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it133))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it134) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it134)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it134) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it134))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it135) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it135)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it135) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it135))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it136) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it136)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it136) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it136))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it137) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it137)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it137) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it137))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it138) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it138)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it138) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it138))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it139) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it139)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it139) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it139))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it140) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it140)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it140) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it140))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it141) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it141)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it141) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it141))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it142) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it142)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it142) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it142))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it143) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it143)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it143) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it143))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_2339_pp0_it144) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2343_pp0_it144)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_2359_pp0_it144) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2363_pp0_it144)))))) then 
            grp_fu_1726_ce <= ap_const_logic_1;
        else 
            grp_fu_1726_ce <= ap_const_logic_0;
        end if; 
    end process;

    
    tmp_47_fu_1706_p3_temp <= signed(tmp_47_fu_1706_p3);
    grp_fu_1726_p0 <= std_logic_vector(resize(tmp_47_fu_1706_p3_temp,41));

    
    FreqOffsetVectorMagPeak_V_temp <= signed(FreqOffsetVectorMagPeak_V);
    grp_fu_1726_p1 <= std_logic_vector(resize(FreqOffsetVectorMagPeak_V_temp,41));

    grp_fu_692_p2 <= std_logic_vector(unsigned(PeakSearchCnt_V) + unsigned(ap_const_lv13_1));

    -- grp_fu_837_ce assign process. --
    grp_fu_837_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_837_ce <= ap_const_logic_1;
        else 
            grp_fu_837_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_837_p0 <= OP2_V_cast_fu_834_p1(18 - 1 downto 0);
    grp_fu_837_p1 <= OP1_V_1_cast_fu_831_p1(18 - 1 downto 0);

    -- grp_fu_849_ce assign process. --
    grp_fu_849_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_849_ce <= ap_const_logic_1;
        else 
            grp_fu_849_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_849_p0 <= OP2_V_1_cast_fu_846_p1(18 - 1 downto 0);
    grp_fu_849_p1 <= OP1_V_2_cast_fu_843_p1(18 - 1 downto 0);

    -- grp_fu_855_ce assign process. --
    grp_fu_855_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_855_ce <= ap_const_logic_1;
        else 
            grp_fu_855_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_855_p0 <= OP2_V_1_cast_fu_846_p1(18 - 1 downto 0);
    grp_fu_855_p1 <= OP1_V_1_cast_fu_831_p1(18 - 1 downto 0);

    -- grp_fu_861_ce assign process. --
    grp_fu_861_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_861_ce <= ap_const_logic_1;
        else 
            grp_fu_861_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_861_p0 <= OP2_V_cast_fu_834_p1(18 - 1 downto 0);
    grp_fu_861_p1 <= OP1_V_2_cast_fu_843_p1(18 - 1 downto 0);

    -- grp_fu_873_ce assign process. --
    grp_fu_873_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_873_ce <= ap_const_logic_1;
        else 
            grp_fu_873_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_873_p0 <= OP2_V_2_cast_fu_870_p1(18 - 1 downto 0);
    grp_fu_873_p1 <= OP1_V_4_cast_fu_867_p1(18 - 1 downto 0);

    -- grp_fu_885_ce assign process. --
    grp_fu_885_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_885_ce <= ap_const_logic_1;
        else 
            grp_fu_885_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_885_p0 <= OP2_V_3_cast_fu_882_p1(18 - 1 downto 0);
    grp_fu_885_p1 <= OP1_V_5_cast_fu_879_p1(18 - 1 downto 0);

    -- grp_fu_891_ce assign process. --
    grp_fu_891_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_891_ce <= ap_const_logic_1;
        else 
            grp_fu_891_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_891_p0 <= OP2_V_3_cast_fu_882_p1(18 - 1 downto 0);
    grp_fu_891_p1 <= OP1_V_4_cast_fu_867_p1(18 - 1 downto 0);

    -- grp_fu_897_ce assign process. --
    grp_fu_897_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_icmp_reg_1880_pp0_it1, ap_reg_ppstg_icmp_reg_1880_pp0_it2, ap_reg_ppstg_icmp_reg_1880_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_icmp_reg_1880_pp0_it2)))) then 
            grp_fu_897_ce <= ap_const_logic_1;
        else 
            grp_fu_897_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_897_p0 <= OP2_V_2_cast_fu_870_p1(18 - 1 downto 0);
    grp_fu_897_p1 <= OP1_V_5_cast_fu_879_p1(18 - 1 downto 0);

    -- grp_fu_906_ce assign process. --
    grp_fu_906_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it1, ap_reg_ppstg_tmp_8_reg_1928_pp0_it2, ap_reg_ppstg_tmp_8_reg_1928_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it2)))) then 
            grp_fu_906_ce <= ap_const_logic_1;
        else 
            grp_fu_906_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_906_p0 <= OP1_V_4_fu_903_p1(18 - 1 downto 0);
    grp_fu_906_p1 <= OP1_V_4_fu_903_p1(18 - 1 downto 0);

    -- grp_fu_915_ce assign process. --
    grp_fu_915_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it1, ap_reg_ppstg_tmp_8_reg_1928_pp0_it2, ap_reg_ppstg_tmp_8_reg_1928_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it1) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it3) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it2)))) then 
            grp_fu_915_ce <= ap_const_logic_1;
        else 
            grp_fu_915_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_915_p0 <= OP1_V_5_fu_912_p1(18 - 1 downto 0);
    grp_fu_915_p1 <= OP1_V_5_fu_912_p1(18 - 1 downto 0);

    -- grp_sync_sqrt_31_11_5_3_s_fu_662_ap_ce assign process. --
    grp_sync_sqrt_31_11_5_3_s_fu_662_ap_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it5, ap_reg_ppstg_tmp_8_reg_1928_pp0_it6, ap_reg_ppstg_tmp_8_reg_1928_pp0_it7, ap_reg_ppstg_tmp_8_reg_1928_pp0_it8, ap_reg_ppstg_tmp_8_reg_1928_pp0_it9, ap_reg_ppstg_tmp_8_reg_1928_pp0_it10, ap_reg_ppstg_tmp_8_reg_1928_pp0_it11, ap_reg_ppstg_tmp_8_reg_1928_pp0_it12, ap_reg_ppstg_tmp_8_reg_1928_pp0_it13, ap_reg_ppstg_tmp_8_reg_1928_pp0_it14, ap_reg_ppstg_tmp_8_reg_1928_pp0_it15, ap_reg_ppstg_tmp_8_reg_1928_pp0_it16, ap_reg_ppstg_tmp_8_reg_1928_pp0_it17, ap_reg_ppstg_tmp_8_reg_1928_pp0_it18, ap_reg_ppstg_tmp_8_reg_1928_pp0_it19, ap_reg_ppstg_tmp_8_reg_1928_pp0_it20, ap_reg_ppstg_tmp_8_reg_1928_pp0_it21, ap_reg_ppstg_tmp_8_reg_1928_pp0_it22, ap_reg_ppstg_tmp_8_reg_1928_pp0_it23, ap_reg_ppstg_tmp_8_reg_1928_pp0_it24, ap_reg_ppstg_tmp_8_reg_1928_pp0_it25, ap_reg_ppstg_tmp_8_reg_1928_pp0_it26, ap_reg_ppstg_tmp_8_reg_1928_pp0_it27, ap_reg_ppstg_tmp_8_reg_1928_pp0_it28, ap_reg_ppstg_tmp_8_reg_1928_pp0_it29, ap_reg_ppstg_tmp_8_reg_1928_pp0_it30, ap_reg_ppstg_tmp_8_reg_1928_pp0_it31, ap_reg_ppstg_tmp_8_reg_1928_pp0_it32, ap_reg_ppstg_tmp_8_reg_1928_pp0_it33, ap_reg_ppstg_tmp_8_reg_1928_pp0_it34, ap_reg_ppstg_tmp_8_reg_1928_pp0_it35, ap_reg_ppstg_tmp_8_reg_1928_pp0_it36, ap_reg_ppstg_tmp_8_reg_1928_pp0_it37, ap_reg_ppstg_tmp_8_reg_1928_pp0_it38, ap_reg_ppstg_tmp_8_reg_1928_pp0_it39, ap_reg_ppstg_tmp_8_reg_1928_pp0_it40, ap_reg_ppstg_tmp_8_reg_1928_pp0_it41, ap_reg_ppstg_tmp_8_reg_1928_pp0_it42, ap_reg_ppstg_tmp_8_reg_1928_pp0_it43, ap_reg_ppstg_tmp_8_reg_1928_pp0_it44, ap_reg_ppstg_tmp_8_reg_1928_pp0_it45, ap_reg_ppstg_tmp_8_reg_1928_pp0_it46, ap_reg_ppstg_tmp_8_reg_1928_pp0_it47, ap_reg_ppstg_tmp_8_reg_1928_pp0_it48, ap_reg_ppstg_tmp_8_reg_1928_pp0_it49, ap_reg_ppstg_tmp_8_reg_1928_pp0_it50)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it6) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it8) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it9) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it50) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it5) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it7) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it10) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it11) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it12) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it13) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it14) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it15) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it16) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it17) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it18) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it19) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it20) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it21) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it22) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it23) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it24) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it25) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it26) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it27) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it28) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it29) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it30) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it31) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it32) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it33) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it34) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it35) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it36) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it37) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it38) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it39) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it40) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it41) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it42) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it43) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it44) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it45) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it46) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it47) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it48) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it49)))) then 
            grp_sync_sqrt_31_11_5_3_s_fu_662_ap_ce <= ap_const_logic_1;
        else 
            grp_sync_sqrt_31_11_5_3_s_fu_662_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sync_sqrt_31_11_5_3_s_fu_662_x_V <= p_Val2_10_reg_2092(36 downto 10);

    -- grp_sync_sqrt_31_11_5_3_s_fu_667_ap_ce assign process. --
    grp_sync_sqrt_31_11_5_3_s_fu_667_ap_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, ap_reg_ppstg_tmp_8_reg_1928_pp0_it55, ap_reg_ppstg_tmp_8_reg_1928_pp0_it10, ap_reg_ppstg_tmp_8_reg_1928_pp0_it11, ap_reg_ppstg_tmp_8_reg_1928_pp0_it12, ap_reg_ppstg_tmp_8_reg_1928_pp0_it13, ap_reg_ppstg_tmp_8_reg_1928_pp0_it14, ap_reg_ppstg_tmp_8_reg_1928_pp0_it15, ap_reg_ppstg_tmp_8_reg_1928_pp0_it16, ap_reg_ppstg_tmp_8_reg_1928_pp0_it17, ap_reg_ppstg_tmp_8_reg_1928_pp0_it18, ap_reg_ppstg_tmp_8_reg_1928_pp0_it19, ap_reg_ppstg_tmp_8_reg_1928_pp0_it20, ap_reg_ppstg_tmp_8_reg_1928_pp0_it21, ap_reg_ppstg_tmp_8_reg_1928_pp0_it22, ap_reg_ppstg_tmp_8_reg_1928_pp0_it23, ap_reg_ppstg_tmp_8_reg_1928_pp0_it24, ap_reg_ppstg_tmp_8_reg_1928_pp0_it25, ap_reg_ppstg_tmp_8_reg_1928_pp0_it26, ap_reg_ppstg_tmp_8_reg_1928_pp0_it27, ap_reg_ppstg_tmp_8_reg_1928_pp0_it28, ap_reg_ppstg_tmp_8_reg_1928_pp0_it29, ap_reg_ppstg_tmp_8_reg_1928_pp0_it30, ap_reg_ppstg_tmp_8_reg_1928_pp0_it31, ap_reg_ppstg_tmp_8_reg_1928_pp0_it32, ap_reg_ppstg_tmp_8_reg_1928_pp0_it33, ap_reg_ppstg_tmp_8_reg_1928_pp0_it34, ap_reg_ppstg_tmp_8_reg_1928_pp0_it35, ap_reg_ppstg_tmp_8_reg_1928_pp0_it36, ap_reg_ppstg_tmp_8_reg_1928_pp0_it37, ap_reg_ppstg_tmp_8_reg_1928_pp0_it38, ap_reg_ppstg_tmp_8_reg_1928_pp0_it39, ap_reg_ppstg_tmp_8_reg_1928_pp0_it40, ap_reg_ppstg_tmp_8_reg_1928_pp0_it41, ap_reg_ppstg_tmp_8_reg_1928_pp0_it42, ap_reg_ppstg_tmp_8_reg_1928_pp0_it43, ap_reg_ppstg_tmp_8_reg_1928_pp0_it44, ap_reg_ppstg_tmp_8_reg_1928_pp0_it45, ap_reg_ppstg_tmp_8_reg_1928_pp0_it46, ap_reg_ppstg_tmp_8_reg_1928_pp0_it47, ap_reg_ppstg_tmp_8_reg_1928_pp0_it48, ap_reg_ppstg_tmp_8_reg_1928_pp0_it49, ap_reg_ppstg_tmp_8_reg_1928_pp0_it50, ap_reg_ppstg_tmp_8_reg_1928_pp0_it51, ap_reg_ppstg_tmp_8_reg_1928_pp0_it52, ap_reg_ppstg_tmp_8_reg_1928_pp0_it53, ap_reg_ppstg_tmp_8_reg_1928_pp0_it54)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it55) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it55)) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it50) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it10) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it11) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it12) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it13) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it14) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it15) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it16) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it17) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it18) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it19) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it20) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it21) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it22) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it23) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it24) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it25) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it26) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it27) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it28) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it29) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it30) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it31) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it32) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it33) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it34) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it35) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it36) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it37) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it38) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it39) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it40) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it41) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it42) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it43) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it44) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it45) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it46) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it47) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it48) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it49) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it51) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it52) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it53) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it54) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it10)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it11)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it12)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it13)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it14)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it15)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it16)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it17)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it18)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it19)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it20)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it21)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it22)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it23)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it24)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it25)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it26)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it27)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it28)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it29)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it30)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it31)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it32)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it33)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it34)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it35)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it36)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it37)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it38)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it39)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it40)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it41)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it42)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it43)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it44)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it45)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it46)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it47)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it48)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it49)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it50)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it51)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it52)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it53)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it54))))) then 
            grp_sync_sqrt_31_11_5_3_s_fu_667_ap_ce <= ap_const_logic_1;
        else 
            grp_sync_sqrt_31_11_5_3_s_fu_667_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    -- grp_sync_sqrt_31_11_5_3_s_fu_667_x_V assign process. --
    grp_sync_sqrt_31_11_5_3_s_fu_667_x_V_assign_proc : process(ap_reg_ppstg_tmp_8_reg_1928_pp0_it10, p_Val2_6_reg_2141, p_Val2_2_reg_2146, ap_sig_bdd_3733)
    begin
        if (ap_sig_bdd_3733) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it10))) then 
                grp_sync_sqrt_31_11_5_3_s_fu_667_x_V <= p_Val2_2_reg_2146(36 downto 10);
            elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_8_reg_1928_pp0_it10)) then 
                grp_sync_sqrt_31_11_5_3_s_fu_667_x_V <= p_Val2_6_reg_2141(36 downto 10);
            else 
                grp_sync_sqrt_31_11_5_3_s_fu_667_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_sync_sqrt_31_11_5_3_s_fu_667_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_sync_sqrt_31_23_5_3_s_fu_672_ap_ce assign process. --
    grp_sync_sqrt_31_23_5_3_s_fu_672_ap_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, tmp_42_reg_2301, ap_reg_ppstg_tmp_42_reg_2301_pp0_it66, ap_reg_ppstg_tmp_42_reg_2301_pp0_it67, ap_reg_ppstg_tmp_42_reg_2301_pp0_it68, ap_reg_ppstg_tmp_42_reg_2301_pp0_it69, ap_reg_ppstg_tmp_42_reg_2301_pp0_it70, ap_reg_ppstg_tmp_42_reg_2301_pp0_it71, ap_reg_ppstg_tmp_42_reg_2301_pp0_it72, ap_reg_ppstg_tmp_42_reg_2301_pp0_it73, ap_reg_ppstg_tmp_42_reg_2301_pp0_it74, ap_reg_ppstg_tmp_42_reg_2301_pp0_it75, ap_reg_ppstg_tmp_42_reg_2301_pp0_it76, ap_reg_ppstg_tmp_42_reg_2301_pp0_it77, ap_reg_ppstg_tmp_42_reg_2301_pp0_it78, ap_reg_ppstg_tmp_42_reg_2301_pp0_it79, ap_reg_ppstg_tmp_42_reg_2301_pp0_it80, ap_reg_ppstg_tmp_42_reg_2301_pp0_it81, ap_reg_ppstg_tmp_42_reg_2301_pp0_it82, ap_reg_ppstg_tmp_42_reg_2301_pp0_it83, ap_reg_ppstg_tmp_42_reg_2301_pp0_it84, ap_reg_ppstg_tmp_42_reg_2301_pp0_it85, ap_reg_ppstg_tmp_42_reg_2301_pp0_it86, ap_reg_ppstg_tmp_42_reg_2301_pp0_it87, ap_reg_ppstg_tmp_42_reg_2301_pp0_it88, ap_reg_ppstg_tmp_42_reg_2301_pp0_it89, ap_reg_ppstg_tmp_42_reg_2301_pp0_it90, ap_reg_ppstg_tmp_42_reg_2301_pp0_it91, ap_reg_ppstg_tmp_42_reg_2301_pp0_it92, ap_reg_ppstg_tmp_42_reg_2301_pp0_it93, ap_reg_ppstg_tmp_42_reg_2301_pp0_it94, ap_reg_ppstg_tmp_42_reg_2301_pp0_it95, ap_reg_ppstg_tmp_42_reg_2301_pp0_it96, ap_reg_ppstg_tmp_42_reg_2301_pp0_it97, ap_reg_ppstg_tmp_42_reg_2301_pp0_it98, ap_reg_ppstg_tmp_42_reg_2301_pp0_it99, ap_reg_ppstg_tmp_42_reg_2301_pp0_it100)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it100) or (ap_const_lv1_0 = tmp_42_reg_2301) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it66) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it67) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it68) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it69) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it70) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it71) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it72) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it73) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it74) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it75) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it76) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it77) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it78) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it79) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it80) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it81) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it82) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it83) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it84) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it85) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it86) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it87) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it88) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it89) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it90) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it91) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it92) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it93) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it94) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it95) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it96) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it97) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it98) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it99)))) then 
            grp_sync_sqrt_31_23_5_3_s_fu_672_ap_ce <= ap_const_logic_1;
        else 
            grp_sync_sqrt_31_23_5_3_s_fu_672_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sync_sqrt_31_23_5_3_s_fu_672_x_V <= p_0_i3_reg_2296;

    -- grp_sync_sqrt_31_23_5_3_s_fu_677_ap_ce assign process. --
    grp_sync_sqrt_31_23_5_3_s_fu_677_ap_ce_assign_proc : process(ap_CS_fsm, ap_sig_bdd_188, ap_sig_bdd_213, ap_reg_ppiten_pp0_it1, MovingAverageShiftReg_V_re_V1_status, ap_reg_ppiten_pp0_it7, ap_sig_bdd_348, ap_reg_ppiten_pp0_it55, ap_sig_bdd_560, ap_reg_ppiten_pp0_it148, tmp_44_reg_2310, ap_reg_ppstg_tmp_44_reg_2310_pp0_it66, ap_reg_ppstg_tmp_44_reg_2310_pp0_it67, ap_reg_ppstg_tmp_44_reg_2310_pp0_it68, ap_reg_ppstg_tmp_44_reg_2310_pp0_it69, ap_reg_ppstg_tmp_44_reg_2310_pp0_it70, ap_reg_ppstg_tmp_44_reg_2310_pp0_it71, ap_reg_ppstg_tmp_44_reg_2310_pp0_it72, ap_reg_ppstg_tmp_44_reg_2310_pp0_it73, ap_reg_ppstg_tmp_44_reg_2310_pp0_it74, ap_reg_ppstg_tmp_44_reg_2310_pp0_it75, ap_reg_ppstg_tmp_44_reg_2310_pp0_it76, ap_reg_ppstg_tmp_44_reg_2310_pp0_it77, ap_reg_ppstg_tmp_44_reg_2310_pp0_it78, ap_reg_ppstg_tmp_44_reg_2310_pp0_it79, ap_reg_ppstg_tmp_44_reg_2310_pp0_it80, ap_reg_ppstg_tmp_44_reg_2310_pp0_it81, ap_reg_ppstg_tmp_44_reg_2310_pp0_it82, ap_reg_ppstg_tmp_44_reg_2310_pp0_it83, ap_reg_ppstg_tmp_44_reg_2310_pp0_it84, ap_reg_ppstg_tmp_44_reg_2310_pp0_it85, ap_reg_ppstg_tmp_44_reg_2310_pp0_it86, ap_reg_ppstg_tmp_44_reg_2310_pp0_it87, ap_reg_ppstg_tmp_44_reg_2310_pp0_it88, ap_reg_ppstg_tmp_44_reg_2310_pp0_it89, ap_reg_ppstg_tmp_44_reg_2310_pp0_it90, ap_reg_ppstg_tmp_44_reg_2310_pp0_it91, ap_reg_ppstg_tmp_44_reg_2310_pp0_it92, ap_reg_ppstg_tmp_44_reg_2310_pp0_it93, ap_reg_ppstg_tmp_44_reg_2310_pp0_it94, ap_reg_ppstg_tmp_44_reg_2310_pp0_it95, ap_reg_ppstg_tmp_44_reg_2310_pp0_it96, ap_reg_ppstg_tmp_44_reg_2310_pp0_it97, ap_reg_ppstg_tmp_44_reg_2310_pp0_it98, ap_reg_ppstg_tmp_44_reg_2310_pp0_it99, ap_reg_ppstg_tmp_44_reg_2310_pp0_it100)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and not(((ap_sig_bdd_188 and (ap_const_logic_1 = ap_const_logic_1)) or (ap_sig_bdd_213 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or ((MovingAverageShiftReg_V_re_V1_status = ap_const_logic_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)) or (ap_sig_bdd_348 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it55)) or (ap_sig_bdd_560 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it148)))) and ((ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it100) or (ap_const_lv1_0 = tmp_44_reg_2310) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it66) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it67) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it68) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it69) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it70) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it71) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it72) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it73) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it74) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it75) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it76) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it77) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it78) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it79) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it80) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it81) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it82) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it83) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it84) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it85) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it86) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it87) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it88) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it89) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it90) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it91) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it92) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it93) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it94) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it95) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it96) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it97) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it98) or (ap_const_lv1_0 = ap_reg_ppstg_tmp_44_reg_2310_pp0_it99)))) then 
            grp_sync_sqrt_31_23_5_3_s_fu_677_ap_ce <= ap_const_logic_1;
        else 
            grp_sync_sqrt_31_23_5_3_s_fu_677_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sync_sqrt_31_23_5_3_s_fu_677_x_V <= p_0_i4_reg_2305;
    icmp1_fu_777_p2 <= "1" when (tmp_41_fu_767_p4 = ap_const_lv4_0) else "0";
    icmp2_fu_1593_p2 <= "0" when (tmp_46_fu_1583_p4 = ap_const_lv3_0) else "1";
    icmp_fu_747_p2 <= "1" when (tmp_1_fu_737_p4 = ap_const_lv4_0) else "0";
    or_cond_fu_1605_p2 <= (icmp2_fu_1593_p2 and tmp_33_fu_1599_p2);
    p_Val2_10_fu_1035_p2 <= std_logic_vector(unsigned(tmp_4_fu_1032_p1) + unsigned(tmp_3_fu_1029_p1));
    
    ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58_temp <= signed(ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58);
    p_Val2_16_fu_1296_p1 <= std_logic_vector(resize(ap_reg_phiprechg_p_Val2_14_reg_576pp0_it58_temp,27));

    p_Val2_16_fu_1296_p2 <= std_logic_vector(unsigned(MovingAverageResultProd_re_V) + unsigned(p_Val2_16_fu_1296_p1));
    
    ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58_temp <= signed(ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58);
    p_Val2_17_fu_1316_p1 <= std_logic_vector(resize(ap_reg_phiprechg_p_Val2_13_reg_566pp0_it58_temp,27));

    p_Val2_17_fu_1316_p2 <= std_logic_vector(unsigned(MovingAverageResultProd_im_V) + unsigned(p_Val2_17_fu_1316_p1));
    
    ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58_temp <= signed(ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58);
    p_Val2_19_fu_1336_p1 <= std_logic_vector(resize(ap_reg_phiprechg_p_Val2_12_reg_557pp0_it58_temp,27));

    p_Val2_19_fu_1336_p2 <= std_logic_vector(unsigned(MovingAverageResultPower_V) + unsigned(p_Val2_19_fu_1336_p1));
    
    ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57_temp <= signed(ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57);
    p_Val2_23_fu_1204_p1 <= std_logic_vector(resize(ap_reg_phiprechg_p_Val2_22_reg_527pp0_it57_temp,27));

    p_Val2_23_fu_1204_p2 <= std_logic_vector(unsigned(MovingAverageResultProdForFreqOffset8_re_V) + unsigned(p_Val2_23_fu_1204_p1));
    
    ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57_temp <= signed(ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57);
    p_Val2_24_fu_1224_p1 <= std_logic_vector(resize(ap_reg_phiprechg_p_Val2_20_reg_517pp0_it57_temp,27));

    p_Val2_24_fu_1224_p2 <= std_logic_vector(unsigned(MovingAverageResultProdForFreqOffset8_im_V) + unsigned(p_Val2_24_fu_1224_p1));
    
    ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57_temp <= signed(ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57);
    p_Val2_27_fu_1244_p1 <= std_logic_vector(resize(ap_reg_phiprechg_p_Val2_26_reg_547pp0_it57_temp,27));

    p_Val2_27_fu_1244_p2 <= std_logic_vector(unsigned(MovingAverageResultProdForFreqOffset1_re_V) + unsigned(p_Val2_27_fu_1244_p1));
    
    ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57_temp <= signed(ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57);
    p_Val2_28_fu_1264_p1 <= std_logic_vector(resize(ap_reg_phiprechg_p_Val2_25_reg_537pp0_it57_temp,27));

    p_Val2_28_fu_1264_p2 <= std_logic_vector(unsigned(MovingAverageResultProdForFreqOffset1_im_V) + unsigned(p_Val2_28_fu_1264_p1));
    p_Val2_29_fu_783_p2 <= std_logic_vector(unsigned(StatusFSMCnt_V) + unsigned(ap_const_lv11_1));
    p_Val2_2_fu_1109_p2 <= std_logic_vector(unsigned(tmp_2_fu_1106_p1) + unsigned(tmp_s_fu_1103_p1));
    p_Val2_32_fu_1439_p2 <= std_logic_vector(unsigned(tmp_19_fu_1436_p1) + unsigned(tmp_18_fu_1433_p1));
    p_Val2_34_fu_1514_p2 <= std_logic_vector(unsigned(ap_const_lv13_EFF) - unsigned(ap_reg_ppstg_SampleNumforSyncProtect_V_read_reg_1865_pp0_it101));
    p_Val2_38_fu_1469_p2 <= std_logic_vector(unsigned(tmp_22_fu_1466_p1) + unsigned(tmp_21_fu_1463_p1));
    p_Val2_41_fu_1788_p2 <= std_logic_vector(unsigned(SignalDetectCnt_V) + unsigned(ap_const_lv13_1));
    p_Val2_42_fu_1691_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it102) + unsigned(ap_const_lv13_1));
    p_Val2_43_fu_1624_p2 <= std_logic_vector(unsigned(TrackingOFDMSymbolCnt_V) + unsigned(ap_const_lv3_1));
    p_Val2_6_fu_1097_p2 <= std_logic_vector(unsigned(tmp_6_fu_1094_p1) + unsigned(tmp_5_fu_1091_p1));
    p_Val2_s_99_fu_1191_p2 <= std_logic_vector(unsigned(reg_728) - unsigned(ap_reg_ppstg_p_Val2_11_reg_2151_pp0_it56));
    phitmp1_fu_1501_p3 <= (tmp_43_reg_2314 & ap_const_lv7_0);
    phitmp3_fu_1519_p3 <= (tmp_45_reg_2319 & ap_const_lv7_0);
    phitmp4_fu_1611_p2 <= std_logic_vector(unsigned(TrackingOFDMSampleCnt_V) + unsigned(ap_const_lv10_1));
    r_V_fu_1659_p2 <= std_logic_vector(unsigned(tmp_38_fu_1656_p1) + unsigned(tmp_37_fu_1652_p1));
    rev_fu_1738_p2 <= (slt2_fu_1732_p2 xor ap_const_lv1_1);
    slt1_fu_1509_p2 <= "1" when (signed(tmp_abs_V_phi_fu_590_p4) < signed(ap_reg_ppstg_tmp_20_reg_2266_pp0_it101)) else "0";
    slt2_fu_1732_p2 <= "1" when (signed(PeakPower_V) < signed(tmp_abs_V_reg_586)) else "0";
    slt_fu_1348_p2 <= "1" when (signed(p_Val2_19_fu_1336_p2) < signed(ap_reg_ppstg_MoveingAveragePowerThres_V_read_reg_1875_pp0_it57)) else "0";
    tmp1_fu_1019_p2 <= std_logic_vector(unsigned(p_Val2_47_reg_2042) + unsigned(p_Val2_48_reg_2047));
    tmp_18_fu_1433_p1 <= std_logic_vector(resize(unsigned(p_Val2_30_reg_2276),55));
    tmp_19_fu_1436_p1 <= std_logic_vector(resize(unsigned(p_Val2_31_reg_2281),55));
    tmp_1_fu_737_p4 <= StatusFSMCnt_V(10 downto 7);
    tmp_21_fu_1463_p1 <= std_logic_vector(resize(unsigned(p_Val2_35_reg_2286),55));
    tmp_22_fu_1466_p1 <= std_logic_vector(resize(unsigned(p_Val2_37_reg_2291),55));
    tmp_24_fu_1544_p2 <= "1" when (StatusFSM_V = ap_const_lv2_0) else "0";
    tmp_25_fu_1563_p2 <= "1" when (StatusFSM_V = ap_const_lv2_1) else "0";
    tmp_26_fu_1776_p2 <= "1" when (SignalDetectCnt_V = ap_const_lv13_0) else "0";
    tmp_27_fu_1642_p2 <= "1" when (unsigned(PeakSearchCnt_V) < unsigned(ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it102)) else "0";
    tmp_28_fu_1577_p2 <= "1" when (TrackingOFDMSampleCnt_V = ap_const_lv10_280) else "0";
    tmp_29_fu_1782_p2 <= "1" when (SignalDetectCnt_V = ap_const_lv13_1400) else "0";
    tmp_2_fu_1106_p1 <= std_logic_vector(resize(unsigned(p_Val2_1_reg_2136),37));
    tmp_30_fu_1647_p2 <= "1" when (PeakSearchCnt_V = ap_reg_ppstg_SyncSearchRange_V_read_reg_1858_pp0_it102) else "0";
    tmp_31_fu_1618_p2 <= "1" when (TrackingOFDMSymbolCnt_V = ap_const_lv3_6) else "0";
    tmp_33_fu_1599_p2 <= "1" when (unsigned(TrackingOFDMSampleCnt_V) < unsigned(ap_const_lv10_280)) else "0";
    tmp_36_fu_1840_p3 <= (tmp_48_reg_2404 & ap_const_lv9_0);
    tmp_37_fu_1652_p1 <= std_logic_vector(resize(unsigned(PeakIndex_V),14));
    tmp_38_fu_1656_p1 <= std_logic_vector(resize(unsigned(p_Val2_34_reg_2329),14));
    tmp_39_fu_1673_p2 <= "1" when (tmp_52_cast_fu_1665_p1 = tmp_53_cast_fu_1669_p1) else "0";
    tmp_3_fu_1029_p1 <= std_logic_vector(resize(unsigned(p_Val2_8_reg_2072),37));
    tmp_41_fu_767_p4 <= StatusFSMCnt_V(10 downto 7);
    tmp_42_fu_1455_p3 <= p_Val2_32_fu_1439_p2(53 downto 53);
    tmp_43_fu_1493_p1 <= grp_sync_sqrt_31_23_5_3_s_fu_672_ap_return(20 - 1 downto 0);
    tmp_44_fu_1485_p3 <= p_Val2_38_fu_1469_p2(53 downto 53);
    tmp_45_fu_1497_p1 <= grp_sync_sqrt_31_23_5_3_s_fu_677_ap_return(20 - 1 downto 0);
    tmp_46_fu_1583_p4 <= TrackingOFDMSampleCnt_V(9 downto 7);
    tmp_47_fu_1706_p3 <= (FreqOffsetVectorImagPeak_V & ap_const_lv15_0);
    tmp_48_fu_1830_p1 <= grp_fu_1726_p2(16 - 1 downto 0);
    tmp_4_fu_1032_p1 <= std_logic_vector(resize(unsigned(p_Val2_9_reg_2077),37));
    tmp_52_cast_fu_1665_p1 <= std_logic_vector(resize(unsigned(PeakSearchCnt_V),15));
    tmp_53_cast_fu_1669_p1 <= std_logic_vector(resize(unsigned(r_V_fu_1659_p2),15));
    tmp_5_fu_1091_p1 <= std_logic_vector(resize(unsigned(p_Val2_4_reg_2121),37));
    tmp_6_fu_1094_p1 <= std_logic_vector(resize(unsigned(p_Val2_5_reg_2126),37));
    tmp_8_fu_753_p2 <= "1" when (unsigned(StatusFSMCnt_V) < unsigned(ap_const_lv11_480)) else "0";

    -- tmp_abs_V_phi_fu_590_p4 assign process. --
    tmp_abs_V_phi_fu_590_p4_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it102, ap_reg_ppstg_tmp_42_reg_2301_pp0_it101, phitmp1_fu_1501_p3, ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102)
    begin
        if (((ap_ST_pp0_stg0_fsm_0 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it102) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_reg_2301_pp0_it101))) then 
            tmp_abs_V_phi_fu_590_p4 <= phitmp1_fu_1501_p3;
        else 
            tmp_abs_V_phi_fu_590_p4 <= ap_reg_phiprechg_tmp_abs_V_reg_586pp0_it102;
        end if; 
    end process;

    tmp_fu_1015_p2 <= std_logic_vector(unsigned(p_Val2_57_reg_2067) + unsigned(p_Val2_55_reg_2062));
    tmp_im_V_11_fu_1176_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it55) - unsigned(tmp_im_V_18_reg_2171));
    tmp_im_V_13_fu_1282_p2 <= std_logic_vector(unsigned(p_Val2_24_fu_1224_p2) - unsigned(p_Val2_28_fu_1264_p2));
    tmp_im_V_2_fu_817_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(CorrDelayReg1_V_im_V_dout));
    tmp_im_V_6_fu_1186_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it56) - unsigned(ap_reg_ppstg_tmp_im_V_16_reg_1966_pp0_it56));
    tmp_im_V_9_fu_1166_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_m_conjProd_im_V_reg_487_pp0_it55) - unsigned(tmp_im_V_17_reg_2161));
    tmp_im_V_fu_811_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(CorrDelayReg0_V_im_V_dout));
    tmp_re_V_11_fu_1171_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it55) - unsigned(tmp_re_V_18_reg_2166));
    tmp_re_V_13_fu_1276_p2 <= std_logic_vector(unsigned(p_Val2_23_fu_1204_p2) - unsigned(p_Val2_27_fu_1244_p2));
    tmp_re_V_14_fu_1001_p2 <= std_logic_vector(unsigned(p_Val2_45_reg_2032) - unsigned(p_Val2_46_reg_2037));
    tmp_re_V_15_fu_1005_p2 <= std_logic_vector(unsigned(p_Val2_51_reg_2052) - unsigned(p_Val2_53_reg_2057));
    tmp_re_V_7_fu_1181_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it56) - unsigned(ap_reg_ppstg_tmp_re_V_16_reg_1960_pp0_it56));
    tmp_re_V_9_fu_1161_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_m_conjProd_re_V_reg_502_pp0_it55) - unsigned(tmp_re_V_17_reg_2156));
    tmp_s_fu_1103_p1 <= std_logic_vector(resize(unsigned(p_Val2_s_reg_2131),37));
end behav;
