# Copyright 2023-2025 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  b1: {}
latest: b1

# General MCU information
info:
  purpose: 32-bit DSC Series
  spsdk_predecessor_name: mc56f817xx
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/additional-mpu-mcus-architectures/digital-signal-controllers/32-bit-56800ex-ef-core/up-to-100mhz-digital-signal-controllers-with-dsass-and-operational-amplifier:MC56F81xxx
  memory_map: # Memory map basic info
    internal-flash:
      start_int: 0x0
      size_int: 0x20000
      external: false
    ram:
      start_int: 0x60000
      size_int: 0x5000
      external: false
  isp:
    rom:
      protocol: mboot
      interfaces: ["uart", "i2c", "spi"]

features:
  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x04003000
    size: 0x1000

  # ======== MBI section ========
  mbi:
    mbi_classes:
      plain_xip:
        image_type: PLAIN_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinBca
          - Mbi_MixinFcf
          - Mbi_ExportMixinAppBcaFcf
      crc_xip:
        image_type: CRC_XIP_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinFcf
          - Mbi_MixinBca
          - Mbi_ExportMixinAppBcaFcf
          - Mbi_ExportMixinCrcSignBca
    images:
      xip:
        plain: plain_xip
        crc: crc_xip
    # Fixed image type redefines the image type fetched from IVT
    fixed_image_type: 5

  # ======== Bootable image section ========
  bootable_image:
    mem_types:
      internal:
        segments:
          mbi: 0x00

  # ======== BCA section ========
  bca:
    reg_spec: bca.json

  # ======== FCF section ========
  fcf:
    reg_spec: fcf.json
    reg_spec_modification:
      field000:
        reverse: True
        config_as_hexstring: True

  # ======== PFR section ========
  pfr:
    sub_features: [ifr]
    ifr:
      address: 0x0
      reg_spec: ifr_ns.json
