---
title: "Hardware implementation &#8212; HIP 7.2.53211 Documentation"
source_url: "https://rocm.docs.amd.com/projects/HIP/en/latest/understand/hardware_implementation.html"
source_type: official
source_org: amd
credibility: 5
lifecycle: latest
fetched_at: 2026-05-01T09:05:33.609200+00:00
content_hash: "94715518b2937516"
---


<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="This chapter describes the hardware implementation of AMD GPUs supported by HIP." name="description" />
<meta content="AMD, ROCm, HIP, hardware, GPU, architecture, compute unit, VALU, SALU, cache, memory hierarchy, CDNA, RDNA" name="keywords" />

    <title>Hardware implementation &#8212; HIP 7.2.53211 Documentation</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=a746c00c" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=a3416100" />
    <link rel="stylesheet" type="text/css" href="../_static/mystnb.4510f1fc1dee50b3e5859aac5469c37c29e427902b24a333a5f9fcb2f0b3ac41.css" />
    <link rel="stylesheet" type="text/css" href="../_static/copybutton.css?v=76b2166b" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css?v=643846e8" />
    <link rel="stylesheet" type="text/css" href="../_static/rocm_header.css?v=9557e3d1" />
    <link rel="stylesheet" type="text/css" href="../_static/rocm_footer.css?v=7095035a" />
    <link rel="stylesheet" type="text/css" href="../_static/fonts.css?v=fcff5274" />
    <link rel="stylesheet" type="text/css" href="../_static/sphinx-design.min.css?v=95c83b7e" />
    <link rel="stylesheet" type="text/css" href="../_static/rocm_custom.css?v=35d74aab" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=75144bb1"></script>
    <script src="../_static/doctools.js?v=9a2dae69"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/clipboard.min.js?v=a7894cd8"></script>
    <script src="../_static/copybutton.js?v=91c4cb68"></script>
    <script async="async" src="../_static/code_word_breaks.js?v=327952c4"></script>
    <script async="async" src="../_static/renameVersionLinks.js?v=929fe5e4"></script>
    <script async="async" src="../_static/rdcMisc.js?v=01f88d96"></script>
    <script async="async" src="../_static/theme_mode_captions.js?v=15f4ec5d"></script>
    <script defer="defer" src="../_static/search.js?v=90a4452c"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/design-tabs.js?v=f930bc37"></script>
    <script>window.MathJax = {"options": {"processHtmlClass": "tex2jax_process|mathjax_process|math|output_area"}}</script>
    <script defer="defer" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'understand/hardware_implementation';</script>
    <script async="async" src="https://download.amd.com/js/analytics/analyticsinit.js"></script>
    <link rel="icon" href="https://www.amd.com/content/dam/code/images/favicon/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="HIP compilers" href="compilers.html" />
    <link rel="prev" title="Understanding GPU performance" href="performance_optimization.html" />
    <meta name="google-site-verification" content="vo35SZt_GASsTHAEmdww7AYKPCvZyzLvOXBl8guBME4" />

  <script async type="text/javascript" src="/_/static/javascript/readthedocs-addons.js"></script><meta name="readthedocs-project-slug" content="advanced-micro-devices-hip" /><meta name="readthedocs-version-slug" content="latest" /><meta name="readthedocs-resolver-filename" content="/understand/hardware_implementation.html" /><meta name="readthedocs-http-status" content="200" /></head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  

<header class="common-header" >
    <nav class="navbar navbar-expand-xl">
        <div class="container-fluid main-nav rocm-header">
            
            <button class="navbar-toggler collapsed" id="nav-icon" data-tracking-information="mainMenuToggle" type="button" data-bs-toggle="collapse" data-bs-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
                <span></span>
                <span></span>
                <span></span>
            </button>
            
            <div class="header-logo">
                <a class="navbar-brand" href="https://www.amd.com/">
                    <img src="../_static/images/amd-header-logo.svg" alt="AMD Logo" title="AMD Logo" width="90" class="d-inline-block align-text-top hover-opacity"/>
                </a>
                <div class="vr vr mx-40 my-25"></div>
                
        
    
    <a class="klavika-font hover-opacity" href="https://rocm.docs.amd.com/en/latest">ROCm&#8482; Software 7.2.2</a>
                <a class="header-all-versions" href="https://rocm.docs.amd.com/en/latest/release/versions.html">Version List</a>
            </div>
            <div class="icon-nav text-center d-flex ms-auto">
            </div>
        </div>
    </nav>
    
    <nav class="navbar navbar-expand-xl second-level-nav">
        <div class="container-fluid main-nav">
            <div class="navbar-nav-container collapse navbar-collapse" id="navbarSupportedContent">
                <ul class="navbar-nav nav-mega me-auto mb-2 mb-lg-0 col-xl-10">
                    
                        <li class="nav-item">
                            <a class="nav-link top-level header-menu-links" href="https://github.com/ROCm/rocm-systems" id="navgithub" role="button" aria-expanded="false" target="_blank" >
                                GitHub
                            </a>
                        </li>
                    
                        <li class="nav-item">
                            <a class="nav-link top-level header-menu-links" href="https://github.com/ROCm/ROCm/discussions" id="navcommunity" role="button" aria-expanded="false" target="_blank" >
                                Community
                            </a>
                        </li>
                    
                        <li class="nav-item">
                            <a class="nav-link top-level header-menu-links" href="https://rocm.blogs.amd.com/" id="navblogs" role="button" aria-expanded="false" target="_blank" >
                                Blogs
                            </a>
                        </li>
                    
                        <li class="nav-item">
                            <a class="nav-link top-level header-menu-links" href="https://www.amd.com/en/developer/resources/rocm-hub.html" id="navrocm-developer-hub" role="button" aria-expanded="false" target="_blank" >
                                ROCm Developer Hub
                            </a>
                        </li>
                    
                        <li class="nav-item">
                            <a class="nav-link top-level header-menu-links" href="https://instinct.docs.amd.com" id="navinstinct&#8482;-docs" role="button" aria-expanded="false" target="_blank" >
                                Instinct&#8482; Docs
                            </a>
                        </li>
                    
                        <li class="nav-item">
                            <a class="nav-link top-level header-menu-links" href="https://www.amd.com/en/developer/resources/infinity-hub.html" id="navinfinity-hub" role="button" aria-expanded="false" target="_blank" >
                                Infinity Hub
                            </a>
                        </li>
                    
                        <li class="nav-item">
                            <a class="nav-link top-level header-menu-links" href="https://github.com/ROCm/rocm-systems/issues/new/choose" id="navsupport" role="button" aria-expanded="false" target="_blank" >
                                Support
                            </a>
                        </li>
                    
                </ul>
            </div>
        </div>
    </nav>
    
</header>


  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
      <div class="sidebar-header-items__center">
        
          
          
            <div class="navbar-item">

<a class="navbar-brand logo" href="https://rocm.docs.amd.com/en/latest">
    <p>ROCm documentation</p>
</a></div>
          
        
      </div>
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
  
    <p class="title logo__title">HIP 7.2.53211 Documentation</p>
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../what_is_hip.html">What is HIP?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../hip-7-changes.html">HIP API 7.0 changes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../faq.html">Frequently asked questions</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Install</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../install/install.html">Installing HIP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../install/build.html">Building HIP from source</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Programming guide</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="programming_model.html">Introduction to the HIP programming model</a></li>
<li class="toctree-l1"><a class="reference internal" href="performance_optimization.html">Understanding GPU performance</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">Hardware implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="compilers.html">HIP compilers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../how-to/performance_guidelines.html">Performance guidelines</a></li>
<li class="toctree-l1"><a class="reference internal" href="../how-to/debugging.html">Debugging with HIP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../how-to/logging.html">Logging HIP activity</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../how-to/hip_runtime_api.html">Using HIP runtime API</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/initialization.html">Initialization</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management.html">Memory management</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management/host_memory.html">Host memory</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management/device_memory.html">Device memory</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l4"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management/device_memory/texture_fetching.html">Texture fetching</a></li>
</ul>
</details></li>
<li class="toctree-l3"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management/coherence_control.html">Coherence control</a></li>
<li class="toctree-l3"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management/unified_memory.html">Unified memory management</a></li>
<li class="toctree-l3"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management/virtual_memory.html">Virtual memory management</a></li>
<li class="toctree-l3"><a class="reference internal" href="../how-to/hip_runtime_api/memory_management/stream_ordered_allocator.html">Stream Ordered Memory Allocator</a></li>
</ul>
</details></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/error_handling.html">Error handling</a></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/call_stack.html">Call stack</a></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/asynchronous.html">Asynchronous concurrent execution</a></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/hipgraph.html">HIP graphs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/cooperative_groups.html">Cooperative groups</a></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/multi_device.html">Multi-device management</a></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/opengl_interop.html">OpenGL interoperability</a></li>
<li class="toctree-l2"><a class="reference internal" href="../how-to/hip_runtime_api/external_interop.html">External resource interoperability</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../how-to/hip_cpp_language_extensions.html">HIP C++ language extensions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../how-to/kernel_language_cpp_support.html">Kernel language C++ support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../how-to/hip_porting_guide.html">Porting CUDA code to HIP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../how-to/hip_rtc.html">Programming for HIP runtime compiler (RTC)</a></li>
<li class="toctree-l1"><a class="reference internal" href="amd_clr.html">AMD compute language runtimes (CLR)</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Reference</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1 has-children"><a class="reference internal" href="../reference/hip_runtime_api_reference.html">HIP runtime API</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../reference/hip_runtime_api/modules.html">Modules</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/initialization_and_version.html">Initialization and version</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/device_management.html">Device management</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/execution_control.html">Execution control</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/error_handling.html">Error handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/stream_management.html">Stream management</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/stream_memory_operations.html">Stream memory operations</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/event_management.html">Event management</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management.html">Memory management</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/memory_management_deprecated.html">Memory management (deprecated)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/external_resource_interoperability.html">External resource interoperability</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/stream_ordered_memory_allocator.html">Stream ordered memory allocator</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/unified_memory_reference.html">Managed memory</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/virtual_memory_reference.html">Virtual memory management</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/texture_management.html">Texture management</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/texture_management_deprecated.html">Texture management (deprecated)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/hip_runtime_api/modules/memory_management/surface_object.html">Surface object</a></li>
</ul>
</details></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/peer_to_peer_device_memory_access.html">Peer to peer device memory access</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/context_management.html">Context management [deprecated]</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/module_management.html">Module management</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/occupancy.html">Occupancy</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/profiler_control.html">Profiler control</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/launch_api.html">Launch API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/runtime_compilation.html">Runtime compilation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/callback_activity_apis.html">Callback activity APIs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/graph_management.html">Graph management</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/graphics_interoperability.html">Graphics interoperability</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/opengl_interoperability.html">OpenGL interoperability</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/hip_runtime_api/modules/cooperative_groups_reference.html">Cooperative groups</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../reference/hip_runtime_api/global_defines_enums_structs_files.html">Global defines, enums, structs and files</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../doxygen/html/group___global_defs.html">Global enum and defines</a></li>
<li class="toctree-l3"><a class="reference internal" href="../doxygen/html/group___driver_types.html">Driver Types</a></li>
<li class="toctree-l3"><a class="reference internal" href="../doxygen/html/annotated.html">Data Structures</a></li>
<li class="toctree-l3"><a class="reference internal" href="../doxygen/html/files.html">File List</a></li>
</ul>
</details></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/math_api.html">HIP math API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/complex_math_api.html">HIP complex math API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/env_variables.html">HIP environment variables</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/error_codes.html">HIP error codes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/api_syntax.html">CUDA to HIP API Function Comparison</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/deprecated_api_list.html">List of deprecated APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/low_fp_types.html">Low Precision Floating Point Types</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reference/hardware_features.html">Hardware features</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Tutorials</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference external" href="https://github.com/ROCm/rocm-examples/tree/develop/HIP-Basic">HIP basic examples</a></li>
<li class="toctree-l1"><a class="reference external" href="https://github.com/ROCm/rocm-examples">HIP examples</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tutorial/saxpy.html">SAXPY - Hello, HIP</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../tutorial/programming-patterns.html">GPU programming patterns</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../tutorial/programming-patterns/matrix_multiplication.html">Two-dimensional kernels: Matrix multiplication tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tutorial/programming-patterns/atomic_operations_histogram.html">Atomic operations: Histogram tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tutorial/programming-patterns/cpu_gpu_kmeans.html">CPU-GPU cooperative computing: K-means clustering tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tutorial/programming-patterns/stencil_operations.html">Stencil operations: Image convolution tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tutorial/programming-patterns/multikernel_bfs.html">Multi-kernel programming: breadth-first search tutorial</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../tutorial/reduction.html">Reduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tutorial/cooperative_groups_tutorial.html">Cooperative groups</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tutorial/graph_api.html">HIP Graph API Tutorial</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">About</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../license.html">License</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-angle-right"></span>
  </label></div>
      
        <div class="header-article-item">



<nav aria-label="Breadcrumb" class="d-print-none">
  <ul class="bd-breadcrumbs">
    
    <li class="breadcrumb-item breadcrumb-home">
      <a href="../index.html" class="nav-link" aria-label="Home">
        <i class="fa-solid fa-home"></i>
      </a>
    </li>
    <li class="breadcrumb-item active" aria-current="page">Hardware...</li>
  </ul>
</nav>
</div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">


<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Hardware implementation</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#overall-gpu-architecture">Overall GPU architecture</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-and-control">Command processor and control</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hierarchical-organization">Hierarchical organization</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#shader-engine-components">Shader engine components</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#workgroup-manager-spi">Workgroup manager (SPI)</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#scalar-l1-data-cache-sl1d">Scalar L1 data cache (sL1D)</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l1-instruction-cache-l1i">L1 instruction cache (L1I)</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#compute-unit-architecture">Compute unit architecture</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#sequencer-and-scheduling">Sequencer and scheduling</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#execution-pipelines">Execution pipelines</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-arithmetic-logic-unit-valu">Vector arithmetic logic unit (VALU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#register-pressure-and-occupancy">Register pressure and occupancy</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#scalar-arithmetic-logic-unit-salu">Scalar arithmetic logic unit (SALU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-memory-unit-vmem">Vector memory unit (VMEM)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#branch-unit">Branch unit</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#special-function-unit-sfu">Special function unit (SFU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#load-store-unit-lsu">Load/store unit (LSU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#matrix-fused-multiply-add-mfma">Matrix fused multiply-add (MFMA)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#data-movement-engine-cdna-3-cdna-4">Data movement engine (CDNA 3 / CDNA 4)</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#local-data-share-lds">Local data share (LDS)</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-l1-cache">Vector L1 cache</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-hierarchy-and-system">Memory hierarchy and system</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-organization">Memory organization</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l2-cache-architecture">L2 cache architecture</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-coherence">Memory coherence</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-coalescing">Memory coalescing</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#architecture-variants">Architecture variants</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#cdna-architecture">CDNA architecture</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#rdna-architecture">RDNA architecture</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#performance-considerations">Performance considerations</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#occupancy-and-resource-limits">Occupancy and resource limits</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#latency-hiding-through-multithreading">Latency hiding through multithreading</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-bandwidth-utilization">Memory bandwidth utilization</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-specific-optimizations">Hardware-specific optimizations</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#summary">Summary</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="hardware-implementation">
<span id="id1"></span><h1>Hardware implementation<a class="headerlink" href="#hardware-implementation" title="Link to this heading">#</a></h1>
<p>This topic describes the hardware architecture of AMD GPUs supported by HIP,
focusing on the internal organization and operation of GPU hardware components.
Understanding these hardware details helps you optimize GPU applications and
achieve maximum performance.</p>
<section id="overall-gpu-architecture">
<h2>Overall GPU architecture<a class="headerlink" href="#overall-gpu-architecture" title="Link to this heading">#</a></h2>
<p>AMD GPUs consist of interconnected blocks of digital circuits that work
together to execute complex parallel computing tasks. Unlike central
processing units (CPUs), which dedicate significant silicon area to
instruction flow control, branch prediction, and complex caching hierarchies,
GPUs allocate the majority of their die area to arithmetic pipelines. This
design choice enables extreme throughput density for data-parallel workloads.
The architecture is organized hierarchically to enable massive parallelism
while efficiently managing resources.</p>
<section id="command-processor-and-control">
<h3>Command processor and control<a class="headerlink" href="#command-processor-and-control" title="Link to this heading">#</a></h3>
<p>The command processor (CP) serves as the primary interface between the CPU and
GPU, receiving and distributing commands for execution. The CP consists of two
main components:</p>
<ul class="simple">
<li><p><strong>Command processor fetcher (CPF)</strong>: Fetches commands from memory and passes
them to the command processor packet processor (CPC) for processing.</p></li>
<li><p><strong>Command processor packet processor (CPC)</strong>: A microcontroller that decodes
the fetched commands and dispatches kernels to the workgroup processors for
scheduling.</p></li>
</ul>
<p>The command processor handles several types of operations:</p>
<ul class="simple">
<li><p>Kernel launches, which are forwarded to asynchronous compute engines (ACEs)</p></li>
<li><p>Memory transfers, which are delegated to direct memory access (DMA) engines</p></li>
<li><p>Synchronization operations and memory fences</p></li>
</ul>
<p><strong>DMA engines</strong> handle memory transfers between CPU and GPU memory without CPU
involvement after initialization. Most GPUs contain two DMA engines, enabling
concurrent bidirectional transfers to better utilize PCIe bandwidth. The DMA
engines fetch data in small chunks and can process transfers in parallel but
cannot handle multiple copy commands on the same engine simultaneously.</p>
<p><strong>Asynchronous compute engines (ACEs)</strong> break down kernels into workgroups for
distribution to shader processor input (SPI) blocks. Multiple ACEs enable
concurrent kernel execution, with each ACE capable of dispatching one kernel
at a time. ACEs process commands from different queues asynchronously,
enabling overlap between different kernel executions and memory operations.</p>
</section>
<section id="hierarchical-organization">
<h3>Hierarchical organization<a class="headerlink" href="#hierarchical-organization" title="Link to this heading">#</a></h3>
<p>The GPU organizes compute resources in a three-level hierarchy that enables
modular design and resource sharing:</p>
<ol class="arabic simple">
<li><p><strong>Shader engines (SE)</strong>: Top-level organizational units containing multiple
shader arrays and shared resources</p></li>
<li><p><strong>Shader arrays</strong>: Groups of compute units (CUs) sharing instruction and
scalar caches</p></li>
<li><p><strong>Compute units (CU)</strong>: Basic execution units containing the arithmetic
logic units (ALUs) and registers for thread execution</p></li>
</ol>
<figure class="align-center" id="id5">
<a class="reference internal image-reference" href="../_images/selayout.png"><img alt="Diagram showing the hierarchical organization of compute units grouped into shader engines on AMD GPUs" src="../_images/selayout.png" style="width: 800px;" />
</a>
<figcaption>
<p><span class="caption-text">Hierarchical organization of compute units into shader engines</span><a class="headerlink" href="#id5" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>This hierarchical design allows different GPU configurations using the same
underlying architecture.</p>
</section>
</section>
<section id="shader-engine-components">
<h2>Shader engine components<a class="headerlink" href="#shader-engine-components" title="Link to this heading">#</a></h2>
<p>Shader engines group multiple compute units together, sharing resources to improve efficiency and reduce redundancy. Each shader engine contains
several key components shared across its compute units.</p>
<section id="workgroup-manager-spi">
<h3>Workgroup manager (SPI)<a class="headerlink" href="#workgroup-manager-spi" title="Link to this heading">#</a></h3>
<p>The workgroup manager, also called the shader processor input (SPI), bridges
the command processor and compute units. After the CP processes a kernel
dispatch, the SPI:</p>
<ul class="simple">
<li><p>Receives workgroups from the ACEs</p></li>
<li><p>Schedules workgroups onto available compute units</p></li>
<li><p>Initializes registers with kernel parameters</p></li>
<li><p>Ensures all warps of a workgroup execute on the same CU for synchronization</p></li>
<li><p>Monitors resource availability and queues workgroups when resources are
exhausted</p></li>
</ul>
<p>The SPI tracks four critical resources that limit concurrent execution:</p>
<ul class="simple">
<li><p>warp slots (execution contexts)</p></li>
<li><p>Vector general-purpose registers (VGPRs)</p></li>
<li><p>Scalar general-purpose registers (SGPRs)</p></li>
<li><p>Local data share (LDS) memory</p></li>
</ul>
<p>Workgroup-to-CU mapping is non-deterministic and based on available resources.
You should not assume any specific mapping pattern, as the same kernel
launched multiple times can have different workgroup distributions.</p>
</section>
<section id="scalar-l1-data-cache-sl1d">
<span id="sl1"></span><h3>Scalar L1 data cache (sL1D)<a class="headerlink" href="#scalar-l1-data-cache-sl1d" title="Link to this heading">#</a></h3>
<p>The scalar L1 data cache (sL1D) serves scalar memory operations from multiple
CUs within a shader array. The sL1D is shared between CUs and caches data that
is uniform across a warp, including:</p>
<ul class="simple">
<li><p>Kernel arguments and pointers</p></li>
<li><p>Grid and block dimensions</p></li>
<li><p>Constants accessed uniformly across threads</p></li>
<li><p>Data from <code class="docutils literal notranslate"><span class="pre">__constant__</span></code> memory when accessed uniformly</p></li>
</ul>
<p>Unlike the vector L1 cache, the sL1D doesn’t use a “hit-on-miss” approach,
meaning subsequent requests to the same pending cache line count as duplicated
misses rather than hits.</p>
</section>
<section id="l1-instruction-cache-l1i">
<h3>L1 instruction cache (L1I)<a class="headerlink" href="#l1-instruction-cache-l1i" title="Link to this heading">#</a></h3>
<p>The L1 instruction cache (L1I) is a read-only cache shared between multiple
CUs in a shader array. Like the sL1D, it’s backed by the L2 cache and doesn’t
use the “hit-on-miss” approach. The L1I stores kernel instructions fetched by
the compute units, reducing instruction fetch latency and L2 cache pressure.</p>
</section>
</section>
<section id="compute-unit-architecture">
<span id="compute-unit"></span><h2>Compute unit architecture<a class="headerlink" href="#compute-unit-architecture" title="Link to this heading">#</a></h2>
<p>The compute unit (CU) is the fundamental execution block of AMD GPUs, serving
as the atomic building block for massive parallelism. Each CU is responsible
for executing kernels through its various specialized components and
pipelines. Data flows into these pipelines, undergoes arithmetic
transformation, and exits as results, to maximize the number
of such transformations per clock cycle.</p>
<p>CUs enable latency hiding through massive hardware multithreading. A single CU
can manage thousands of concurrent threads organized as a number of warps, each
containing 32 (RDNA) or 64 (CDNA) threads. This massive concurrency allows the
hardware to hide memory access latency by executing other warps while some wait
for data.</p>
<figure class="align-center" id="id6">
<a class="reference internal image-reference" href="../_images/gcn_compute_unit.png"><img alt="Detailed diagram of an AMD CDNA compute unit showing internal components and data flow" src="../_images/gcn_compute_unit.png" style="width: 800px;" />
</a>
<figcaption>
<p><span class="caption-text">Internal architecture of an AMD CDNA compute unit</span><a class="headerlink" href="#id6" title="Link to this image">#</a></p>
</figcaption>
</figure>
<section id="sequencer-and-scheduling">
<span id="wave-scheduling"></span><h3>Sequencer and scheduling<a class="headerlink" href="#sequencer-and-scheduling" title="Link to this heading">#</a></h3>
<p>The instruction sequencer (SQ) serves as the control center of each compute
unit, managing instruction flow through the execution pipelines. The sequencer
maintains warp state and coordinates instruction execution across different
functional units.</p>
<p><strong>Warp organization</strong>: The sequencer organizes active warps into four pools,
each containing slots for up to ten warps (eight on the CDNA2 MI200 Series).
Each slot includes:</p>
<ul class="simple">
<li><p>Warp-level registers (program counter, execution mask, and others)</p></li>
<li><p>Instruction buffer for prefetched instructions</p></li>
<li><p>State information for scheduling decisions</p></li>
</ul>
<p>This organization theoretically allows up to 40 concurrent warps per CU, though
actual occupancy is typically limited by register and LDS usage.</p>
<p><strong>Instruction fetching</strong>: The fetch arbiter selects one warp per cycle to fetch
instructions from memory, prioritizing the oldest warps. Each CU can fetch up to
32 bytes (4-8 instructions) per cycle.</p>
<p><strong>Instruction issuing</strong>: The issue arbiter determines which instructions
execute each cycle, selecting warps from one pool per cycle in round-robin
fashion. The arbiter can issue multiple instructions per cycle to different
execution units, with a theoretical maximum of five instructions per cycle:</p>
<ul class="simple">
<li><p>One VALU instruction</p></li>
<li><p>One vector memory operation</p></li>
<li><p>One SALU and/or scalar memory operation</p></li>
<li><p>One LDS operation</p></li>
<li><p>One branch operation</p></li>
</ul>
<p>Instructions always issue at warp granularity, with all threads in the warp
executing the same instruction in lockstep. The hardware can perform
single-cycle context switching between warps with zero overhead, as all warp
contexts remain resident on the CU. This enables efficient latency hiding,
allowing the CU to switch to another warp immediately when the current warp
encounters a stall condition such as a memory access.</p>
</section>
<section id="execution-pipelines">
<h3>Execution pipelines<a class="headerlink" href="#execution-pipelines" title="Link to this heading">#</a></h3>
<p>Each CU contains multiple specialized execution pipelines that
process different types of instructions in parallel, enabling efficient
utilization of the hardware resources.</p>
<section id="vector-arithmetic-logic-unit-valu">
<span id="valu"></span><h4>Vector arithmetic logic unit (VALU)<a class="headerlink" href="#vector-arithmetic-logic-unit-valu" title="Link to this heading">#</a></h4>
<p>The VALU executes vector instructions across entire warps, with each thread
potentially operating on different data. For CDNA architectures, the VALU
consists of:</p>
<ul class="simple">
<li><p><strong>Four SIMD processors</strong>: Each containing 16 single-precision ALUs (or
equivalent), for 64 total ALUs per CU. In CDNA3, these are SIMD64 pipelines
that can execute 256 operations per cycle per CU.</p></li>
<li><p><strong>Vector register files</strong>: 256-512 KiB of VGPR storage split across the
four SIMDs. VGPRs are organized as 32-bit lanes, providing flexibility for
mixed-precision computations.</p></li>
<li><p><strong>Instruction buffers</strong>: Storage for up to 8-10 warps per SIMD</p></li>
</ul>
<p>On architectures with 64-thread warps and 16-instruction wide SIMD units,
executing one instruction takes four cycles (one cycle per 16 threads). The
four SIMD design ensures full utilization when sufficient warps are available,
as a new instruction can issue to each SIMD every cycle.</p>
<p>The VALU serves as the primary arithmetic engine, executing the majority of
computation in GPU kernels. Data flows into these pipelines, undergoes
arithmetic transformation, and exits as results, with the goal of maximizing
the number of such transformations per clock cycle.</p>
<p>For CDNA architectures with matrix operations, the VALU also dispatches matrix
fused multiply-add (MFMA) instructions to specialized matrix units.</p>
</section>
<section id="register-pressure-and-occupancy">
<h4>Register pressure and occupancy<a class="headerlink" href="#register-pressure-and-occupancy" title="Link to this heading">#</a></h4>
<p>Register usage directly impacts CU occupancy. Each warp requires a
portion of the finite VGPR and SGPR pools. Higher register usage per thread
reduces the maximum number of concurrent warps, potentially limiting the CU’s
ability to hide latency. Mixed-precision workloads can optimize register usage
by storing lower-precision values in fewer registers.</p>
</section>
<section id="scalar-arithmetic-logic-unit-salu">
<h4>Scalar arithmetic logic unit (SALU)<a class="headerlink" href="#scalar-arithmetic-logic-unit-salu" title="Link to this heading">#</a></h4>
<p>The SALU executes instructions uniformly across all threads in a warp, handling
operations such as:</p>
<ul class="simple">
<li><p>Control flow (branches, loops)</p></li>
<li><p>Address calculations</p></li>
<li><p>Loading kernel arguments and constants</p></li>
<li><p>Managing warp-uniform values</p></li>
</ul>
<p>The SALU includes:</p>
<ul class="simple">
<li><p>A scalar processor for arithmetic and logic operations</p></li>
<li><p>12.5 KiB of SGPR storage per CU</p></li>
<li><p>A scalar memory (SMEM) unit for memory operations</p></li>
</ul>
<p>Scalar operations reduce pressure on vector units and registers by handling
uniform computations efficiently.</p>
</section>
<section id="vector-memory-unit-vmem">
<h4>Vector memory unit (VMEM)<a class="headerlink" href="#vector-memory-unit-vmem" title="Link to this heading">#</a></h4>
<p>The VMEM unit handles all vector memory operations, including loads, stores,
and atomic operations. Each thread supplies its own address and data, though
the hardware optimizes access through memory coalescing when threads access
nearby addresses. The VMEM unit connects to the vector L1 cache and implements
both address generation and coalescing logic.</p>
</section>
<section id="branch-unit">
<h4>Branch unit<a class="headerlink" href="#branch-unit" title="Link to this heading">#</a></h4>
<p>The branch unit executes jumps and branches for control flow changes affecting
entire warps. Note that the branch unit handles warp-level control flow, not
execution mask updates for thread divergence, which are handled through
predication.</p>
</section>
<section id="special-function-unit-sfu">
<span id="sfu"></span><h4>Special function unit (SFU)<a class="headerlink" href="#special-function-unit-sfu" title="Link to this heading">#</a></h4>
<p>The special function units accelerate certain arithmetic operations that are
too complex and/or costly to implement purely within the standard vector ALUs.</p>
<p>SFUs are responsible for executing transcendental and reciprocal mathematical
functions, operations such as <code class="docutils literal notranslate"><span class="pre">exp</span></code>, <code class="docutils literal notranslate"><span class="pre">log</span></code>, <code class="docutils literal notranslate"><span class="pre">sin</span></code>, <code class="docutils literal notranslate"><span class="pre">cos</span></code>, <code class="docutils literal notranslate"><span class="pre">rcp</span></code>
(reciprocal), and <code class="docutils literal notranslate"><span class="pre">rsqrt</span></code> (reciprocal square root). These are heavily used
in scientific, physics, and machine learning workloads, particularly in
activation functions such as GELU, sigmoid, and/or softmax.</p>
<p>Each CU includes a set of specialized pipelines and/or transcendental
function units (TFUs) that handle these operations with dedicated hardware.
While their throughput is lower than that of the primary SIMD pipelines, they
enable these functions to execute efficiently without consuming general ALU
bandwidth.</p>
<p>From the compiler’s perspective, these operations map to specific AMDGPU ISA
instructions, such as:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">v_exp_f32</span></code> - compute exponential base e</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">v_log_f32</span></code> - compute natural logarithm</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">v_sin_f32</span></code>, <code class="docutils literal notranslate"><span class="pre">v_cos_f32</span></code> - compute sine and/or cosine</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">v_rsq_f32</span></code>, <code class="docutils literal notranslate"><span class="pre">v_rcp_f32</span></code> - compute reciprocal and/or reciprocal square
root</p></li>
</ul>
<p>In CDNA3-based GPUs (such as MI300), SFU throughput and latency have been
tuned for deep learning primitives. For instance, exponentiation (<code class="docutils literal notranslate"><span class="pre">exp</span></code>) and
logarithm (<code class="docutils literal notranslate"><span class="pre">log</span></code>) functions are now pipelined to complete in a few cycles
per lane, allowing vectorized activation functions in large-scale matrix
workloads to execute without significant stalls.</p>
<p>For programmers targeting ROCm and/or HIP, these SFU-accelerated operations
are typically accessed through math intrinsics such as <code class="docutils literal notranslate"><span class="pre">__expf</span></code>, <code class="docutils literal notranslate"><span class="pre">__logf</span></code>,
and/or <code class="docutils literal notranslate"><span class="pre">__sinf</span></code>, which the compiler lowers to the corresponding AMDGPU ISA
instructions at compile time.</p>
</section>
<section id="load-store-unit-lsu">
<span id="lsu"></span><h4>Load/store unit (LSU)<a class="headerlink" href="#load-store-unit-lsu" title="Link to this heading">#</a></h4>
<p>The load/store units handle the transfer of data between the compute units and
the GPU’s memory subsystems. They are responsible for issuing, tracking, and
retiring memory operations, including loads from and stores to global memory,
local shared memory, and caches, for thousands of concurrent threads.</p>
<p>Each CU includes a set of LSUs tightly integrated with its vector
and scalar pipelines. These units handle memory instructions generated by
active warps, such as <code class="docutils literal notranslate"><span class="pre">buffer_load</span></code>, <code class="docutils literal notranslate"><span class="pre">buffer_store</span></code>, and
<code class="docutils literal notranslate"><span class="pre">flat_load_dword</span></code>, and route them through the GPU’s hierarchical memory
system.</p>
<p>The LSU’s responsibilities include:</p>
<ul class="simple">
<li><p>Managing vector memory accesses for SIMD instructions</p></li>
<li><p>Coordinating local data share (LDS) reads and writes</p></li>
<li><p>Accessing the L0 and/or L1 caches and forwarding requests to the L2 cache
and high-bandwidth memory (HBM)</p></li>
<li><p>Handling synchronization and atomic operations between threads and workgroups</p></li>
</ul>
<p>LSUs manage thousands of outstanding memory requests per GPU, dynamically
scheduling them to hide memory latency. While arithmetic pipelines continue
executing other warps, the LSUs maintain queues of pending transactions and
reorder responses as data returns from memory.</p>
</section>
<section id="matrix-fused-multiply-add-mfma">
<span id="mfma-units"></span><h4>Matrix fused multiply-add (MFMA)<a class="headerlink" href="#matrix-fused-multiply-add-mfma" title="Link to this heading">#</a></h4>
<p>CDNA architectures (MI100 and newer) include specialized matrix acceleration
units for high-throughput matrix operations. These units execute independently
from other VALU operations, allowing overlap between matrix and vector
computations. MFMA units support various data types including <code class="docutils literal notranslate"><span class="pre">INT8</span></code>,
<code class="docutils literal notranslate"><span class="pre">FP16</span></code>, <code class="docutils literal notranslate"><span class="pre">BF16</span></code>, and <code class="docutils literal notranslate"><span class="pre">FP32</span></code>, with different throughput characteristics
for each.</p>
<p>Matrix cores are GPU execution units that perform large-scale matrix
operations in a single instruction. In AMD architectures, these units are
formally known as MFMA (matrix fused multiply-add) units, the core hardware
blocks responsible for accelerating deep learning, high-performance computing
(HPC), and dense linear-algebra workloads on modern Instinct GPUs.</p>
<p>Operating on entire tiles of matrices per instruction allows MFMA units to
deliver far greater arithmetic throughput and energy efficiency than scalar
and/or vector ALUs. Rather than fetching and decoding thousands of per-element
multiply-add instructions, each MFMA instruction processes an entire matrix
fragment, drastically reducing power per operation and increasing overall
throughput. The MFMA units implement a mini-systolic array design that
efficiently processes matrix tiles.</p>
<p>An example MFMA instruction from the AMDGPU ISA is:</p>
<div class="highlight-amdgpu notranslate"><div class="highlight"><pre><span></span><span class="k">v_mfma_f32_16x16x4f16</span><span class="w"> </span><span class="nv">v</span>[<span class="na">0:15</span>],<span class="w"> </span><span class="nv">v</span>[<span class="na">16:31</span>],<span class="w"> </span><span class="nv">v</span>[<span class="na">32:47</span>],<span class="w"> </span><span class="nv">v</span>[<span class="na">0:15</span>]
</pre></div>
</div>
<p>This instruction performs a matrix multiplication and accumulation
<span class="math notranslate nohighlight">\(\pmb{D}=\pmb{A} \times \pmb{B} + \pmb{C}\)</span>, where the fragments
<span class="math notranslate nohighlight">\(\pmb{A}\)</span>, <span class="math notranslate nohighlight">\(\pmb{B}\)</span>, and <span class="math notranslate nohighlight">\(\pmb{C}\)</span> are stored in VGPRs.
The suffix <code class="docutils literal notranslate"><span class="pre">16x16x4f16</span></code> indicates a tile size of <span class="math notranslate nohighlight">\(16 \times 16\)</span>, with
an inner dimension of <span class="math notranslate nohighlight">\(4\)</span>, operating on half-precision (FP16) inputs and
accumulating into 32-bit floating-point outputs.</p>
<p>Programmers can access MFMA functionality at multiple levels: through
optimized libraries, compiler intrinsics, and/or inline assembly, providing
flexibility for different use cases.</p>
<p>The MFMA units use both standard VGPRs and additional accumulation VGPRs
(AGPRs) on supported architectures, providing up to 512 KiB of combined
register storage per CU.</p>
</section>
<section id="data-movement-engine-cdna-3-cdna-4">
<span id="dme"></span><h4>Data movement engine (CDNA 3 / CDNA 4)<a class="headerlink" href="#data-movement-engine-cdna-3-cdna-4" title="Link to this heading">#</a></h4>
<p>CDNA 3 and CDNA 4 architectures include specialized Data Movement Engine (DME)
hardware units designed to accelerate access to multi-dimensional tensor data
in GPU memory. DMEs perform high-throughput, low-overhead copies between
global memory (HBM) and the on-chip memory hierarchy, particularly the Local
Data Share (LDS) and L0 and/or L1 caches, without consuming compute resources.</p>
<p>A DME issues bulk memory transactions for contiguous and/or affine data
regions, such as tensors laid out as multi-dimensional arrays in global
memory. The hardware computes memory addresses for large block transfers in
parallel, offloading this work from the SIMD pipelines and reducing pressure
on both the register file and the instruction scheduler. This enables higher
sustained bandwidth and lower latency for operations involving tiled matrix
and/or tensor data.</p>
<p>In practice, DMEs handle transfers of the form
<span class="math notranslate nohighlight">\(\text{addr}=\text{stride} \times \text{index} + \text{offset}\)</span> across
many threads and dimensions simultaneously. By performing these affine address
calculations directly in hardware, the DME avoids the need for per-thread
address arithmetic, freeing up scalar ALUs and registers for computation.</p>
<p>The DME design provides two key advantages:</p>
<ul class="simple">
<li><p><strong>Resource decoupling</strong>: By removing large tensor copies from the main
execution pipelines, the CU can continue executing arithmetic instructions
while data movement occurs in the background.</p></li>
<li><p><strong>Asynchronous execution model</strong>: A single warp can issue a DME copy command,
immediately resume computation, and later synchronize only when the transfer
has completed. This enables producer-consumer parallelism.</p></li>
</ul>
<p>Programmers can access this functionality through asynchronous copy intrinsics
in ROCm, such as <code class="docutils literal notranslate"><span class="pre">__builtin_amdgcn_async_work_group_copy</span></code>, which map
directly to hardware-level DME operations. These intrinsics allow explicit
control over data transfer overlap, synchronization, and cache placement.</p>
</section>
</section>
<section id="local-data-share-lds">
<span id="lds"></span><h3>Local data share (LDS)<a class="headerlink" href="#local-data-share-lds" title="Link to this heading">#</a></h3>
<p>The local data share provides fast on-CU scratchpad memory for communication
between threads in a workgroup.</p>
<figure class="align-center" id="id7">
<a class="reference internal image-reference" href="../_images/lds.svg"><img alt="Diagram showing the organization of local data share with banks and connections to SIMD units" src="../_images/lds.svg" style="width: 800px;" />
</a>
<figcaption>
<p><span class="caption-text">Local data share organization and SIMD connections</span><a class="headerlink" href="#id7" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p><strong>Organization</strong>: The LDS contains 32 (CDNA, CDNA 2, and CDNA 3) or 64 (CDNA 4
and RDNA 2, RDNA 3, and RDNA 4) banks, each 4-bytes wide, providing 128 (CDNA,
CDNA 2, and CDNA 3) or 256 (CDNA 4 and RDNA 2, RDNA 3, and RDNA 4) bytes per
cycle total bandwidth. Each bank can be accessed independently every cycle for
reads, writes, and/or atomic operations. The SIMDs connect to the LDS in pairs,
with each pair sharing a 64-byte bidirectional port.</p>
<p><strong>Access patterns</strong>: A single warp can achieve up to 64 bytes per cycle
throughput (16 lanes per cycle). The actual bandwidth depends on data size and
access patterns:</p>
<ul class="simple">
<li><p>4-byte values: 8 cycles for 64 threads (50% peak bandwidth)</p></li>
<li><p>16-byte values: 20 cycles for 64 threads (80% peak bandwidth)</p></li>
</ul>
<p><strong>Conflict resolution</strong>: The LDS includes hardware to detect and resolve bank
conflicts when multiple threads access different addresses in the same bank.
Conflicts are resolved by serializing accesses across multiple cycles. Address
conflicts (multiple threads atomically updating the same address) are similarly
serialized. Broadcasting from the same address to multiple threads is handled
efficiently without conflicts.</p>
</section>
<section id="vector-l1-cache">
<span id="vl1"></span><h3>Vector L1 cache<a class="headerlink" href="#vector-l1-cache" title="Link to this heading">#</a></h3>
<p>Each CU contains a dedicated vector L1 data cache (vL1D) serving vector memory
operations. Key characteristics include:</p>
<ul class="simple">
<li><p>Write-through design (writes go directly to L2)</p></li>
<li><p>Optimization for high-bandwidth streaming access patterns</p></li>
<li><p>Coherent with other CUs through software management</p></li>
<li><p>Typical size of 16 KB per CU</p></li>
</ul>
<p>The vector cache tags are checked for all vector memory operations, with
misses forwarded to the L2 cache. The write-through design simplifies
coherence at the cost of write bandwidth.</p>
</section>
</section>
<section id="memory-hierarchy-and-system">
<h2>Memory hierarchy and system<a class="headerlink" href="#memory-hierarchy-and-system" title="Link to this heading">#</a></h2>
<p>The GPU memory system provides the bandwidth and capacity needed for massive
parallel computation while managing data coherence and access efficiency.</p>
<section id="memory-organization">
<span id="hbm"></span><h3>Memory organization<a class="headerlink" href="#memory-organization" title="Link to this heading">#</a></h3>
<figure class="align-default" id="id8">
<a class="reference internal image-reference" href="../_images/cdna2_gcd.png"><img alt="Block diagram showing four compute engines with L2 cache, memory controllers, and Infinity Fabric interconnect on CDNA2" src="../_images/cdna2_gcd.png" style="width: 800px;" />
</a>
<figcaption>
<p><span class="caption-text">CDNA2 Graphics Compute Die organization showing memory subsystem</span><a class="headerlink" href="#id8" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>AMD GPUs typically use high-bandwidth memory (HBM) for data-intensive
workloads, providing significantly higher bandwidth than traditional GDDR
memory at the cost of slightly higher latency. HBM achieves this through
vertical stacking of memory dies and wide memory buses, enabling massive
parallel access to memory channels.</p>
<p>The memory system includes:</p>
<ul class="simple">
<li><p><strong>Memory channels</strong>: Multiple independent memory controllers (typically 8-16)</p></li>
<li><p><strong>L2 cache banks</strong>: Distributed cache banks serving as the coherence point</p></li>
<li><p><strong>Infinity Fabric</strong>: High-speed interconnect for data routing</p></li>
</ul>
</section>
<section id="l2-cache-architecture">
<h3>L2 cache architecture<a class="headerlink" href="#l2-cache-architecture" title="Link to this heading">#</a></h3>
<p>The L2 cache serves as the coherence point for all GPU memory accesses and is
shared by all compute units. The L2 consists of multiple independent channels
(32 on CDNA GPUs at 256-byte interleaving) that operate in parallel.</p>
<figure class="align-center" id="id9">
<a class="reference internal image-reference" href="../_images/l2perf_model.png"><img alt="Diagram showing L2 cache to Infinity Fabric transaction flow with request categorization and routing" src="../_images/l2perf_model.png" style="width: 800px;" />
</a>
<figcaption>
<p><span class="caption-text">L2 cache to Infinity Fabric transaction flow</span><a class="headerlink" href="#id9" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p><strong>Key characteristics</strong>:</p>
<ul class="simple">
<li><p><strong>Channel organization</strong>: Each channel handles a portion of the address
space, with addresses interleaved across channels for load balancing.</p></li>
<li><p><strong>Hit-on-miss behavior</strong>: If a request arrives for a pending cache line
fill, it counts as a hit, improving the effective hit rate.</p></li>
<li><p><strong>Write coalescing</strong>: Multiple writes to the same cache line are combined.</p></li>
<li><p><strong>Atomic operation support</strong>: Atomics execute directly in the L2 cache for
coherence.</p></li>
</ul>
<p><strong>L2-Fabric interface</strong>: Requests missing in L2 are routed through Infinity
Fabric to the appropriate memory location, which could be:</p>
<ul class="simple">
<li><p>Local HBM on the same GPU</p></li>
<li><p>Remote GPU memory (in multi-GPU systems)</p></li>
<li><p>System memory (CPU DRAM)</p></li>
</ul>
<p>The interface categorizes requests by type (read and/or write), size (32B
and/or 64B), and destination for optimal routing.</p>
</section>
<section id="memory-coherence">
<span id="id2"></span><h3>Memory coherence<a class="headerlink" href="#memory-coherence" title="Link to this heading">#</a></h3>
<p>GPU memory coherence differs significantly from CPU designs to optimize for
throughput over latency:</p>
<p><strong>Write-through L1 caches</strong>: All writes update both L1 and L2, ensuring L2
always has the latest data. This eliminates the need for complex coherence
protocols between L1 caches but requires higher write bandwidth.</p>
<p><strong>Software-managed coherence</strong>: Coherence between CUs requires explicit
synchronization through:</p>
<ul class="simple">
<li><p>Memory fences for ordering</p></li>
<li><p>Cache invalidation instructions</p></li>
<li><p>Atomic operations (executed at L2 level)</p></li>
<li><p>Kernel boundaries (implicit synchronization)</p></li>
</ul>
<p><strong>Write combining</strong>: To handle partial cache line updates from different CUs,
the GPU uses write masks indicating which bytes to update. This prevents false
sharing issues while maintaining correctness.</p>
</section>
<section id="memory-coalescing">
<h3>Memory coalescing<a class="headerlink" href="#memory-coalescing" title="Link to this heading">#</a></h3>
<p>Memory coalescing combines memory accesses from multiple threads into fewer
transactions, significantly improving bandwidth utilization. The coalescing
hardware in the VMEM unit analyzes addresses from all threads in a warp and
groups them into the minimum number of cache line requests.</p>
<p><strong>Coalesced access pattern</strong>: When consecutive threads access consecutive
memory addresses, the hardware can combine all 64 thread requests into as few
as 4-8 cache line requests (depending on data size and alignment).</p>
<p><strong>Non-coalesced access pattern</strong>: When threads access widely separated
addresses, each thread can generate a separate memory transaction, reducing
effective bandwidth by up to 16x or more.</p>
<p>To achieve optimal memory performance:</p>
<ul class="simple">
<li><p>Ensure consecutive threads access consecutive memory addresses</p></li>
<li><p>Align data structures to cache line boundaries (64B and/or 128B)</p></li>
<li><p>Use structure-of-arrays rather than array-of-structures layouts</p></li>
<li><p>Consider padding to avoid bank conflicts</p></li>
</ul>
</section>
</section>
<section id="architecture-variants">
<h2>Architecture variants<a class="headerlink" href="#architecture-variants" title="Link to this heading">#</a></h2>
<p>AMD supports multiple GPU architecture families optimized for different use
cases while maintaining HIP compatibility.</p>
<section id="cdna-architecture">
<span id="id3"></span><h3>CDNA architecture<a class="headerlink" href="#cdna-architecture" title="Link to this heading">#</a></h3>
<p>CDNA (Compute DNA) specializes in high-performance computing and machine
learning workloads. Key features include:</p>
<figure class="align-default" id="id10">
<a class="reference internal image-reference" href="../_images/cdna3_cu.png"><img alt="Block diagram showing CDNA3 compute unit with matrix core unit, shader cores, L1 cache, and local data share" src="../_images/cdna3_cu.png" style="width: 800px;" />
</a>
<figcaption>
<p><span class="caption-text">CDNA3 compute unit with matrix acceleration</span><a class="headerlink" href="#id10" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p><strong>Matrix Core Unit</strong>: Specialized hardware for matrix multiply-accumulate
operations, providing significantly more throughput than vector units for
supported operations. Matrix cores support multiple precisions (<code class="docutils literal notranslate"><span class="pre">INT8</span></code>,
<code class="docutils literal notranslate"><span class="pre">FP16</span></code>, <code class="docutils literal notranslate"><span class="pre">BF16</span></code>, <code class="docutils literal notranslate"><span class="pre">FP32</span></code>) with varying performance characteristics.</p>
<p><strong>Accumulation VGPRs (AGPRs)</strong>: Additional register file space (up to 256 KB)
dedicated to matrix accumulation, doubling the available register storage for
matrix operations. Data movement between VGPRs and AGPRs uses specialized
instructions (<code class="docutils literal notranslate"><span class="pre">v_accvgpr_*</span></code>).</p>
<p><strong>Enhanced memory bandwidth</strong>: CDNA GPUs typically use HBM2, HBM2e, and/or
HBM3 memory technology.</p>
<p><strong>Multi-die designs</strong>: CDNA2 (MI250) and CDNA3 (MI300) use chiplet
architectures with multiple dies connected through high-speed links, scaling
to higher compute and memory capacities.</p>
</section>
<section id="rdna-architecture">
<span id="id4"></span><h3>RDNA architecture<a class="headerlink" href="#rdna-architecture" title="Link to this heading">#</a></h3>
<p>RDNA optimizes for graphics and lower-latency compute workloads through
fundamental architectural changes:</p>
<figure class="align-default" id="id11">
<a class="reference internal image-reference" href="../_images/rdna3_cu.png"><img alt="Block diagram showing RDNA3 work group processor with dual compute units, shared caches, and 32-wide SIMD units" src="../_images/rdna3_cu.png" style="width: 800px;" />
</a>
<figcaption>
<p><span class="caption-text">RDNA3 work group processor architecture</span><a class="headerlink" href="#id11" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p><strong>Wave32 execution</strong>: Primary execution mode uses 32-thread warps, reducing
divergence penalties and register pressure.</p>
<p><strong>Dual compute units</strong>: The work group processor (WGP) replaces standalone
CUs, containing two closely coupled compute units sharing resources:</p>
<ul class="simple">
<li><p>Each CU has two 32-wide SIMD units</p></li>
<li><p>Warps execute in a single cycle on 32-wide SIMDs</p></li>
<li><p>Reduced instruction latency improves responsiveness</p></li>
</ul>
<p><strong>Three-level cache hierarchy</strong>:</p>
<ul class="simple">
<li><p><strong>L0 cache</strong>: Per-CU cache</p></li>
<li><p><strong>L1 cache</strong>: Shared between CUs in a WGP (new intermediate level)</p></li>
<li><p><strong>L2 cache</strong>: Global cache shared across all WGPs</p></li>
</ul>
<p><strong>128-byte cache lines</strong>: Aligning with Wave32 access patterns (32 threads × 4
bytes = 128 bytes).</p>
<p>These RDNA optimizations target gaming workloads where latency matters more
than pure throughput, though the architecture remains capable for general
compute tasks.</p>
</section>
</section>
<section id="performance-considerations">
<h2>Performance considerations<a class="headerlink" href="#performance-considerations" title="Link to this heading">#</a></h2>
<p>Understanding hardware characteristics helps you optimize GPU applications for
maximum performance.</p>
<section id="occupancy-and-resource-limits">
<h3>Occupancy and resource limits<a class="headerlink" href="#occupancy-and-resource-limits" title="Link to this heading">#</a></h3>
<p>Occupancy measures the ratio of active warps to maximum possible
warps on a CU. Higher occupancy generally improves latency hiding but is
limited by:</p>
<ul class="simple">
<li><p><strong>Register usage</strong>: Each warp requires VGPRs and SGPRs from finite
pools</p></li>
<li><p><strong>LDS allocation</strong>: Shared memory used per workgroup</p></li>
<li><p><strong>warp slots</strong>: Fixed number of execution contexts per CU</p></li>
<li><p><strong>Workgroup size</strong>: Smaller workgroups can waste resources</p></li>
</ul>
<p>Balancing these resources is critical for achieving optimal occupancy. Tools
such as <code class="docutils literal notranslate"><span class="pre">rocprofv3</span></code> can help analyze occupancy and identify limiting
factors.</p>
</section>
<section id="latency-hiding-through-multithreading">
<h3>Latency hiding through multithreading<a class="headerlink" href="#latency-hiding-through-multithreading" title="Link to this heading">#</a></h3>
<p>GPUs hide memory and instruction latency through massive hardware multithreading
rather than complex CPU techniques such as out-of-order execution and/or
speculation. With sufficient warps:</p>
<ul class="simple">
<li><p>Memory latency is hidden by executing other warps during waits</p></li>
<li><p>Pipeline latencies are covered by round-robin warp scheduling</p></li>
<li><p>No context switch overhead as all contexts remain resident</p></li>
</ul>
<p>The hardware can switch between warps every cycle, maintaining high ALU
utilization even with long-latency operations in flight.</p>
</section>
<section id="memory-bandwidth-utilization">
<h3>Memory bandwidth utilization<a class="headerlink" href="#memory-bandwidth-utilization" title="Link to this heading">#</a></h3>
<p>Effective memory bandwidth depends on access patterns:</p>
<ul class="simple">
<li><p><strong>Coalesced access</strong>: Can achieve 70-90% of peak bandwidth</p></li>
<li><p><strong>Random access</strong>: Might achieve only 5-15% of peak bandwidth</p></li>
<li><p><strong>Bank conflicts</strong>: Can serialize LDS access, reducing throughput</p></li>
</ul>
<p>Memory-bound kernels should focus on:</p>
<ul class="simple">
<li><p>Maximizing coalescing through proper data layout</p></li>
<li><p>Prefetching and data reuse in LDS</p></li>
<li><p>Balancing computation with memory access</p></li>
<li><p>Using appropriate cache policies</p></li>
</ul>
</section>
<section id="hardware-specific-optimizations">
<h3>Hardware-specific optimizations<a class="headerlink" href="#hardware-specific-optimizations" title="Link to this heading">#</a></h3>
<p>Different AMD GPU architectures benefit from tailored optimizations:</p>
<p><strong>For CDNA</strong>:</p>
<ul class="simple">
<li><p>Optimize for 64-thread warp granularity</p></li>
<li><p>Leverage matrix cores for applicable algorithms</p></li>
<li><p>Consider AGPR usage for register spilling</p></li>
</ul>
<p><strong>For RDNA</strong>:</p>
<ul class="simple">
<li><p>Design for 32-thread warp execution</p></li>
<li><p>Utilize improved divergence handling</p></li>
<li><p>Take advantage of additional cache level</p></li>
</ul>
<p><strong>Architecture-agnostic</strong>:</p>
<ul class="simple">
<li><p>Minimize divergent control flow</p></li>
<li><p>Ensure memory access coalescing</p></li>
<li><p>Balance resource usage for occupancy</p></li>
<li><p>Overlap computation with memory access</p></li>
</ul>
</section>
</section>
<section id="summary">
<h2>Summary<a class="headerlink" href="#summary" title="Link to this heading">#</a></h2>
<p>AMD GPU hardware architecture provides massive parallelism through
hierarchical organization of compute resources, specialized execution units,
and a sophisticated memory system. Understanding these hardware details, from
the command processor through shader engines to individual compute units and
the memory hierarchy, enables you to write more efficient GPU applications.</p>
<p>Key hardware concepts for optimization include:</p>
<ul class="simple">
<li><p>Workgroup scheduling and resource management by the SPI</p></li>
<li><p>Instruction scheduling and warp execution in compute units</p></li>
<li><p>Memory coalescing and cache behavior</p></li>
<li><p>Architecture-specific features (matrix cores, Wave32 and/or Wave64 modes)</p></li>
<li><p>Resource limits affecting occupancy</p></li>
</ul>
<p>For details on mapping parallel algorithms to this hardware, see the
<a class="reference internal" href="programming_model.html#programming-model"><span class="std std-ref">Introduction to the HIP programming model</span></a> chapter. For specific optimization techniques,
consult the performance optimization guides in the ROCm documentation.</p>
</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="performance_optimization.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Understanding GPU performance</p>
      </div>
    </a>
    <a class="right-next"
       href="compilers.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">HIP compilers</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#overall-gpu-architecture">Overall GPU architecture</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-and-control">Command processor and control</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hierarchical-organization">Hierarchical organization</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#shader-engine-components">Shader engine components</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#workgroup-manager-spi">Workgroup manager (SPI)</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#scalar-l1-data-cache-sl1d">Scalar L1 data cache (sL1D)</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l1-instruction-cache-l1i">L1 instruction cache (L1I)</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#compute-unit-architecture">Compute unit architecture</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#sequencer-and-scheduling">Sequencer and scheduling</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#execution-pipelines">Execution pipelines</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-arithmetic-logic-unit-valu">Vector arithmetic logic unit (VALU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#register-pressure-and-occupancy">Register pressure and occupancy</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#scalar-arithmetic-logic-unit-salu">Scalar arithmetic logic unit (SALU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-memory-unit-vmem">Vector memory unit (VMEM)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#branch-unit">Branch unit</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#special-function-unit-sfu">Special function unit (SFU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#load-store-unit-lsu">Load/store unit (LSU)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#matrix-fused-multiply-add-mfma">Matrix fused multiply-add (MFMA)</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#data-movement-engine-cdna-3-cdna-4">Data movement engine (CDNA 3 / CDNA 4)</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#local-data-share-lds">Local data share (LDS)</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-l1-cache">Vector L1 cache</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-hierarchy-and-system">Memory hierarchy and system</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-organization">Memory organization</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l2-cache-architecture">L2 cache architecture</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-coherence">Memory coherence</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-coalescing">Memory coalescing</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#architecture-variants">Architecture variants</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#cdna-architecture">CDNA architecture</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#rdna-architecture">RDNA architecture</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#performance-considerations">Performance considerations</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#occupancy-and-resource-limits">Occupancy and resource limits</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#latency-hiding-through-multithreading">Latency hiding through multithreading</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#memory-bandwidth-utilization">Memory bandwidth utilization</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-specific-optimizations">Hardware-specific optimizations</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#summary">Summary</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            <p>
  </p>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

<footer class="rocm-footer">
    <div class="container-lg">
        <section class="bottom-menu menu py-45">
            <div class="row d-flex align-items-center">
                <div class="col-12 text-center">
                    <ul>
                        <li><a href="https://www.amd.com/en/corporate/copyright" target="_blank">Terms and Conditions</a></li>
                        <li><a href="https://rocm.docs.amd.com/en/latest/about/license.html">ROCm Licenses and Disclaimers</a></li>
                        <li><a href="https://www.amd.com/en/corporate/privacy" target="_blank">Privacy</a></li>
                        <li><a href="https://www.amd.com/en/corporate/trademarks" target="_blank">Trademarks</a></li>
                        <li><a href="https://www.amd.com/content/dam/amd/en/documents/corporate/cr/supply-chain-transparency.pdf" target="_blank">Supply Chain Transparency</a></li>
                        <li><a href="https://www.amd.com/en/corporate/competition" target="_blank">Fair and Open Competition</a></li>
                        <li><a href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf" target="_blank">UK Tax Strategy</a></li>
                        <li><a href="https://www.amd.com/en/corporate/cookies" target="_blank">Cookie Policy</a></li>
                        <!-- OneTrust Cookies Settings button start -->
                        <li><a href="#cookie-settings" id="ot-sdk-btn" class="ot-sdk-show-settings">Cookie Settings</a></li>
                        <!-- OneTrust Cookies Settings button end -->
                    </ul>
                </div>
            </div>
            <div class="row d-flex align-items-center">
                <div class="col-12 text-center">
                    <div>
                        <span class="copyright">© 2025 Advanced Micro Devices, Inc</span>
                    </div>
                </div>
            </div>
        </section>
    </div>
</footer>

<!-- <div id="rdc-watermark-container">
    <img id="rdc-watermark" src="../_static/images/alpha-watermark.svg" alt="DRAFT watermark"/>
</div> -->
  </body>
</html>
