$comment
	File created using the following command:
		vcd file and2OrGate.msim.vcd -direction
$end
$date
	Wed Oct 03 00:28:28 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module and2orgate_vhd_vec_tst $end
$var wire 1 ! input1 $end
$var wire 1 " input2 $end
$var wire 1 # input3 $end
$var wire 1 $ input4 $end
$var wire 1 % Output $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_input1 $end
$var wire 1 0 ww_input2 $end
$var wire 1 1 ww_input3 $end
$var wire 1 2 ww_input4 $end
$var wire 1 3 ww_Output $end
$var wire 1 4 \input3~input_o\ $end
$var wire 1 5 \input4~input_o\ $end
$var wire 1 6 \Output~output_o\ $end
$var wire 1 7 \input2~input_o\ $end
$var wire 1 8 \input1~input_o\ $end
$var wire 1 9 \Output~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
$end
#1000000
1!
1/
18
#2000000
0!
1"
0/
10
17
08
#3000000
1!
1/
18
19
16
13
1%
#4000000
0!
0"
1#
0/
00
11
14
07
08
09
06
03
0%
#5000000
1!
1/
18
#6000000
0!
1"
0/
10
17
08
#7000000
1!
1/
18
19
16
13
1%
#8000000
0!
0"
0#
1$
0/
00
01
12
15
04
07
08
09
06
03
0%
#9000000
1!
1/
18
#10000000
0!
1"
0/
10
17
08
#11000000
1!
1/
18
19
16
13
1%
#12000000
0!
0"
1#
0/
00
11
14
07
08
09
06
03
0%
#13000000
1!
1/
18
#14000000
0!
1"
0/
10
17
08
#15000000
1!
1/
18
19
16
13
1%
#16000000
