
*** Running vivado
    with args -log my_rotary_encoder_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_rotary_encoder_v1_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source my_rotary_encoder_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top my_rotary_encoder_v1_0 -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25816 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 656.590 ; gain = 243.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_rotary_encoder_v1_0' [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0.vhd:55]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_rotary_encoder_v1_0_S00_AXI' declared at 'b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0_S00_AXI.vhd:5' bound to instance 'my_rotary_encoder_v1_0_S00_AXI_inst' of component 'my_rotary_encoder_v1_0_S00_AXI' [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'my_rotary_encoder_v1_0_S00_AXI' [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0_S00_AXI.vhd:359]
ERROR: [Synth 8-5826] no such design unit 'rotary_top' in library 'work' [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0_S00_AXI.vhd:395]
ERROR: [Synth 8-285] failed synthesizing module 'my_rotary_encoder_v1_0_S00_AXI' [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0_S00_AXI.vhd:92]
ERROR: [Synth 8-285] failed synthesizing module 'my_rotary_encoder_v1_0' [b:/eFPGA/FinalProject/ip_repo/my_rotary_encoder_1.0/hdl/my_rotary_encoder_v1_0.vhd:55]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 729.391 ; gain = 315.836
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue May 19 09:53:48 2020...
