C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_11/cont4b/Fuentes/cont4b.vhd {0 {vcom -work work -2002 -explicit C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_11/cont4b/Fuentes/cont4b.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity cont4b
-- Compiling architecture cont4b_arq of cont4b
** Error: C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_11/cont4b/Fuentes/cont4b.vhd(26): (vcom-1136) Unknown identifier "unsigned".

** Error: C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_11/cont4b/Fuentes/cont4b.vhd(26): Cannot resolve expression type of infix expression.
** Error: C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_11/cont4b/Fuentes/cont4b.vhd(26): Illegal type conversion to ieee.std_logic_1164.STD_LOGIC_VECTOR (operand type is not known).
** Error: C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_11/cont4b/Fuentes/cont4b.vhd(31): near "end": expecting ';'

} {8.0 9.0 10.0 13.0} {}}
