# ğŸ§© SoC_DesignKit_by_ChatGPT

**JP:**  
**SoC_DesignKit_by_ChatGPT** ã¯ã€[EduController](../) ã«ãŠã‘ã‚‹åˆ¶å¾¡å®Ÿè£…æ¼”ç¿’ã®ãŸã‚ã®ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆé›†ã§ã™ã€‚  
FSMã€PIDã€LLMçµ±åˆåˆ¶å¾¡ãªã©ã®æ§‹æˆè¦ç´ ã‚’ã€**HDLè¨˜è¿°ãƒ™ãƒ¼ã‚¹ã§å­¦ã¶ãŸã‚ã®ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆãƒ»ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆãƒ»ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ**ã‚’æä¾›ã—ã¾ã™ã€‚

**EN:**  
**SoC_DesignKit_by_ChatGPT** is a collection of design templates used in [EduController](../) to support hands-on control system implementation.  
It provides reusable HDL-based templates, prompt examples, and testbenches for FSM, PID, and LLM-integrated control structures.

æœ¬ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã¯ã€[**SamizoGPT**](https://github.com/Samizo-AITL/SamizoGPT) ã®ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆæ”¯æ´ã¨é€£æºã—ã€ChatGPTç­‰ã‚’ç”¨ã„ãŸæ§‹é€ è¨­è¨ˆãƒ»ã‚³ãƒ¼ãƒ‰ç”Ÿæˆãƒ»è¨­è¨ˆé€²åŒ–ã®è¨˜éŒ²ï¼ˆ[`execution_logs/`](execution_logs/)ï¼‰ã¨ã‚‚é€£å‹•ã—ã¾ã™ã€‚  
This module integrates with [**SamizoGPT**](https://github.com/Samizo-AITL/SamizoGPT), enabling prompt-based structured design, code generation, and logging of design evolution using ChatGPT.  

---

## ğŸ¯ ç›®çš„ / Purpose

- ğŸ“˜ æ•™æã¨ã—ã¦å­¦ã‚“ã åˆ¶å¾¡ç†è«–ã‚’ã€**å®Ÿè£…ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã¨ã—ã¦å…·ä½“åŒ–**  
  ğŸ“˜ Translate theoretical knowledge of control into practical implementation templates.

- â™»ï¸ FSM / PID / LLMãªã©ã®**å®Ÿè£…æ§‹é€ ã‚’å†åˆ©ç”¨å¯èƒ½ãªå½¢ã§æä¾›**  
  â™»ï¸ Provide reusable implementation templates for FSM, PID, and LLM-based control.

- ğŸ¤– ChatGPTã‚’æ´»ç”¨ã—ãŸ C â†’ Verilog å¤‰æ›ã‚„åˆ¶å¾¡æ§‹é€ ç”Ÿæˆã®**ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆæ¼”ç¿’ã«å¯¾å¿œ**  
  ğŸ¤– Support prompt-driven exercises such as converting C to Verilog using ChatGPT.

- ğŸ”— [EduController](../) ã® **Part05ï¼ˆå®Ÿè£…ç·¨ï¼‰ãƒ»Part09ï¼ˆLLMåˆ¶å¾¡ï¼‰**ã¨é€£å‹•  
  ğŸ”— Linked with **Part05 (Implementation)** and **Part09 (LLM-based Control)** in [EduController](../).

---

## ğŸ“ ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆ / Directory Structure

| ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª / Directory | å†…å®¹ / Description |
|--------------------------|--------------------|
| [`fsm/`](fsm/) | æœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆï¼ˆYAMLè¨˜è¿°ãƒ»Mermaid.jså¤‰æ›æ”¯æ´ï¼‰<br> FSM templates with YAML + Mermaid.js support |
| [`pid/`](pid/) | PIDåˆ¶å¾¡å™¨ã®Verilogå®Ÿè£…ï¼ˆå›ºå®šå°æ•°ç‚¹å¯¾å¿œï¼‰<br> Verilog PID controller with fixed-point arithmetic |
| [`llm/`](llm/) | FSMÃ—LLMã®çµ±åˆåˆ¶å¾¡ãƒ†ãƒ³ãƒ—ãƒ¬<br> Templates for FSM Ã— LLM hybrid control |
| [`c_to_hdl/`](c_to_hdl/) | Câ†’Verilogå¤‰æ›æ”¯æ´ãƒ†ãƒ³ãƒ—ãƒ¬ï¼ˆãƒ—ãƒ­ãƒ³ãƒ—ãƒˆä»˜ãï¼‰<br> Prompt-based support for C to Verilog conversion |
| [`testbench/`](testbench/) | ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒä¾‹ã€æ³¢å½¢å‡ºåŠ›ã€RTLã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³è£œåŠ©<br> Example testbenches for simulation and waveform viewing |

---

## ğŸ§  ChatGPTé€£æº / Prompt Integration with ChatGPT

ä»¥ä¸‹ã®ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆç¾¤ã¨é€£æºã—ã¦ã„ã¾ã™ï¼š  
The following prompt templates are integrated:

| ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆå / Template | å¯¾å¿œãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª | å†…å®¹ / Description |
|---------------------------|------------------|---------------------|
| [`fsm_prompt.md`](./prompts/control_templates/fsm_prompt.md) | [`fsm/`](fsm/) | FSMæ§‹æˆã‚’è¨˜è¿°ã—ã€ãƒ†ãƒ³ãƒ—ãƒ¬ã‚’è‡ªå‹•ç”Ÿæˆ / Generate FSM templates from state & trigger descriptions |
| `conversion_prompt.md` â€»è¿‘æ—¥è¿½åŠ äºˆå®š / coming soon | [`c_to_hdl/`](c_to_hdl/) | Cã‚³ãƒ¼ãƒ‰ã‚’Verilogã«å¤‰æ› / Convert C control logic to Verilog |
| `choose_template_prompt.md` â€»è¿‘æ—¥è¿½åŠ äºˆå®š / coming soon | å…¨ä½“ / general | ãƒ†ãƒ³ãƒ—ãƒ¬é¸æŠã‚’æ”¯æ´ / Recommend templates based on needs |
| `llm_control_prompt.md` â€»è¿‘æ—¥è¿½åŠ äºˆå®š / coming soon | [`llm/`](llm/) | FSMÃ—LLMåˆ¶å¾¡ã®æ§‹é€ è¨­è¨ˆè£œåŠ© / Support hybrid FSM Ã— LLM control design |

ğŸ’¬ å®Ÿè¡Œãƒ­ã‚°ã¯ [`execution_logs/`](execution_logs/) ã«è¨˜éŒ²å¯èƒ½ã§ã™ã€‚  
ğŸ’¬ Execution results and prompt history can be saved under [`execution_logs/`](execution_logs/).

---

## ğŸ”§ æ´»ç”¨ä¾‹ / Example Use Cases

### âœ… FSMåˆ¶å¾¡ã®å¯è¦–åŒ– / FSM Visualization Example

```yaml
# fsm_example_counter.yaml
states:
  - idle
  - count
transitions:
  - from: idle
    to: count
    trigger: start
```

â†’ `fsm_to_mermaid.py` ã«ã‚ˆã‚ŠçŠ¶æ…‹é·ç§»å›³ã‚’è‡ªå‹•ç”Ÿæˆ  
â†’ Visualize FSM transitions using `fsm_to_mermaid.py`

---

### âœ… PIDå¼ã®Câ†’HDLå¤‰æ›æ¼”ç¿’ / PID: C to HDL via ChatGPT

```c
// å…¥åŠ›å¼ï¼ˆCè¨€èªï¼‰
error = ref - meas;
output = Kp * error + Ki * integral;
```

â†’ `conversion_prompt.md` ã«ã‚ˆã‚‹Verilogå¤‰æ› â†’ `testbench/` ã«ã¦ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³  
â†’ Use `conversion_prompt.md` to generate Verilog, simulate with `testbench/`

---

## ğŸ“ é€£æºæ•™æ / Linked Materials

| æ•™æ / Material | å†…å®¹ / Details |
|----------------|----------------|
| [EduController](../) | æœ¬ä½“æ•™æã€‚Part05/09ã¨é€£æº / Main curriculum (Part05/09) |
| [SamizoGPT](https://github.com/Samizo-AITL/SamizoGPT) | ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆæ”¯æ´ / Prompt template generator |
| [`execution_logs/`](execution_logs/) | å®Ÿè¡Œè¨˜éŒ²ã‚„è¨­è¨ˆãƒ­ã‚°ã®ä¿å­˜å…ˆ / Logs of prompt execution and design outputs |

---

## ğŸ› ï¸ ä»Šå¾Œã®æ‹¡å¼µäºˆå®š / Future Extensions

- Simulinkâ†’Câ†’HDLå¤‰æ›å¯¾å¿œï¼ˆ[`matlab_tools/`](../matlab_tools/) ã¨ã®é€£æºï¼‰  
  Simulink to C to Verilog support (via [`matlab_tools/`](../matlab_tools/))

- VHDLãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆå¯¾å¿œ  
  VHDL template generation

- Vivadoç­‰FPGAãƒ„ãƒ¼ãƒ«ã¨ã®é€£æºãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ  
  Integration with FPGA tools like Vivado (documentation support)

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / Author & License**

| **é …ç›® / Item** | **å†…å®¹ / Details** |
|-----------------|--------------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

**ğŸ  [ãƒˆãƒƒãƒ—ãƒšãƒ¼ã‚¸ / Back to Home](../README.md)**

