/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  reg [14:0] celloutsig_0_39z;
  reg [11:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [42:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  reg [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[16] | celloutsig_0_0z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_0z[2] | celloutsig_0_3z[5]);
  assign celloutsig_0_18z = ~(celloutsig_0_14z[11] | celloutsig_0_5z);
  assign celloutsig_0_33z = celloutsig_0_22z[2] ^ celloutsig_0_12z;
  assign celloutsig_1_19z = celloutsig_1_14z[3:0] & celloutsig_1_7z[4:1];
  assign celloutsig_0_5z = celloutsig_0_3z[4:1] === { celloutsig_0_3z[6], celloutsig_0_0z };
  assign celloutsig_1_9z = in_data[185:183] === in_data[145:143];
  assign celloutsig_0_8z = celloutsig_0_2z[3:0] === { celloutsig_0_6z[1:0], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_7z[4:2], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z } > { celloutsig_1_5z[1:0], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_10z = { in_data[65:57], celloutsig_0_8z } > in_data[83:74];
  assign celloutsig_1_8z = ! { in_data[181:171], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_11z = ! { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[171] & ~(in_data[119]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_1z = in_data[130:121] % { 1'h1, in_data[178:171], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[45:31], celloutsig_0_1z } % { 1'h1, in_data[47:44], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[14:12] % { 1'h1, celloutsig_0_2z[14:13] };
  assign celloutsig_1_18z = { celloutsig_1_4z[8:3], celloutsig_1_8z } % { 1'h1, celloutsig_1_17z[12:8], celloutsig_1_0z };
  assign celloutsig_1_14z = in_data[158] ? { celloutsig_1_1z[8:7], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_10z } : celloutsig_1_6z;
  assign celloutsig_0_16z = in_data[44] ? celloutsig_0_2z[13:4] : { celloutsig_0_14z[7:0], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_12z = { celloutsig_1_11z[0], celloutsig_1_7z } != { celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_5z } != in_data[148:145];
  assign celloutsig_0_9z = celloutsig_0_7z[2] != celloutsig_0_4z;
  assign celloutsig_0_13z = { celloutsig_0_2z[0], celloutsig_0_10z, celloutsig_0_5z } != { in_data[57:56], celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_16z[4:1], celloutsig_0_33z } !== celloutsig_0_27z[7:3];
  assign celloutsig_0_12z = { celloutsig_0_0z[1:0], celloutsig_0_0z } !== in_data[79:75];
  assign celloutsig_0_0z = ~ in_data[56:54];
  assign celloutsig_0_27z = ~ { celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_1z = | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_44z = celloutsig_0_39z[13:2] >> celloutsig_0_14z;
  assign celloutsig_1_17z = in_data[129:116] >> { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z[3], celloutsig_1_11z[3], celloutsig_1_11z[1:0], celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_3z[11:1], celloutsig_0_5z } >> { celloutsig_0_2z[13:4], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_5z = celloutsig_1_1z[7:5] - { celloutsig_1_1z[2:1], celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_4z[6:2] - { celloutsig_1_1z[6:3], celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_6z - celloutsig_0_0z;
  assign celloutsig_0_19z = { celloutsig_0_16z[8:5], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_1z } - { in_data[69:52], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_9z } - { celloutsig_0_19z[12], celloutsig_0_8z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_0_39z = 15'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_39z = celloutsig_0_2z[15:1];
  always_latch
    if (!clkin_data[128]) celloutsig_1_4z = 43'h00000000000;
    else if (clkin_data[32]) celloutsig_1_4z = in_data[143:101];
  always_latch
    if (!clkin_data[128]) celloutsig_1_7z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_7z = in_data[188:184];
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = in_data[58:47];
  assign { celloutsig_1_11z[0], celloutsig_1_11z[1], celloutsig_1_11z[3] } = ~ { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z[2] = celloutsig_1_11z[3];
  assign { out_data[134:128], out_data[99:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
