{
  "design": {
    "design_info": {
      "boundary_crc": "0x26A297CC32EC7B42",
      "device": "xcu55c-fsvh2892-2L-e",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "multiplier_syntop_wr_0": ""
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "top_clk_wiz_0_0",
        "xci_path": "ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "148.43"
          },
          "CLKOUT1_JITTER": {
            "value": "98.427"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.466"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "11.875"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.750"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      },
      "multiplier_syntop_wr_0": {
        "vlnv": "xilinx.com:module_ref:multiplier_syntop_wrapper:1.0",
        "xci_name": "top_multiplier_syntop_wr_0_0",
        "xci_path": "ip/top_multiplier_syntop_wr_0_0/top_multiplier_syntop_wr_0_0.xci",
        "inst_hier_path": "multiplier_syntop_wr_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "multiplier_syntop_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "locked": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "multiplier_syntop_wr_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "multiplier_syntop_wr_0/locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      }
    }
  }
}