#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Aug  2 01:54:10 2024
# Process ID: 47770
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1
# Command line: vivado -log bd_0_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.vdi
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 732.245 MHz, CPU Physical cores: 4, Host memory: 16483 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1339.371 ; gain = 0.000 ; free physical = 737 ; free virtual = 7560
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1684.902 ; gain = 0.000 ; free physical = 360 ; free virtual = 7187
INFO: [Netlist 29-17] Analyzing 2844 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1778.465 ; gain = 4.000 ; free physical = 247 ; free virtual = 7091
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2399.066 ; gain = 0.000 ; free physical = 295 ; free virtual = 6623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2399.102 ; gain = 1059.730 ; free physical = 294 ; free virtual = 6622
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2496.754 ; gain = 88.781 ; free physical = 224 ; free virtual = 6569

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 117a8aa9e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2496.754 ; gain = 0.000 ; free physical = 223 ; free virtual = 6568

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 117a8aa9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 256 ; free virtual = 6376

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 117a8aa9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 256 ; free virtual = 6376
Phase 1 Initialization | Checksum: 117a8aa9e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 256 ; free virtual = 6376

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 117a8aa9e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 257 ; free virtual = 6377

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 117a8aa9e

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 253 ; free virtual = 6373
Phase 2 Timer Update And Timing Data Collection | Checksum: 117a8aa9e

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 253 ; free virtual = 6373

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 3674408c

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 251 ; free virtual = 6372
Retarget | Checksum: 3674408c
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 4d930181

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 251 ; free virtual = 6372
Constant propagation | Checksum: 4d930181
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 54a53ceb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 229 ; free virtual = 6366
Sweep | Checksum: 54a53ceb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 54a53ceb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 229 ; free virtual = 6366
BUFG optimization | Checksum: 54a53ceb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 54a53ceb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 232 ; free virtual = 6368
Shift Register Optimization | Checksum: 54a53ceb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 54a53ceb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 232 ; free virtual = 6368
Post Processing Netlist | Checksum: 54a53ceb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 155570ff7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 222 ; free virtual = 6366

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 222 ; free virtual = 6366
Phase 9.2 Verifying Netlist Connectivity | Checksum: 155570ff7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 222 ; free virtual = 6366
Phase 9 Finalization | Checksum: 155570ff7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 222 ; free virtual = 6366
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 155570ff7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 222 ; free virtual = 6366
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.637 ; gain = 0.000 ; free physical = 222 ; free virtual = 6366

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 38
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: e770162f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 246 ; free virtual = 6296
Ending Power Optimization Task | Checksum: e770162f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.441 ; gain = 262.805 ; free physical = 246 ; free virtual = 6296

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e770162f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 246 ; free virtual = 6296

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 246 ; free virtual = 6296
Ending Netlist Obfuscation Task | Checksum: f3d7abd7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 246 ; free virtual = 6296
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 234 ; free virtual = 6267
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 214 ; free virtual = 6265
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0fd43d13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 214 ; free virtual = 6264
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 214 ; free virtual = 6264

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3dfd9efe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 209 ; free virtual = 6260

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 47ea5a60

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 180 ; free virtual = 6245

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 47ea5a60

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 180 ; free virtual = 6245
Phase 1 Placer Initialization | Checksum: 47ea5a60

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 180 ; free virtual = 6245

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 42fc6819

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 6233

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f2c9dd4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 6225

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f2c9dd4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 168 ; free virtual = 6225

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13207744d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 259 ; free virtual = 6233

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 267 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 16, two critical 251, total 267, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 277 nets or LUTs. Breaked 267 LUTs, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/mul_8ns_10ns_17_3_1_U3051/buff0_reg. 7 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 4 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 254 ; free virtual = 6228
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 3 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 254 ; free virtual = 6228
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 266 ; free virtual = 6223

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          267  |             10  |                   277  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           10  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            3  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          280  |             10  |                   284  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ba05d6b7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 253 ; free virtual = 6223
Phase 2.4 Global Placement Core | Checksum: 146c16d10

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 251 ; free virtual = 6222
Phase 2 Global Placement | Checksum: 146c16d10

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 251 ; free virtual = 6222

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11dcee2a0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 258 ; free virtual = 6223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 206e7e53b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 272 ; free virtual = 6227

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 213f4255c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 291 ; free virtual = 6246

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c85718ee

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 291 ; free virtual = 6246

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c013f0bf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 261 ; free virtual = 6227

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 282799326

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 263 ; free virtual = 6227

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 28d78bc2e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 273 ; free virtual = 6228

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f7a4c63a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 291 ; free virtual = 6246

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cf17eb1d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 247 ; free virtual = 6211
Phase 3 Detail Placement | Checksum: 1cf17eb1d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 255 ; free virtual = 6219

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ef1c42b4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.600 | TNS=-1681.756 |
Phase 1 Physical Synthesis Initialization | Checksum: 11832b450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 240 ; free virtual = 6215
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11832b450

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 252 ; free virtual = 6223
Phase 4.1.1.1 BUFG Insertion | Checksum: ef1c42b4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 252 ; free virtual = 6223

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.823. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 57516d9a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 278 ; free virtual = 6231

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 278 ; free virtual = 6231
Phase 4.1 Post Commit Optimization | Checksum: 57516d9a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 278 ; free virtual = 6231

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 57516d9a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 278 ; free virtual = 6231

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 57516d9a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 278 ; free virtual = 6231
Phase 4.3 Placer Reporting | Checksum: 57516d9a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 278 ; free virtual = 6231

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 277 ; free virtual = 6231

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 277 ; free virtual = 6231
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c8faead7

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 277 ; free virtual = 6231
Ending Placer Task | Checksum: b14bc0ef

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 277 ; free virtual = 6231
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:00:54 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 277 ; free virtual = 6231
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 280 ; free virtual = 6233
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 288 ; free virtual = 6242
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 297 ; free virtual = 6253
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 274 ; free virtual = 6253
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 274 ; free virtual = 6253
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 274 ; free virtual = 6253
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 272 ; free virtual = 6253
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 271 ; free virtual = 6253
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 271 ; free virtual = 6253
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 265 ; free virtual = 6234
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.42s |  WALL: 1.47s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 265 ; free virtual = 6234

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.823 | TNS=-1005.855 |
Phase 1 Physical Synthesis Initialization | Checksum: dd3ac6dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 270 ; free virtual = 6224
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.823 | TNS=-1005.855 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: dd3ac6dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 270 ; free virtual = 6224

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.823 | TNS=-1005.855 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/grp_rendering_Pipeline_ZCULLING_fu_7690_z_buffer_d0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.818 | TNS=-1008.557 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_n_2. Replicated 6 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.815 | TNS=-1012.033 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_x_396_fu_1702[2].  Re-placed instance bd_0_i/hls_inst/inst/fragment_x_396_fu_1702_reg[2]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_x_396_fu_1702[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.814 | TNS=-1011.257 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__11_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__11_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.813 | TNS=-1012.947 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/grp_rendering_Pipeline_ZCULLING_fu_7690_z_buffer_d0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__7_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__7_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.813 | TNS=-1015.136 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__27_n_2. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__27_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.811 | TNS=-1016.653 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_n_2. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.809 | TNS=-1018.136 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_n_2. Replicated 4 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-1020.910 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__19_n_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__19_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.806 | TNS=-1021.968 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_y_499_fu_4114[0].  Re-placed instance bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_y_499_fu_4114[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.804 | TNS=-1021.948 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/grp_rendering_Pipeline_ZCULLING_fu_7690_z_buffer_d0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258[5]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258_reg[5]_i_10_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258_reg[5]_i_31_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258[5]_i_80_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-1021.939 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__5_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__5
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__5_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-1021.984 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ADDRARDADDR[15].  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ram_reg_0_0_i_3
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ADDRARDADDR[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-1020.408 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__14_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__14
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__14_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.798 | TNS=-1020.414 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__30_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__30
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__30_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.797 | TNS=-1020.964 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__8_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__8
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__8_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.797 | TNS=-1021.389 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[0]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[0]_i_19_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[0]_i_49_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.797 | TNS=-1021.334 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__7_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__7
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__7_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.796 | TNS=-1021.224 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_5_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.795 | TNS=-1021.219 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258[5]_i_5_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258[5]_i_5
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258[5]_i_5_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.792 | TNS=-1021.216 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.792 | TNS=-1021.216 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 228 ; free virtual = 6204
Phase 3 Critical Path Optimization | Checksum: 194ea642e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 228 ; free virtual = 6204

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.792 | TNS=-1021.216 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/grp_rendering_Pipeline_ZCULLING_fu_7690_z_buffer_d0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.791 | TNS=-1023.470 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.791 | TNS=-1021.986 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_n_2. Replicated 4 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.791 | TNS=-1024.472 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_9_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[5]_i_28_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_76_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.790 | TNS=-1024.469 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_n_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-1027.052 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_y_499_fu_4114[4].  Re-placed instance bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_y_499_fu_4114[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-1027.049 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[0].  Re-placed instance bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-1027.046 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[1].  Re-placed instance bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-1027.043 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[3].  Re-placed instance bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[3]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-1027.040 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[4].  Re-placed instance bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-1027.037 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/fragment_z_499_fu_6114[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_reg_13622_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_reg_13622_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_reg_13622_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.788 | TNS=-1025.722 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__16_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__16
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__16_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.788 | TNS=-1026.146 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__18_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__18
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__18_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.788 | TNS=-1026.716 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[3]_fret_rep__0_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[3]_fret_rep__0
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[3]_fret_rep__0_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-1026.834 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__19_n_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[7]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[7]_i_6_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[7]_i_20_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[7]_i_54_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[7]_i_126_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[7]_i_182_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-1026.830 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_9_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[5]_i_29_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_78_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-1026.829 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[5]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[5]_i_7_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_22_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[5]_i_59_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264_reg[5]_i_135_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1533/tmp_1_reg_21264[5]_i_199_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.780 | TNS=-1026.827 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/grp_rendering_Pipeline_ZCULLING_fu_7690_z_buffer_d0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__4_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258_reg[4]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258_reg[4]_i_6_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/sparsemux_1001_9_8_1_1_U1532/tmp_reg_21258[4]_i_20_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-1026.776 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/fragment_x_277_fu_1226[5].  Re-placed instance bd_0_i/hls_inst/inst/fragment_x_277_fu_1226_reg[5]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/fragment_x_277_fu_1226[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-1026.275 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_pp0_stage0.  Re-placed instance bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_pp0_stage0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-1022.798 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-1022.798 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 269 ; free virtual = 6244
Phase 4 Critical Path Optimization | Checksum: d0320787

Time (s): cpu = 00:01:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 269 ; free virtual = 6244
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 269 ; free virtual = 6244
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.779 | TNS=-1022.798 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.044  |        -16.943  |           34  |              0  |                    40  |           0  |           2  |  00:00:13  |
|  Total          |          0.044  |        -16.943  |           34  |              0  |                    40  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 266 ; free virtual = 6246
Ending Physical Synthesis Task | Checksum: 17550f4c5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 266 ; free virtual = 6246
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3011.441 ; gain = 0.000 ; free physical = 266 ; free virtual = 6246
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3026.473 ; gain = 0.000 ; free physical = 263 ; free virtual = 6245
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3026.473 ; gain = 0.000 ; free physical = 236 ; free virtual = 6241
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.473 ; gain = 0.000 ; free physical = 236 ; free virtual = 6241
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3026.473 ; gain = 0.000 ; free physical = 236 ; free virtual = 6241
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3026.473 ; gain = 0.000 ; free physical = 233 ; free virtual = 6242
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.473 ; gain = 0.000 ; free physical = 233 ; free virtual = 6242
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3026.473 ; gain = 0.000 ; free physical = 233 ; free virtual = 6242
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48d83b3d ConstDB: 0 ShapeSum: f79d5a20 RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "num_3d_tri[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_3d_tri[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_3d_tri[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triangle_3ds[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triangle_3ds[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 33da6556 | NumContArr: 4f447f0c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20870d99c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3095.957 ; gain = 37.469 ; free physical = 243 ; free virtual = 6038

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20870d99c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3095.957 ; gain = 37.469 ; free physical = 238 ; free virtual = 6036

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20870d99c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3095.957 ; gain = 37.469 ; free physical = 243 ; free virtual = 6042
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21e22e16b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3122.973 ; gain = 64.484 ; free physical = 223 ; free virtual = 5997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.742 | TNS=-330.534| WHS=0.103  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19174
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19174
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21bd9e12d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3130.824 ; gain = 72.336 ; free physical = 182 ; free virtual = 5957

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21bd9e12d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3130.824 ; gain = 72.336 ; free physical = 182 ; free virtual = 5957

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 23426dce9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 237 ; free virtual = 5682
Phase 3 Initial Routing | Checksum: 23426dce9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 237 ; free virtual = 5682

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4921
 Number of Nodes with overlaps = 2424
 Number of Nodes with overlaps = 1276
 Number of Nodes with overlaps = 660
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.552 | TNS=-4161.652| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c2cf5568

Time (s): cpu = 00:02:16 ; elapsed = 00:01:22 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 337 ; free virtual = 5780

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-4677.290| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21542851c

Time (s): cpu = 00:02:35 ; elapsed = 00:01:34 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 311 ; free virtual = 5748
Phase 4 Rip-up And Reroute | Checksum: 21542851c

Time (s): cpu = 00:02:35 ; elapsed = 00:01:34 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 311 ; free virtual = 5748

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21542851c

Time (s): cpu = 00:02:36 ; elapsed = 00:01:34 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 310 ; free virtual = 5747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-4677.290| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 264999599

Time (s): cpu = 00:02:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 310 ; free virtual = 5747

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 264999599

Time (s): cpu = 00:02:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 310 ; free virtual = 5747
Phase 5 Delay and Skew Optimization | Checksum: 264999599

Time (s): cpu = 00:02:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 310 ; free virtual = 5747

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 246d1957b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:35 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 332 ; free virtual = 5752
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.405 | TNS=-4741.024| WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 246d1957b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:35 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 332 ; free virtual = 5752
Phase 6 Post Hold Fix | Checksum: 246d1957b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:35 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 332 ; free virtual = 5752

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.20317 %
  Global Horizontal Routing Utilization  = 10.0481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y23 -> INT_L_X38Y23
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y25 -> INT_R_X39Y25
   INT_L_X44Y25 -> INT_L_X44Y25
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X49Y33 -> INT_R_X49Y33
   INT_L_X38Y28 -> INT_L_X38Y28
   INT_R_X39Y27 -> INT_R_X39Y27
   INT_R_X39Y26 -> INT_R_X39Y26
   INT_R_X39Y25 -> INT_R_X39Y25
West Dir 2x2 Area, Max Cong = 93.0147%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y26 -> INT_R_X39Y27

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.625
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.6875

Phase 7 Route finalize | Checksum: 246d1957b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:35 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 332 ; free virtual = 5752

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 246d1957b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:35 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 332 ; free virtual = 5752

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2556b7a32

Time (s): cpu = 00:02:41 ; elapsed = 00:01:36 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 332 ; free virtual = 5749

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.405 | TNS=-4741.024| WHS=0.097  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2556b7a32

Time (s): cpu = 00:02:42 ; elapsed = 00:01:36 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 322 ; free virtual = 5742
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 2833fc30d

Time (s): cpu = 00:02:43 ; elapsed = 00:01:36 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 315 ; free virtual = 5745
Ending Routing Task | Checksum: 2833fc30d

Time (s): cpu = 00:02:43 ; elapsed = 00:01:36 . Memory (MB): peak = 3219.824 ; gain = 161.336 ; free physical = 315 ; free virtual = 5746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
291 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3219.824 ; gain = 169.340 ; free physical = 315 ; free virtual = 5746
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
301 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3307.867 ; gain = 0.000 ; free physical = 197 ; free virtual = 5804
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3307.867 ; gain = 0.000 ; free physical = 341 ; free virtual = 5974
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.867 ; gain = 0.000 ; free physical = 341 ; free virtual = 5974
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3307.867 ; gain = 0.000 ; free physical = 337 ; free virtual = 5974
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3307.867 ; gain = 0.000 ; free physical = 335 ; free virtual = 5974
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.867 ; gain = 0.000 ; free physical = 334 ; free virtual = 5974
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3307.867 ; gain = 0.000 ; free physical = 334 ; free virtual = 5974
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 01:57:32 2024...
