{
  "module_name": "imx27-clock.h",
  "hash_id": "7583ebb0dc2efdf0c9464e0a803777d72dbf5f4a836a2336e39dbe6701826575",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx27-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX27_H\n#define __DT_BINDINGS_CLOCK_IMX27_H\n\n#define IMX27_CLK_DUMMY\t\t\t0\n#define IMX27_CLK_CKIH\t\t\t1\n#define IMX27_CLK_CKIL\t\t\t2\n#define IMX27_CLK_MPLL\t\t\t3\n#define IMX27_CLK_SPLL\t\t\t4\n#define IMX27_CLK_MPLL_MAIN2\t\t5\n#define IMX27_CLK_AHB\t\t\t6\n#define IMX27_CLK_IPG\t\t\t7\n#define IMX27_CLK_NFC_DIV\t\t8\n#define IMX27_CLK_PER1_DIV\t\t9\n#define IMX27_CLK_PER2_DIV\t\t10\n#define IMX27_CLK_PER3_DIV\t\t11\n#define IMX27_CLK_PER4_DIV\t\t12\n#define IMX27_CLK_VPU_SEL\t\t13\n#define IMX27_CLK_VPU_DIV\t\t14\n#define IMX27_CLK_USB_DIV\t\t15\n#define IMX27_CLK_CPU_SEL\t\t16\n#define IMX27_CLK_CLKO_SEL\t\t17\n#define IMX27_CLK_CPU_DIV\t\t18\n#define IMX27_CLK_CLKO_DIV\t\t19\n#define IMX27_CLK_SSI1_SEL\t\t20\n#define IMX27_CLK_SSI2_SEL\t\t21\n#define IMX27_CLK_SSI1_DIV\t\t22\n#define IMX27_CLK_SSI2_DIV\t\t23\n#define IMX27_CLK_CLKO_EN\t\t24\n#define IMX27_CLK_SSI2_IPG_GATE\t\t25\n#define IMX27_CLK_SSI1_IPG_GATE\t\t26\n#define IMX27_CLK_SLCDC_IPG_GATE\t27\n#define IMX27_CLK_SDHC3_IPG_GATE\t28\n#define IMX27_CLK_SDHC2_IPG_GATE\t29\n#define IMX27_CLK_SDHC1_IPG_GATE\t30\n#define IMX27_CLK_SCC_IPG_GATE\t\t31\n#define IMX27_CLK_SAHARA_IPG_GATE\t32\n#define IMX27_CLK_RTC_IPG_GATE\t\t33\n#define IMX27_CLK_PWM_IPG_GATE\t\t34\n#define IMX27_CLK_OWIRE_IPG_GATE\t35\n#define IMX27_CLK_LCDC_IPG_GATE\t\t36\n#define IMX27_CLK_KPP_IPG_GATE\t\t37\n#define IMX27_CLK_IIM_IPG_GATE\t\t38\n#define IMX27_CLK_I2C2_IPG_GATE\t\t39\n#define IMX27_CLK_I2C1_IPG_GATE\t\t40\n#define IMX27_CLK_GPT6_IPG_GATE\t\t41\n#define IMX27_CLK_GPT5_IPG_GATE\t\t42\n#define IMX27_CLK_GPT4_IPG_GATE\t\t43\n#define IMX27_CLK_GPT3_IPG_GATE\t\t44\n#define IMX27_CLK_GPT2_IPG_GATE\t\t45\n#define IMX27_CLK_GPT1_IPG_GATE\t\t46\n#define IMX27_CLK_GPIO_IPG_GATE\t\t47\n#define IMX27_CLK_FEC_IPG_GATE\t\t48\n#define IMX27_CLK_EMMA_IPG_GATE\t\t49\n#define IMX27_CLK_DMA_IPG_GATE\t\t50\n#define IMX27_CLK_CSPI3_IPG_GATE\t51\n#define IMX27_CLK_CSPI2_IPG_GATE\t52\n#define IMX27_CLK_CSPI1_IPG_GATE\t53\n#define IMX27_CLK_NFC_BAUD_GATE\t\t54\n#define IMX27_CLK_SSI2_BAUD_GATE\t55\n#define IMX27_CLK_SSI1_BAUD_GATE\t56\n#define IMX27_CLK_VPU_BAUD_GATE\t\t57\n#define IMX27_CLK_PER4_GATE\t\t58\n#define IMX27_CLK_PER3_GATE\t\t59\n#define IMX27_CLK_PER2_GATE\t\t60\n#define IMX27_CLK_PER1_GATE\t\t61\n#define IMX27_CLK_USB_AHB_GATE\t\t62\n#define IMX27_CLK_SLCDC_AHB_GATE\t63\n#define IMX27_CLK_SAHARA_AHB_GATE\t64\n#define IMX27_CLK_LCDC_AHB_GATE\t\t65\n#define IMX27_CLK_VPU_AHB_GATE\t\t66\n#define IMX27_CLK_FEC_AHB_GATE\t\t67\n#define IMX27_CLK_EMMA_AHB_GATE\t\t68\n#define IMX27_CLK_EMI_AHB_GATE\t\t69\n#define IMX27_CLK_DMA_AHB_GATE\t\t70\n#define IMX27_CLK_CSI_AHB_GATE\t\t71\n#define IMX27_CLK_BROM_AHB_GATE\t\t72\n#define IMX27_CLK_ATA_AHB_GATE\t\t73\n#define IMX27_CLK_WDOG_IPG_GATE\t\t74\n#define IMX27_CLK_USB_IPG_GATE\t\t75\n#define IMX27_CLK_UART6_IPG_GATE\t76\n#define IMX27_CLK_UART5_IPG_GATE\t77\n#define IMX27_CLK_UART4_IPG_GATE\t78\n#define IMX27_CLK_UART3_IPG_GATE\t79\n#define IMX27_CLK_UART2_IPG_GATE\t80\n#define IMX27_CLK_UART1_IPG_GATE\t81\n#define IMX27_CLK_CKIH_DIV1P5\t\t82\n#define IMX27_CLK_FPM\t\t\t83\n#define IMX27_CLK_MPLL_OSC_SEL\t\t84\n#define IMX27_CLK_MPLL_SEL\t\t85\n#define IMX27_CLK_SPLL_GATE\t\t86\n#define IMX27_CLK_MSHC_DIV\t\t87\n#define IMX27_CLK_RTIC_IPG_GATE\t\t88\n#define IMX27_CLK_MSHC_IPG_GATE\t\t89\n#define IMX27_CLK_RTIC_AHB_GATE\t\t90\n#define IMX27_CLK_MSHC_BAUD_GATE\t91\n#define IMX27_CLK_CKIH_GATE\t\t92\n#define IMX27_CLK_MAX\t\t\t93\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}