
============ disassembled file-format ==================
// Move bytecode v7
module 42.if_else {


if_else(Arg0: bool, Arg1: u64): u64 /* def_idx: 0 */ {
L2:	loc0: u64
L3:	loc1: u64
L4:	loc2: u64
B0:
	0: MoveLoc[0](Arg0: bool)
	1: BrFalse(9)
B1:
	2: LdU64(1)
	3: StLoc[2](loc0: u64)
	4: MoveLoc[1](Arg1: u64)
	5: MoveLoc[2](loc0: u64)
	6: Add
	7: StLoc[3](loc1: u64)
	8: Branch(15)
B2:
	9: LdU64(1)
	10: StLoc[4](loc2: u64)
	11: MoveLoc[1](Arg1: u64)
	12: MoveLoc[4](loc2: u64)
	13: Sub
	14: StLoc[3](loc1: u64)
B3:
	15: MoveLoc[3](loc1: u64)
	16: Ret
}
if_else_nested(Arg0: bool, Arg1: u64): u64 /* def_idx: 1 */ {
L2:	loc0: u64
L3:	loc1: u64
L4:	loc2: u64
L5:	loc3: u64
L6:	loc4: u64
L7:	loc5: u64
L8:	loc6: u64
B0:
	0: MoveLoc[0](Arg0: bool)
	1: BrFalse(9)
B1:
	2: LdU64(1)
	3: StLoc[2](loc0: u64)
	4: CopyLoc[1](Arg1: u64)
	5: MoveLoc[2](loc0: u64)
	6: Add
	7: StLoc[3](loc1: u64)
	8: Branch(15)
B2:
	9: LdU64(1)
	10: StLoc[4](loc2: u64)
	11: CopyLoc[1](Arg1: u64)
	12: MoveLoc[4](loc2: u64)
	13: Sub
	14: StLoc[3](loc1: u64)
B3:
	15: LdU64(10)
	16: StLoc[5](loc3: u64)
	17: MoveLoc[3](loc1: u64)
	18: MoveLoc[5](loc3: u64)
	19: Gt
	20: BrFalse(28)
B4:
	21: LdU64(2)
	22: StLoc[6](loc4: u64)
	23: MoveLoc[1](Arg1: u64)
	24: MoveLoc[6](loc4: u64)
	25: Mul
	26: StLoc[7](loc5: u64)
	27: Branch(34)
B5:
	28: LdU64(2)
	29: StLoc[8](loc6: u64)
	30: MoveLoc[1](Arg1: u64)
	31: MoveLoc[8](loc6: u64)
	32: Div
	33: StLoc[7](loc5: u64)
B6:
	34: MoveLoc[7](loc5: u64)
	35: Ret
}
}
============ bytecode verification succeeded ========
