<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: Precomputed_UF1 Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_transf__round_1_1_precomputed___u_f1.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Aliases">Aliases</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">Precomputed_UF1 Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Precomputed, non-unrolled architecture of the transformation round block.  
 <a href="class_transf__round_1_1_precomputed___u_f1.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
<tr class="memitem:a438d5c7e1cb7cfaddb9183ef75e889ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a438d5c7e1cb7cfaddb9183ef75e889ba">shacomps</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a438d5c7e1cb7cfaddb9183ef75e889ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic SHA components library.  <a href="#a438d5c7e1cb7cfaddb9183ef75e889ba"></a><br /></td></tr>
<tr class="memitem:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic integrated circuits components library.  <a href="#a6b28ffcbce6e4193e650ee0571f6e51a"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetic library, included for the unsigned modulo addition.  <a href="#a2edc34402b573437d5f25fa90ba4013e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a4f09fc29569efee3c413c11a1c3b0e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4f09fc29569efee3c413c11a1c3b0e25">reg_input</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4f09fc29569efee3c413c11a1c3b0e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the multiplexer, and input of the compressor pipeline register.  <a href="#a4f09fc29569efee3c413c11a1c3b0e25"></a><br /></td></tr>
<tr class="memitem:a843ee8f2081b358ead4b93b2fb9f9fa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a843ee8f2081b358ead4b93b2fb9f9fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the compressor pipeline register.  <a href="#a843ee8f2081b358ead4b93b2fb9f9fa2"></a><br /></td></tr>
<tr class="memitem:afbafcbd97c8f7de307ffcd8bf28a3256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afbafcbd97c8f7de307ffcd8bf28a3256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal output signal, to be used as feedback input.  <a href="#afbafcbd97c8f7de307ffcd8bf28a3256"></a><br /></td></tr>
<tr class="memitem:a3885bdbfff66bc4ce9c1e812eb1d101b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a3885bdbfff66bc4ce9c1e812eb1d101b">d_t</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3885bdbfff66bc4ce9c1e812eb1d101b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) input to the compressor round.  <a href="#a3885bdbfff66bc4ce9c1e812eb1d101b"></a><br /></td></tr>
<tr class="memitem:a7c48e4537755ef200c0a6197f73ab37d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a7c48e4537755ef200c0a6197f73ab37d">h_t</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7c48e4537755ef200c0a6197f73ab37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) input to the compressor round.  <a href="#a7c48e4537755ef200c0a6197f73ab37d"></a><br /></td></tr>
<tr class="memitem:a60b4c171ea4255acccddf431f2cd2609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a60b4c171ea4255acccddf431f2cd2609">Maj_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a60b4c171ea4255acccddf431f2cd2609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(Maj\) function block.  <a href="#a60b4c171ea4255acccddf431f2cd2609"></a><br /></td></tr>
<tr class="memitem:acc52700990484c21f60d047a4d72d7de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#acc52700990484c21f60d047a4d72d7de">Ch_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acc52700990484c21f60d047a4d72d7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(Ch\) function block.  <a href="#acc52700990484c21f60d047a4d72d7de"></a><br /></td></tr>
<tr class="memitem:a8bc2b6058e5c0b4e7a305e8a31dc7288"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a8bc2b6058e5c0b4e7a305e8a31dc7288">Sigma_0_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8bc2b6058e5c0b4e7a305e8a31dc7288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_0\) function block.  <a href="#a8bc2b6058e5c0b4e7a305e8a31dc7288"></a><br /></td></tr>
<tr class="memitem:a3a3fdb20eecb5abc513ad52d1791ed17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a3a3fdb20eecb5abc513ad52d1791ed17">Sigma_1_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3a3fdb20eecb5abc513ad52d1791ed17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_1\) function block.  <a href="#a3a3fdb20eecb5abc513ad52d1791ed17"></a><br /></td></tr>
<tr class="memitem:a8c34559194ae55766473251ef57a1b03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a8c34559194ae55766473251ef57a1b03">delta_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8c34559194ae55766473251ef57a1b03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\delta\) function.  <a href="#a8c34559194ae55766473251ef57a1b03"></a><br /></td></tr>
<tr class="memitem:a4aa4cadb718a7a8fc02a05511014f89b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4aa4cadb718a7a8fc02a05511014f89b">delta_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4aa4cadb718a7a8fc02a05511014f89b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the \(\delta\) function.  <a href="#a4aa4cadb718a7a8fc02a05511014f89b"></a><br /></td></tr>
<tr class="memitem:ab04606de47749afe0faba9615f7c5489"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ab04606de47749afe0faba9615f7c5489">delta_first_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab04606de47749afe0faba9615f7c5489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the \(\delta&#39;\) function.  <a href="#ab04606de47749afe0faba9615f7c5489"></a><br /></td></tr>
<tr class="memitem:a16a1d03eb67c2f23686bcb776e30d716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a16a1d03eb67c2f23686bcb776e30d716">delta_first_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a16a1d03eb67c2f23686bcb776e30d716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the \(\delta&#39;\) function.  <a href="#a16a1d03eb67c2f23686bcb776e30d716"></a><br /></td></tr>
<tr class="memitem:a670e3aecfcfab15caa54facc5c901058"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a670e3aecfcfab15caa54facc5c901058">intermediate_sum2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a670e3aecfcfab15caa54facc5c901058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the addition of \(Ch\) and \(\Sigma_1\).  <a href="#a670e3aecfcfab15caa54facc5c901058"></a><br /></td></tr>
<tr class="memitem:a0ba9c88e25e76a04aa4a50a73dbecdcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a0ba9c88e25e76a04aa4a50a73dbecdcd">intermediate_sum3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0ba9c88e25e76a04aa4a50a73dbecdcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the Carry-Save Adder on the path for computing \(A\).  <a href="#a0ba9c88e25e76a04aa4a50a73dbecdcd"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ad63b7ec8c8b3f0fedee47b33a2a8c539"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ad63b7ec8c8b3f0fedee47b33a2a8c539">pipeline_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg</b>  <em><a class="el" href="classreg.html">&lt;Entity reg&gt;</a></em></td></tr>
<tr class="memdesc:ad63b7ec8c8b3f0fedee47b33a2a8c539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pipeline register of the compressor pipeline.  <a href="#ad63b7ec8c8b3f0fedee47b33a2a8c539"></a><br /></td></tr>
<tr class="memitem:a66db7c5e4e9699c54207ab857ae72cb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a66db7c5e4e9699c54207ab857ae72cb7">delta</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:a66db7c5e4e9699c54207ab857ae72cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adder for computing the \(\delta\) function.  <a href="#a66db7c5e4e9699c54207ab857ae72cb7"></a><br /></td></tr>
<tr class="memitem:adab808a66608743dad80abb8f89ca444"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#adab808a66608743dad80abb8f89ca444">delta_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg</b>  <em><a class="el" href="classreg.html">&lt;Entity reg&gt;</a></em></td></tr>
<tr class="memdesc:adab808a66608743dad80abb8f89ca444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputation register for the \(\delta\) value.  <a href="#adab808a66608743dad80abb8f89ca444"></a><br /></td></tr>
<tr class="memitem:a60322b81bd843909b0d45f8c6e414f32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a60322b81bd843909b0d45f8c6e414f32">delta_first_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg</b>  <em><a class="el" href="classreg.html">&lt;Entity reg&gt;</a></em></td></tr>
<tr class="memdesc:a60322b81bd843909b0d45f8c6e414f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputation register for the \(\delta&#39;\) value.  <a href="#a60322b81bd843909b0d45f8c6e414f32"></a><br /></td></tr>
<tr class="memitem:a81f455e992bb37f5fdbdd17b5b498a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a81f455e992bb37f5fdbdd17b5b498a37">maj</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Majority</b>  <em><a class="el" href="class_majority.html">&lt;Entity Majority&gt;</a></em></td></tr>
<tr class="memdesc:a81f455e992bb37f5fdbdd17b5b498a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(Maj\) function block  <a href="#a81f455e992bb37f5fdbdd17b5b498a37"></a><br /></td></tr>
<tr class="memitem:aa09d454956f5debb80064eef8a3f8bca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#aa09d454956f5debb80064eef8a3f8bca">sigma0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_0</b>  <em><a class="el" href="class_sigma__0.html">&lt;Entity Sigma_0&gt;</a></em></td></tr>
<tr class="memdesc:aa09d454956f5debb80064eef8a3f8bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_0\) function block  <a href="#aa09d454956f5debb80064eef8a3f8bca"></a><br /></td></tr>
<tr class="memitem:a406be6ce6b0a2c4a450108496228bd6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a406be6ce6b0a2c4a450108496228bd6d">ch</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Choose</b>  <em><a class="el" href="class_choose.html">&lt;Entity Choose&gt;</a></em></td></tr>
<tr class="memdesc:a406be6ce6b0a2c4a450108496228bd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(Ch\) function block  <a href="#a406be6ce6b0a2c4a450108496228bd6d"></a><br /></td></tr>
<tr class="memitem:aee4e781c2f64daa07253abdbb9b604d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#aee4e781c2f64daa07253abdbb9b604d0">sigma1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_1</b>  <em><a class="el" href="class_sigma__1.html">&lt;Entity Sigma_1&gt;</a></em></td></tr>
<tr class="memdesc:aee4e781c2f64daa07253abdbb9b604d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_1\) function block  <a href="#aee4e781c2f64daa07253abdbb9b604d0"></a><br /></td></tr>
<tr class="memitem:a1023dbc94d314869b7e7f77bf5594e7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a1023dbc94d314869b7e7f77bf5594e7e">intermediate_csa</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:a1023dbc94d314869b7e7f77bf5594e7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Carry-Save Adder on the path for computing \(A\).  <a href="#a1023dbc94d314869b7e7f77bf5594e7e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Aliases"></a>
Aliases</h2></td></tr>
 <tr class="memitem:ac88da04a71613b458b748aec66c46621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ac88da04a71613b458b748aec66c46621">d_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a2ce9fdccebf684ebcf10a994e37015d6">input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac88da04a71613b458b748aec66c46621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input value of the accumulator \(D\).  <a href="#ac88da04a71613b458b748aec66c46621"></a><br /></td></tr>
<tr class="memitem:a433b1be5ee5d36afd28647877af7e5f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a433b1be5ee5d36afd28647877af7e5f3">h_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a2ce9fdccebf684ebcf10a994e37015d6">input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a433b1be5ee5d36afd28647877af7e5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input value of the accumulator \(H\).  <a href="#a433b1be5ee5d36afd28647877af7e5f3"></a><br /></td></tr>
<tr class="memitem:a4aa65fe0c19c496e6c5f8f02d81193b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4aa65fe0c19c496e6c5f8f02d81193b9">valid_reg</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4aa65fe0c19c496e6c5f8f02d81193b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag of validity for the register.  <a href="#a4aa65fe0c19c496e6c5f8f02d81193b9"></a><br /></td></tr>
<tr class="memitem:a83c46ad76aa7edf50d269773f5617f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a83c46ad76aa7edf50d269773f5617f9e">a_t</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a83c46ad76aa7edf50d269773f5617f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) input to the compressor round.  <a href="#a83c46ad76aa7edf50d269773f5617f9e"></a><br /></td></tr>
<tr class="memitem:a5d33f338b289c759eaab8fecd79703d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a5d33f338b289c759eaab8fecd79703d6">b_t</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5d33f338b289c759eaab8fecd79703d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) input to the compressor round.  <a href="#a5d33f338b289c759eaab8fecd79703d6"></a><br /></td></tr>
<tr class="memitem:a76da4926f12dec8e60ca7de57f750599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a76da4926f12dec8e60ca7de57f750599">c_t</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a76da4926f12dec8e60ca7de57f750599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) input to the compressor round.  <a href="#a76da4926f12dec8e60ca7de57f750599"></a><br /></td></tr>
<tr class="memitem:a839eed14417d11fe2df034db1cf3f685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a839eed14417d11fe2df034db1cf3f685">e_t</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a839eed14417d11fe2df034db1cf3f685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) input to the compressor round.  <a href="#a839eed14417d11fe2df034db1cf3f685"></a><br /></td></tr>
<tr class="memitem:a88b0bc1b48e9f20bc8c94854df94ad4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a88b0bc1b48e9f20bc8c94854df94ad4d">f_t</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a88b0bc1b48e9f20bc8c94854df94ad4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) input to the compressor round.  <a href="#a88b0bc1b48e9f20bc8c94854df94ad4d"></a><br /></td></tr>
<tr class="memitem:a848632a605499c7a789530bdee565fc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a848632a605499c7a789530bdee565fc1">g_t</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a848632a605499c7a789530bdee565fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) input to the compressor round.  <a href="#a848632a605499c7a789530bdee565fc1"></a><br /></td></tr>
<tr class="memitem:a2c0b0b584baff502ac386ebf8f39f5d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a2c0b0b584baff502ac386ebf8f39f5d5">a_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c0b0b584baff502ac386ebf8f39f5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) output from the compressor round.  <a href="#a2c0b0b584baff502ac386ebf8f39f5d5"></a><br /></td></tr>
<tr class="memitem:ab6afaa4f0fbabe1de8faeff94ca1600f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ab6afaa4f0fbabe1de8faeff94ca1600f">b_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab6afaa4f0fbabe1de8faeff94ca1600f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) output from the compressor round.  <a href="#ab6afaa4f0fbabe1de8faeff94ca1600f"></a><br /></td></tr>
<tr class="memitem:af2c3da63abe3bb473a9bdfec7b64b0c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#af2c3da63abe3bb473a9bdfec7b64b0c8">c_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af2c3da63abe3bb473a9bdfec7b64b0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) output from the compressor round.  <a href="#af2c3da63abe3bb473a9bdfec7b64b0c8"></a><br /></td></tr>
<tr class="memitem:a935baa4d1bbaf42441b7186afbb184b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a935baa4d1bbaf42441b7186afbb184b4">d_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a935baa4d1bbaf42441b7186afbb184b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) output from the compressor round.  <a href="#a935baa4d1bbaf42441b7186afbb184b4"></a><br /></td></tr>
<tr class="memitem:abcebf29219bb9dfef2d5623dff998090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#abcebf29219bb9dfef2d5623dff998090">e_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abcebf29219bb9dfef2d5623dff998090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) output from the compressor round.  <a href="#abcebf29219bb9dfef2d5623dff998090"></a><br /></td></tr>
<tr class="memitem:a591be37e3146c55c20ce7b97aae4d68f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a591be37e3146c55c20ce7b97aae4d68f">f_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a591be37e3146c55c20ce7b97aae4d68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) output from the compressor round.  <a href="#a591be37e3146c55c20ce7b97aae4d68f"></a><br /></td></tr>
<tr class="memitem:a4f9162da6d090a3091424b270ca681fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4f9162da6d090a3091424b270ca681fb">g_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4f9162da6d090a3091424b270ca681fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) output from the compressor round.  <a href="#a4f9162da6d090a3091424b270ca681fb"></a><br /></td></tr>
<tr class="memitem:aa210752f1bf786df89efdb3cf1dd220b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#aa210752f1bf786df89efdb3cf1dd220b">h_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa210752f1bf786df89efdb3cf1dd220b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) output from the compressor round.  <a href="#aa210752f1bf786df89efdb3cf1dd220b"></a><br /></td></tr>
<tr class="memitem:a334c8f1f30e803ebda58c0f1f1dc0929"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a334c8f1f30e803ebda58c0f1f1dc0929">valid_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a334c8f1f30e803ebda58c0f1f1dc0929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag of validity for the output register.  <a href="#a334c8f1f30e803ebda58c0f1f1dc0929"></a><br /></td></tr>
<tr class="memitem:a8d0649d53435fbb040d2d06904776095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a8d0649d53435fbb040d2d06904776095">a_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8d0649d53435fbb040d2d06904776095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) output from the stage.  <a href="#a8d0649d53435fbb040d2d06904776095"></a><br /></td></tr>
<tr class="memitem:a1a5eac3ca5a144b6a91cf45e8e76586e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a1a5eac3ca5a144b6a91cf45e8e76586e">b_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1a5eac3ca5a144b6a91cf45e8e76586e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) output from the stage.  <a href="#a1a5eac3ca5a144b6a91cf45e8e76586e"></a><br /></td></tr>
<tr class="memitem:af9d28adce1283e6611771b936d26516a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#af9d28adce1283e6611771b936d26516a">c_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af9d28adce1283e6611771b936d26516a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) output from the stage.  <a href="#af9d28adce1283e6611771b936d26516a"></a><br /></td></tr>
<tr class="memitem:a571d8c609d6c95543bff8e9484c2b8d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a571d8c609d6c95543bff8e9484c2b8d7">d_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a571d8c609d6c95543bff8e9484c2b8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) output from the stage.  <a href="#a571d8c609d6c95543bff8e9484c2b8d7"></a><br /></td></tr>
<tr class="memitem:ae40804f34024e945d0f2feebb24be32c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ae40804f34024e945d0f2feebb24be32c">e_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae40804f34024e945d0f2feebb24be32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) output from the stage.  <a href="#ae40804f34024e945d0f2feebb24be32c"></a><br /></td></tr>
<tr class="memitem:ad89b6d2c95dcd8abdbebbdf52790c7d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ad89b6d2c95dcd8abdbebbdf52790c7d2">f_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad89b6d2c95dcd8abdbebbdf52790c7d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) output from the stage.  <a href="#ad89b6d2c95dcd8abdbebbdf52790c7d2"></a><br /></td></tr>
<tr class="memitem:a363790b84a7a23a71888980cba3127d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a363790b84a7a23a71888980cba3127d4">g_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a363790b84a7a23a71888980cba3127d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) output from the stage.  <a href="#a363790b84a7a23a71888980cba3127d4"></a><br /></td></tr>
<tr class="memitem:a3793ad158d8026b24d940df43c698a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a3793ad158d8026b24d940df43c698a38">h_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3793ad158d8026b24d940df43c698a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) output from the stage.  <a href="#a3793ad158d8026b24d940df43c698a38"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Precomputed, non-unrolled architecture of the transformation round block. </p>
<p>Implementation of the architecture originally proposed in <a href="http://dx.doi.org/10.1016/j.micpro.2012.06.007">I. Algredo-Badillo, C. Feregrino-Uribe, R. Cumplido, and M. Morales-Sandoval, "FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256", Microprocess. Microsyst., vol. 37, no. 6-7, pp. 750-757, 2013.</a> </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a2c0b0b584baff502ac386ebf8f39f5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0b0b584baff502ac386ebf8f39f5d5">&#9670;&nbsp;</a></span>a_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a2c0b0b584baff502ac386ebf8f39f5d5">a_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a8d0649d53435fbb040d2d06904776095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0649d53435fbb040d2d06904776095">&#9670;&nbsp;</a></span>a_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a8d0649d53435fbb040d2d06904776095">a_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) output from the stage. </p>

</div>
</div>
<a id="a83c46ad76aa7edf50d269773f5617f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c46ad76aa7edf50d269773f5617f9e">&#9670;&nbsp;</a></span>a_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a83c46ad76aa7edf50d269773f5617f9e">a_t</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) input to the compressor round. </p>

</div>
</div>
<a id="ab6afaa4f0fbabe1de8faeff94ca1600f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6afaa4f0fbabe1de8faeff94ca1600f">&#9670;&nbsp;</a></span>b_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ab6afaa4f0fbabe1de8faeff94ca1600f">b_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a1a5eac3ca5a144b6a91cf45e8e76586e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5eac3ca5a144b6a91cf45e8e76586e">&#9670;&nbsp;</a></span>b_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a1a5eac3ca5a144b6a91cf45e8e76586e">b_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) output from the stage. </p>

</div>
</div>
<a id="a5d33f338b289c759eaab8fecd79703d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d33f338b289c759eaab8fecd79703d6">&#9670;&nbsp;</a></span>b_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a5d33f338b289c759eaab8fecd79703d6">b_t</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) input to the compressor round. </p>

</div>
</div>
<a id="af2c3da63abe3bb473a9bdfec7b64b0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c3da63abe3bb473a9bdfec7b64b0c8">&#9670;&nbsp;</a></span>c_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#af2c3da63abe3bb473a9bdfec7b64b0c8">c_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="af9d28adce1283e6611771b936d26516a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d28adce1283e6611771b936d26516a">&#9670;&nbsp;</a></span>c_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#af9d28adce1283e6611771b936d26516a">c_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) output from the stage. </p>

</div>
</div>
<a id="a76da4926f12dec8e60ca7de57f750599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76da4926f12dec8e60ca7de57f750599">&#9670;&nbsp;</a></span>c_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a76da4926f12dec8e60ca7de57f750599">c_t</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) input to the compressor round. </p>

</div>
</div>
<a id="a406be6ce6b0a2c4a450108496228bd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406be6ce6b0a2c4a450108496228bd6d">&#9670;&nbsp;</a></span>ch</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a406be6ce6b0a2c4a450108496228bd6d">ch</a> <b><span class="vhdlchar">Choose</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(Ch\) function block </p>

</div>
</div>
<a id="acc52700990484c21f60d047a4d72d7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc52700990484c21f60d047a4d72d7de">&#9670;&nbsp;</a></span>Ch_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#acc52700990484c21f60d047a4d72d7de">Ch_o</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(Ch\) function block. </p>

</div>
</div>
<a id="a6b28ffcbce6e4193e650ee0571f6e51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b28ffcbce6e4193e650ee0571f6e51a">&#9670;&nbsp;</a></span>components</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Basic integrated circuits components library. </p>

</div>
</div>
<a id="a935baa4d1bbaf42441b7186afbb184b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935baa4d1bbaf42441b7186afbb184b4">&#9670;&nbsp;</a></span>d_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a935baa4d1bbaf42441b7186afbb184b4">d_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="ac88da04a71613b458b748aec66c46621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88da04a71613b458b748aec66c46621">&#9670;&nbsp;</a></span>d_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ac88da04a71613b458b748aec66c46621">d_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a2ce9fdccebf684ebcf10a994e37015d6">input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input value of the accumulator \(D\). </p>

</div>
</div>
<a id="a571d8c609d6c95543bff8e9484c2b8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571d8c609d6c95543bff8e9484c2b8d7">&#9670;&nbsp;</a></span>d_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a571d8c609d6c95543bff8e9484c2b8d7">d_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) output from the stage. </p>

</div>
</div>
<a id="a3885bdbfff66bc4ce9c1e812eb1d101b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3885bdbfff66bc4ce9c1e812eb1d101b">&#9670;&nbsp;</a></span>d_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a3885bdbfff66bc4ce9c1e812eb1d101b">d_t</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) input to the compressor round. </p>
<p>This value is precomputed during the precomputation step, hence it is not read from the registers </p>

</div>
</div>
<a id="a66db7c5e4e9699c54207ab857ae72cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66db7c5e4e9699c54207ab857ae72cb7">&#9670;&nbsp;</a></span>delta</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a66db7c5e4e9699c54207ab857ae72cb7">delta</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adder for computing the \(\delta\) function. </p>

</div>
</div>
<a id="a60322b81bd843909b0d45f8c6e414f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60322b81bd843909b0d45f8c6e414f32">&#9670;&nbsp;</a></span>delta_first_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a60322b81bd843909b0d45f8c6e414f32">delta_first_reg</a> <b><span class="vhdlchar">reg</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputation register for the \(\delta&#39;\) value. </p>

</div>
</div>
<a id="ab04606de47749afe0faba9615f7c5489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04606de47749afe0faba9615f7c5489">&#9670;&nbsp;</a></span>delta_first_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ab04606de47749afe0faba9615f7c5489">delta_first_reg_in</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the \(\delta&#39;\) function. </p>
<p>This signal is input to the precompuation register </p>

</div>
</div>
<a id="a16a1d03eb67c2f23686bcb776e30d716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a1d03eb67c2f23686bcb776e30d716">&#9670;&nbsp;</a></span>delta_first_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a16a1d03eb67c2f23686bcb776e30d716">delta_first_reg_out</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the \(\delta&#39;\) function. </p>
<p>This signal is output from the precompuation register </p>

</div>
</div>
<a id="adab808a66608743dad80abb8f89ca444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab808a66608743dad80abb8f89ca444">&#9670;&nbsp;</a></span>delta_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#adab808a66608743dad80abb8f89ca444">delta_reg</a> <b><span class="vhdlchar">reg</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputation register for the \(\delta\) value. </p>

</div>
</div>
<a id="a8c34559194ae55766473251ef57a1b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c34559194ae55766473251ef57a1b03">&#9670;&nbsp;</a></span>delta_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a8c34559194ae55766473251ef57a1b03">delta_reg_in</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\delta\) function. </p>
<p>This signal is input to the precompuation register </p>

</div>
</div>
<a id="a4aa4cadb718a7a8fc02a05511014f89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa4cadb718a7a8fc02a05511014f89b">&#9670;&nbsp;</a></span>delta_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4aa4cadb718a7a8fc02a05511014f89b">delta_reg_out</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the \(\delta\) function. </p>
<p>This signal is output from the precompuation register </p>

</div>
</div>
<a id="abcebf29219bb9dfef2d5623dff998090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcebf29219bb9dfef2d5623dff998090">&#9670;&nbsp;</a></span>e_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#abcebf29219bb9dfef2d5623dff998090">e_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="ae40804f34024e945d0f2feebb24be32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40804f34024e945d0f2feebb24be32c">&#9670;&nbsp;</a></span>e_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ae40804f34024e945d0f2feebb24be32c">e_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) output from the stage. </p>

</div>
</div>
<a id="a839eed14417d11fe2df034db1cf3f685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a839eed14417d11fe2df034db1cf3f685">&#9670;&nbsp;</a></span>e_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a839eed14417d11fe2df034db1cf3f685">e_t</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) input to the compressor round. </p>

</div>
</div>
<a id="a591be37e3146c55c20ce7b97aae4d68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591be37e3146c55c20ce7b97aae4d68f">&#9670;&nbsp;</a></span>f_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a591be37e3146c55c20ce7b97aae4d68f">f_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="ad89b6d2c95dcd8abdbebbdf52790c7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89b6d2c95dcd8abdbebbdf52790c7d2">&#9670;&nbsp;</a></span>f_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ad89b6d2c95dcd8abdbebbdf52790c7d2">f_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) output from the stage. </p>

</div>
</div>
<a id="a88b0bc1b48e9f20bc8c94854df94ad4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b0bc1b48e9f20bc8c94854df94ad4d">&#9670;&nbsp;</a></span>f_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a88b0bc1b48e9f20bc8c94854df94ad4d">f_t</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) input to the compressor round. </p>

</div>
</div>
<a id="afbafcbd97c8f7de307ffcd8bf28a3256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbafcbd97c8f7de307ffcd8bf28a3256">&#9670;&nbsp;</a></span>feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal output signal, to be used as feedback input. </p>

</div>
</div>
<a id="a4f9162da6d090a3091424b270ca681fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9162da6d090a3091424b270ca681fb">&#9670;&nbsp;</a></span>g_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4f9162da6d090a3091424b270ca681fb">g_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a363790b84a7a23a71888980cba3127d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363790b84a7a23a71888980cba3127d4">&#9670;&nbsp;</a></span>g_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a363790b84a7a23a71888980cba3127d4">g_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) output from the stage. </p>

</div>
</div>
<a id="a848632a605499c7a789530bdee565fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848632a605499c7a789530bdee565fc1">&#9670;&nbsp;</a></span>g_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a848632a605499c7a789530bdee565fc1">g_t</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) input to the compressor round. </p>

</div>
</div>
<a id="aa210752f1bf786df89efdb3cf1dd220b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa210752f1bf786df89efdb3cf1dd220b">&#9670;&nbsp;</a></span>h_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#aa210752f1bf786df89efdb3cf1dd220b">h_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a433b1be5ee5d36afd28647877af7e5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433b1be5ee5d36afd28647877af7e5f3">&#9670;&nbsp;</a></span>h_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a433b1be5ee5d36afd28647877af7e5f3">h_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a2ce9fdccebf684ebcf10a994e37015d6">input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input value of the accumulator \(H\). </p>

</div>
</div>
<a id="a3793ad158d8026b24d940df43c698a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3793ad158d8026b24d940df43c698a38">&#9670;&nbsp;</a></span>h_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a3793ad158d8026b24d940df43c698a38">h_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) output from the stage. </p>

</div>
</div>
<a id="a7c48e4537755ef200c0a6197f73ab37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c48e4537755ef200c0a6197f73ab37d">&#9670;&nbsp;</a></span>h_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a7c48e4537755ef200c0a6197f73ab37d">h_t</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) input to the compressor round. </p>
<p>This value is precomputed during the precomputation step, hence it is not read from the registers </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard library. </p>

</div>
</div>
<a id="a1023dbc94d314869b7e7f77bf5594e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1023dbc94d314869b7e7f77bf5594e7e">&#9670;&nbsp;</a></span>intermediate_csa</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a1023dbc94d314869b7e7f77bf5594e7e">intermediate_csa</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Carry-Save Adder on the path for computing \(A\). </p>

</div>
</div>
<a id="a670e3aecfcfab15caa54facc5c901058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670e3aecfcfab15caa54facc5c901058">&#9670;&nbsp;</a></span>intermediate_sum2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a670e3aecfcfab15caa54facc5c901058">intermediate_sum2</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the addition of \(Ch\) and \(\Sigma_1\). </p>

</div>
</div>
<a id="a0ba9c88e25e76a04aa4a50a73dbecdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba9c88e25e76a04aa4a50a73dbecdcd">&#9670;&nbsp;</a></span>intermediate_sum3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a0ba9c88e25e76a04aa4a50a73dbecdcd">intermediate_sum3</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the Carry-Save Adder on the path for computing \(A\). </p>

</div>
</div>
<a id="a81f455e992bb37f5fdbdd17b5b498a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f455e992bb37f5fdbdd17b5b498a37">&#9670;&nbsp;</a></span>maj</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a81f455e992bb37f5fdbdd17b5b498a37">maj</a> <b><span class="vhdlchar">Majority</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(Maj\) function block </p>

</div>
</div>
<a id="a60b4c171ea4255acccddf431f2cd2609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b4c171ea4255acccddf431f2cd2609">&#9670;&nbsp;</a></span>Maj_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a60b4c171ea4255acccddf431f2cd2609">Maj_o</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(Maj\) function block. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&nbsp;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arithmetic library, included for the unsigned modulo addition. </p>

</div>
</div>
<a id="ad63b7ec8c8b3f0fedee47b33a2a8c539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63b7ec8c8b3f0fedee47b33a2a8c539">&#9670;&nbsp;</a></span>pipeline_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#ad63b7ec8c8b3f0fedee47b33a2a8c539">pipeline_reg</a> <b><span class="vhdlchar">reg</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pipeline register of the compressor pipeline. </p>
<p>It works also as working register </p>

</div>
</div>
<a id="a4f09fc29569efee3c413c11a1c3b0e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f09fc29569efee3c413c11a1c3b0e25">&#9670;&nbsp;</a></span>reg_input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4f09fc29569efee3c413c11a1c3b0e25">reg_input</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the multiplexer, and input of the compressor pipeline register. </p>

</div>
</div>
<a id="a843ee8f2081b358ead4b93b2fb9f9fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843ee8f2081b358ead4b93b2fb9f9fa2">&#9670;&nbsp;</a></span>reg_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the compressor pipeline register. </p>

</div>
</div>
<a id="a438d5c7e1cb7cfaddb9183ef75e889ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438d5c7e1cb7cfaddb9183ef75e889ba">&#9670;&nbsp;</a></span>shacomps</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a438d5c7e1cb7cfaddb9183ef75e889ba">shacomps</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Basic SHA components library. </p>

</div>
</div>
<a id="aa09d454956f5debb80064eef8a3f8bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09d454956f5debb80064eef8a3f8bca">&#9670;&nbsp;</a></span>sigma0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#aa09d454956f5debb80064eef8a3f8bca">sigma0</a> <b><span class="vhdlchar">Sigma_0</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_0\) function block </p>

</div>
</div>
<a id="aee4e781c2f64daa07253abdbb9b604d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4e781c2f64daa07253abdbb9b604d0">&#9670;&nbsp;</a></span>sigma1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#aee4e781c2f64daa07253abdbb9b604d0">sigma1</a> <b><span class="vhdlchar">Sigma_1</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_1\) function block </p>

</div>
</div>
<a id="a8bc2b6058e5c0b4e7a305e8a31dc7288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc2b6058e5c0b4e7a305e8a31dc7288">&#9670;&nbsp;</a></span>Sigma_0_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a8bc2b6058e5c0b4e7a305e8a31dc7288">Sigma_0_o</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_0\) function block. </p>

</div>
</div>
<a id="a3a3fdb20eecb5abc513ad52d1791ed17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a3fdb20eecb5abc513ad52d1791ed17">&#9670;&nbsp;</a></span>Sigma_1_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a3a3fdb20eecb5abc513ad52d1791ed17">Sigma_1_o</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_1\) function block. </p>

</div>
</div>
<a id="a334c8f1f30e803ebda58c0f1f1dc0929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334c8f1f30e803ebda58c0f1f1dc0929">&#9670;&nbsp;</a></span>valid_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a334c8f1f30e803ebda58c0f1f1dc0929">valid_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag of validity for the output register. </p>

</div>
</div>
<a id="a4aa65fe0c19c496e6c5f8f02d81193b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa65fe0c19c496e6c5f8f02d81193b9">&#9670;&nbsp;</a></span>valid_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a4aa65fe0c19c496e6c5f8f02d81193b9">valid_reg</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html#a843ee8f2081b358ead4b93b2fb9f9fa2">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag of validity for the register. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_transf__round.html">Transf_round</a></li><li class="navelem"><a class="el" href="class_transf__round_1_1_precomputed___u_f1.html">Precomputed_UF1</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
