###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        82562   # Number of WRITE/WRITEP commands
num_reads_done                 =       671902   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       531157   # Number of read row buffer hits
num_read_cmds                  =       671906   # Number of READ/READP commands
num_writes_done                =        82612   # Number of read requests issued
num_write_row_hits             =        48738   # Number of write row buffer hits
num_act_cmds                   =       175264   # Number of ACT commands
num_pre_cmds                   =       175236   # Number of PRE commands
num_ondemand_pres              =       152330   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9331036   # Cyles of rank active rank.0
rank_active_cycles.1           =      8986454   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       668964   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1013546   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       708263   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8278   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3034   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3679   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1452   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1422   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2039   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3497   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1151   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          986   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20820   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           40   # Write cmd latency (cycles)
write_latency[40-59]           =           46   # Write cmd latency (cycles)
write_latency[60-79]           =          162   # Write cmd latency (cycles)
write_latency[80-99]           =          318   # Write cmd latency (cycles)
write_latency[100-119]         =          577   # Write cmd latency (cycles)
write_latency[120-139]         =         1098   # Write cmd latency (cycles)
write_latency[140-159]         =         1453   # Write cmd latency (cycles)
write_latency[160-179]         =         2138   # Write cmd latency (cycles)
write_latency[180-199]         =         2838   # Write cmd latency (cycles)
write_latency[200-]            =        73886   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       263329   # Read request latency (cycles)
read_latency[40-59]            =        85464   # Read request latency (cycles)
read_latency[60-79]            =        95021   # Read request latency (cycles)
read_latency[80-99]            =        41135   # Read request latency (cycles)
read_latency[100-119]          =        30956   # Read request latency (cycles)
read_latency[120-139]          =        24186   # Read request latency (cycles)
read_latency[140-159]          =        16188   # Read request latency (cycles)
read_latency[160-179]          =        12337   # Read request latency (cycles)
read_latency[180-199]          =        10242   # Read request latency (cycles)
read_latency[200-]             =        93042   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.1215e+08   # Write energy
read_energy                    =  2.70912e+09   # Read energy
act_energy                     =  4.79522e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.21103e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.86502e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82257e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.60755e+09   # Active standby energy rank.1
average_read_latency           =      116.898   # Average read request latency (cycles)
average_interarrival           =      13.2517   # Average request interarrival latency (cycles)
total_energy                   =  1.65432e+10   # Total energy (pJ)
average_power                  =      1654.32   # Average power (mW)
average_bandwidth              =      6.43852   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        78968   # Number of WRITE/WRITEP commands
num_reads_done                 =       701674   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       540197   # Number of read row buffer hits
num_read_cmds                  =       701678   # Number of READ/READP commands
num_writes_done                =        79000   # Number of read requests issued
num_write_row_hits             =        49092   # Number of write row buffer hits
num_act_cmds                   =       192212   # Number of ACT commands
num_pre_cmds                   =       192183   # Number of PRE commands
num_ondemand_pres              =       169904   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9166112   # Cyles of rank active rank.0
rank_active_cycles.1           =      9087434   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       833888   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       912566   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       735314   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7631   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3100   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3600   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1368   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1368   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2053   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3568   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1148   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          914   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20723   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           35   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =          105   # Write cmd latency (cycles)
write_latency[80-99]           =          254   # Write cmd latency (cycles)
write_latency[100-119]         =          400   # Write cmd latency (cycles)
write_latency[120-139]         =          779   # Write cmd latency (cycles)
write_latency[140-159]         =         1105   # Write cmd latency (cycles)
write_latency[160-179]         =         1481   # Write cmd latency (cycles)
write_latency[180-199]         =         2053   # Write cmd latency (cycles)
write_latency[200-]            =        72720   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       260284   # Read request latency (cycles)
read_latency[40-59]            =        85904   # Read request latency (cycles)
read_latency[60-79]            =        98913   # Read request latency (cycles)
read_latency[80-99]            =        44582   # Read request latency (cycles)
read_latency[100-119]          =        33271   # Read request latency (cycles)
read_latency[120-139]          =        27160   # Read request latency (cycles)
read_latency[140-159]          =        18753   # Read request latency (cycles)
read_latency[160-179]          =        14829   # Read request latency (cycles)
read_latency[180-199]          =        11956   # Read request latency (cycles)
read_latency[200-]             =       106020   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.94208e+08   # Write energy
read_energy                    =  2.82917e+09   # Read energy
act_energy                     =  5.25892e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.00266e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.38032e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71965e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67056e+09   # Active standby energy rank.1
average_read_latency           =      127.051   # Average read request latency (cycles)
average_interarrival           =      12.8076   # Average request interarrival latency (cycles)
total_energy                   =  1.66824e+10   # Total energy (pJ)
average_power                  =      1668.24   # Average power (mW)
average_bandwidth              =      6.66175   # Average bandwidth
