{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489429868392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489429868402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 11:31:08 2017 " "Processing started: Mon Mar 13 11:31:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489429868402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429868402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429868402 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1489429869224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3 " "Found entity 1: nios_system_checkersv3" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3 " "Found entity 1: nios_system_checkersv3" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_irq_mapper " "Found entity 1: nios_system_checkersv3_irq_mapper" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_rsp_mux_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879354 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_rsp_mux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_rsp_demux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_mux_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_mux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_demux_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_cmd_demux" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_003_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router_003 " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router_003" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_002_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router_002 " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router_002" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_001_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router_001 " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router_001" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_checkersv3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_checkersv3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_checkersv3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_checkersv3_mm_interconnect_0_router_default_decode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_mm_interconnect_0_router " "Found entity 2: nios_system_checkersv3_mm_interconnect_0_router" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendstate.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_sendState " "Found entity 1: nios_system_checkersv3_sendState" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendState.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_sendState.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_row1 " "Found entity 1: nios_system_checkersv3_row1" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_row1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_onchip_memory2_0 " "Found entity 1: nios_system_checkersv3_onchip_memory2_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0 " "Found entity 1: nios_system_checkersv3_nios2_qsys_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_checkersv3_nios2_qsys_0_cpu " "Found entity 21: nios_system_checkersv3_nios2_qsys_0_cpu" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_nios2_qsys_0_cpu_test_bench " "Found entity 1: nios_system_checkersv3_nios2_qsys_0_cpu_test_bench" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newdata.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_newData " "Found entity 1: nios_system_checkersv3_newData" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newData.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_newData.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_checkersv3_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_checkersv3_jtag_uart_0_sim_scfifo_w" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879474 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_checkersv3_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_checkersv3_jtag_uart_0_scfifo_w" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879474 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_checkersv3_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_checkersv3_jtag_uart_0_sim_scfifo_r" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879474 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_checkersv3_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_checkersv3_jtag_uart_0_scfifo_r" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879474 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_checkersv3_jtag_uart_0 " "Found entity 5: nios_system_checkersv3_jtag_uart_0" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sendboard.v 1 1 " "Found 1 design units, including 1 entities, in source file sendboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendBoard " "Found entity 1: sendBoard" {  } { { "sendBoard.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/sendBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879484 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "receiveBoard.v(22) " "Verilog HDL Event Control warning at receiveBoard.v(22): Event Control contains a complex event expression" {  } { { "receiveBoard.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/receiveBoard.v" 22 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1489429879484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiveboard.v 1 1 " "Found 1 design units, including 1 entities, in source file receiveboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiveBoard " "Found entity 1: receiveBoard" {  } { { "receiveBoard.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/receiveBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879484 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489429879494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/DFlipFlop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879514 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab5TopLevel.v(96) " "Verilog HDL Event Control warning at lab5TopLevel.v(96): Event Control contains a complex event expression" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 96 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1489429879514 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab5TopLevel.v(102) " "Verilog HDL Event Control warning at lab5TopLevel.v(102): Event Control contains a complex event expression" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 102 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1489429879514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5TopLevel " "Found entity 1: lab5TopLevel" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 2 2 " "Found 2 design units, including 2 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879524 ""} { "Info" "ISGN_ENTITY_NAME" "2 boardTestBench " "Found entity 2: boardTestBench" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429879524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429879524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testWire lab5TopLevel.v(62) " "Verilog HDL Implicit Net warning at lab5TopLevel.v(62): created implicit net for \"testWire\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429879524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5TopLevel " "Elaborating entity \"lab5TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489429879694 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab5TopLevel.v(7) " "Output port \"HEX0\" at lab5TopLevel.v(7) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489429879714 "|lab5TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab5TopLevel.v(7) " "Output port \"HEX1\" at lab5TopLevel.v(7) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489429879714 "|lab5TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab5TopLevel.v(7) " "Output port \"HEX2\" at lab5TopLevel.v(7) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489429879714 "|lab5TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab5TopLevel.v(7) " "Output port \"HEX3\" at lab5TopLevel.v(7) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489429879714 "|lab5TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab5TopLevel.v(7) " "Output port \"HEX4\" at lab5TopLevel.v(7) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489429879714 "|lab5TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab5TopLevel.v(7) " "Output port \"HEX5\" at lab5TopLevel.v(7) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489429879714 "|lab5TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..2\] lab5TopLevel.v(8) " "Output port \"LEDR\[5..2\]\" at lab5TopLevel.v(8) has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1489429879714 "|lab5TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "lab5TopLevel.v" "cdiv" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429879774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:d1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:d1\"" {  } { { "lab5TopLevel.v" "d1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429879794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3 nios_system_checkersv3:u0 " "Elaborating entity \"nios_system_checkersv3\" for hierarchy \"nios_system_checkersv3:u0\"" {  } { { "lab5TopLevel.v" "u0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429879794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_jtag_uart_0 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_checkersv3_jtag_uart_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "jtag_uart_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429879844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_jtag_uart_0_scfifo_w nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_checkersv3_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "the_nios_system_checkersv3_jtag_uart_0_scfifo_w" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429879854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "wfifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880164 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429880164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4291 " "Found entity 1: scfifo_4291" {  } { { "db/scfifo_4291.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/scfifo_4291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429880214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429880214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4291 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated " "Elaborating entity \"scfifo_4291\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429880234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429880234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_4291.tdf" "dpfifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/scfifo_4291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429880264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429880264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429880314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429880314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429880384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429880384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429880434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429880434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_w:the_nios_system_checkersv3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_jtag_uart_0_scfifo_r nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_r:the_nios_system_checkersv3_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_checkersv3_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|nios_system_checkersv3_jtag_uart_0_scfifo_r:the_nios_system_checkersv3_jtag_uart_0_scfifo_r\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "the_nios_system_checkersv3_jtag_uart_0_scfifo_r" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429880784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429880784 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429880784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_checkersv3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_newData nios_system_checkersv3:u0\|nios_system_checkersv3_newData:newdata " "Elaborating entity \"nios_system_checkersv3_newData\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_newData:newdata\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "newdata" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0 nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "nios2_qsys_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" "cpu" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_test_bench nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_test_bench:the_nios_system_checkersv3_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_test_bench\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_test_bench:the_nios_system_checkersv3_nios2_qsys_0_cpu_test_bench\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_test_bench" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429881844 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429881844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429881884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429881884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b_module:nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_register_bank_b" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 4086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 4582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429881984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882034 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429882034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode:nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_td_mode:nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882444 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429882444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429882494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429882494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_checkersv3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429882654 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429882654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_nios2_qsys_0:nios2_qsys_0\|nios_system_checkersv3_nios2_qsys_0_cpu:cpu\|nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci:the_nios_system_checkersv3_nios2_qsys_0_cpu_nios2_oci\|nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_checkersv3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_onchip_memory2_0 nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_checkersv3_onchip_memory2_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "onchip_memory2_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429882984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429883004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429883034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_checkersv3_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_checkersv3_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429883034 ""}  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429883034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8uk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8uk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8uk1 " "Found entity 1: altsyncram_8uk1" {  } { { "db/altsyncram_8uk1.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_8uk1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429883104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429883104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8uk1 nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated " "Elaborating entity \"altsyncram_8uk1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429883104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429883894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429883894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_8uk1.tdf" "decode3" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_8uk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429883894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429883954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429883954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8uk1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_8uk1.tdf" "mux2" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/altsyncram_8uk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429883954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_row1 nios_system_checkersv3:u0\|nios_system_checkersv3_row1:row1 " "Elaborating entity \"nios_system_checkersv3_row1\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_row1:row1\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "row1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_sendState nios_system_checkersv3:u0\|nios_system_checkersv3_sendState:sendstate " "Elaborating entity \"nios_system_checkersv3_sendState\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_sendState:sendstate\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "sendstate" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "mm_interconnect_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sendstate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sendstate_s1_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "sendstate_s1_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:row8_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:row8_s1_translator\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "row8_s1_translator" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 1542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router\|nios_system_checkersv3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router:router\|nios_system_checkersv3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_001_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001\|nios_system_checkersv3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_001:router_001\|nios_system_checkersv3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_002 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_002\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router_002" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429884984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_002_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002\|nios_system_checkersv3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_002:router_002\|nios_system_checkersv3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_003 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_003\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "router_003" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_router_003_default_decode nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003\|nios_system_checkersv3_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_router_003:router_003\|nios_system_checkersv3_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_demux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_demux_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_mux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_cmd_mux_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_rsp_demux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_rsp_mux nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_rsp_mux_001 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0.v" 4923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_mm_interconnect_0:mm_interconnect_0\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/nios_system_checkersv3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_checkersv3_irq_mapper nios_system_checkersv3:u0\|nios_system_checkersv3_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_checkersv3_irq_mapper\" for hierarchy \"nios_system_checkersv3:u0\|nios_system_checkersv3_irq_mapper:irq_mapper\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "irq_mapper" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_checkersv3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" "rst_controller" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/nios_system_checkersv3.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_checkersv3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkersv3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885515 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comms.v 2 2 " "Using design file comms.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comms " "Found entity 1: comms" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429885545 ""} { "Info" "ISGN_ENTITY_NAME" "2 commsTestBench " "Found entity 2: commsTestBench" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429885545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1489429885545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comms comms:com " "Elaborating entity \"comms\" for hierarchy \"comms:com\"" {  } { { "lab5TopLevel.v" "com" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:vga " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:vga\"" {  } { { "lab5TopLevel.v" "vga" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:vga\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:vga\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489429885605 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489429885605 "|lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:boardGen " "Elaborating entity \"board\" for hierarchy \"board:boardGen\"" {  } { { "lab5TopLevel.v" "boardGen" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429885615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 board.v(22) " "Verilog HDL assignment warning at board.v(22): truncated value with size 32 to match size of target (5)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 board.v(23) " "Verilog HDL assignment warning at board.v(23): truncated value with size 32 to match size of target (5)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 board.v(24) " "Verilog HDL assignment warning at board.v(24): truncated value with size 32 to match size of target (1)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color board.v(32) " "Verilog HDL Always Construct warning at board.v(32): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] board.v(32) " "Inferred latch for \"color\[0\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] board.v(32) " "Inferred latch for \"color\[1\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[2\] board.v(32) " "Inferred latch for \"color\[2\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[3\] board.v(32) " "Inferred latch for \"color\[3\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[4\] board.v(32) " "Inferred latch for \"color\[4\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[5\] board.v(32) " "Inferred latch for \"color\[5\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[6\] board.v(32) " "Inferred latch for \"color\[6\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[7\] board.v(32) " "Inferred latch for \"color\[7\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[8\] board.v(32) " "Inferred latch for \"color\[8\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[9\] board.v(32) " "Inferred latch for \"color\[9\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[10\] board.v(32) " "Inferred latch for \"color\[10\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[11\] board.v(32) " "Inferred latch for \"color\[11\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[12\] board.v(32) " "Inferred latch for \"color\[12\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[13\] board.v(32) " "Inferred latch for \"color\[13\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[14\] board.v(32) " "Inferred latch for \"color\[14\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[15\] board.v(32) " "Inferred latch for \"color\[15\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[16\] board.v(32) " "Inferred latch for \"color\[16\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[17\] board.v(32) " "Inferred latch for \"color\[17\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[18\] board.v(32) " "Inferred latch for \"color\[18\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[19\] board.v(32) " "Inferred latch for \"color\[19\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[20\] board.v(32) " "Inferred latch for \"color\[20\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[21\] board.v(32) " "Inferred latch for \"color\[21\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[22\] board.v(32) " "Inferred latch for \"color\[22\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[23\] board.v(32) " "Inferred latch for \"color\[23\]\" at board.v(32)" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429885625 "|lab5TopLevel|board:boardGen"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1489429887605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.03.13.11:31:31 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2017.03.13.11:31:31 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429891985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429894335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429894515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429895732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429895852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429895972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429896122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429896132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429896142 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1489429896862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429897132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429897132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429897242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429897242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429897242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429897242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429897322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429897322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429897422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429897422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429897422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429897502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429897502 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div0\"" {  } { { "board.v" "Div0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429902272 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Div1\"" {  } { { "board.v" "Div1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429902272 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Mod0\"" {  } { { "board.v" "Mod0" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429902272 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board:boardGen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board:boardGen\|Mod1\"" {  } { { "board.v" "Mod1" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429902272 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489429902272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div0\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429902372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div0 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902372 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429902372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Div1\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429902522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Div1 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902522 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429902522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Mod0\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429902652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Mod0 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902652 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429902652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board:boardGen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"board:boardGen\|lpm_divide:Mod1\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429902732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:boardGen\|lpm_divide:Mod1 " "Instantiated megafunction \"board:boardGen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429902732 ""}  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489429902732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_b2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489429902772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429902772 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1489429903202 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1489429903352 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1489429903352 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1489429903352 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1489429903352 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[21\] board:boardGen\|color\[16\] " "Duplicate LATCH primitive \"board:boardGen\|color\[21\]\" merged with LATCH primitive \"board:boardGen\|color\[16\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[19\] board:boardGen\|color\[16\] " "Duplicate LATCH primitive \"board:boardGen\|color\[19\]\" merged with LATCH primitive \"board:boardGen\|color\[16\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[20\] board:boardGen\|color\[17\] " "Duplicate LATCH primitive \"board:boardGen\|color\[20\]\" merged with LATCH primitive \"board:boardGen\|color\[17\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[18\] board:boardGen\|color\[17\] " "Duplicate LATCH primitive \"board:boardGen\|color\[18\]\" merged with LATCH primitive \"board:boardGen\|color\[17\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[13\] board:boardGen\|color\[8\] " "Duplicate LATCH primitive \"board:boardGen\|color\[13\]\" merged with LATCH primitive \"board:boardGen\|color\[8\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[11\] board:boardGen\|color\[8\] " "Duplicate LATCH primitive \"board:boardGen\|color\[11\]\" merged with LATCH primitive \"board:boardGen\|color\[8\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[12\] board:boardGen\|color\[9\] " "Duplicate LATCH primitive \"board:boardGen\|color\[12\]\" merged with LATCH primitive \"board:boardGen\|color\[9\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[10\] board:boardGen\|color\[9\] " "Duplicate LATCH primitive \"board:boardGen\|color\[10\]\" merged with LATCH primitive \"board:boardGen\|color\[9\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[5\] board:boardGen\|color\[0\] " "Duplicate LATCH primitive \"board:boardGen\|color\[5\]\" merged with LATCH primitive \"board:boardGen\|color\[0\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[3\] board:boardGen\|color\[0\] " "Duplicate LATCH primitive \"board:boardGen\|color\[3\]\" merged with LATCH primitive \"board:boardGen\|color\[0\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[4\] board:boardGen\|color\[1\] " "Duplicate LATCH primitive \"board:boardGen\|color\[4\]\" merged with LATCH primitive \"board:boardGen\|color\[1\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "board:boardGen\|color\[2\] board:boardGen\|color\[1\] " "Duplicate LATCH primitive \"board:boardGen\|color\[2\]\" merged with LATCH primitive \"board:boardGen\|color\[1\]\"" {  } { { "board.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/board.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1489429903372 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1489429903372 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "comms:com\|dataOut comms:com\|dataOut~_emulated comms:com\|dataOut~1 " "Register \"comms:com\|dataOut\" is converted into an equivalent circuit using register \"comms:com\|dataOut~_emulated\" and latch \"comms:com\|dataOut~1\"" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 3 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|comms:com|dataOut"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "comms:com\|transfer comms:com\|transfer~_emulated comms:com\|transfer~1 " "Register \"comms:com\|transfer\" is converted into an equivalent circuit using register \"comms:com\|transfer~_emulated\" and latch \"comms:com\|transfer~1\"" {  } { { "comms.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/comms.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|comms:com|transfer"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[1\] testBuffer\[1\]~_emulated testBuffer\[1\]~1 " "Register \"testBuffer\[1\]\" is converted into an equivalent circuit using register \"testBuffer\[1\]~_emulated\" and latch \"testBuffer\[1\]~1\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[17\] testBuffer\[17\]~_emulated testBuffer\[17\]~5 " "Register \"testBuffer\[17\]\" is converted into an equivalent circuit using register \"testBuffer\[17\]~_emulated\" and latch \"testBuffer\[17\]~5\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[9\] testBuffer\[9\]~_emulated testBuffer\[9\]~9 " "Register \"testBuffer\[9\]\" is converted into an equivalent circuit using register \"testBuffer\[9\]~_emulated\" and latch \"testBuffer\[9\]~9\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[25\] testBuffer\[25\]~_emulated testBuffer\[25\]~13 " "Register \"testBuffer\[25\]\" is converted into an equivalent circuit using register \"testBuffer\[25\]~_emulated\" and latch \"testBuffer\[25\]~13\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[33\] testBuffer\[33\]~_emulated testBuffer\[33\]~17 " "Register \"testBuffer\[33\]\" is converted into an equivalent circuit using register \"testBuffer\[33\]~_emulated\" and latch \"testBuffer\[33\]~17\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[49\] testBuffer\[49\]~_emulated testBuffer\[49\]~21 " "Register \"testBuffer\[49\]\" is converted into an equivalent circuit using register \"testBuffer\[49\]~_emulated\" and latch \"testBuffer\[49\]~21\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[41\] testBuffer\[41\]~_emulated testBuffer\[41\]~25 " "Register \"testBuffer\[41\]\" is converted into an equivalent circuit using register \"testBuffer\[41\]~_emulated\" and latch \"testBuffer\[41\]~25\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[57\] testBuffer\[57\]~_emulated testBuffer\[57\]~29 " "Register \"testBuffer\[57\]\" is converted into an equivalent circuit using register \"testBuffer\[57\]~_emulated\" and latch \"testBuffer\[57\]~29\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[65\] testBuffer\[65\]~_emulated testBuffer\[65\]~33 " "Register \"testBuffer\[65\]\" is converted into an equivalent circuit using register \"testBuffer\[65\]~_emulated\" and latch \"testBuffer\[65\]~33\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[65]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[81\] testBuffer\[81\]~_emulated testBuffer\[81\]~37 " "Register \"testBuffer\[81\]\" is converted into an equivalent circuit using register \"testBuffer\[81\]~_emulated\" and latch \"testBuffer\[81\]~37\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[81]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[73\] testBuffer\[73\]~_emulated testBuffer\[73\]~41 " "Register \"testBuffer\[73\]\" is converted into an equivalent circuit using register \"testBuffer\[73\]~_emulated\" and latch \"testBuffer\[73\]~41\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[73]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[89\] testBuffer\[89\]~_emulated testBuffer\[89\]~45 " "Register \"testBuffer\[89\]\" is converted into an equivalent circuit using register \"testBuffer\[89\]~_emulated\" and latch \"testBuffer\[89\]~45\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[89]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[97\] testBuffer\[97\]~_emulated testBuffer\[97\]~49 " "Register \"testBuffer\[97\]\" is converted into an equivalent circuit using register \"testBuffer\[97\]~_emulated\" and latch \"testBuffer\[97\]~49\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[97]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[113\] testBuffer\[113\]~_emulated testBuffer\[113\]~53 " "Register \"testBuffer\[113\]\" is converted into an equivalent circuit using register \"testBuffer\[113\]~_emulated\" and latch \"testBuffer\[113\]~53\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[113]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[105\] testBuffer\[105\]~_emulated testBuffer\[105\]~57 " "Register \"testBuffer\[105\]\" is converted into an equivalent circuit using register \"testBuffer\[105\]~_emulated\" and latch \"testBuffer\[105\]~57\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[105]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[121\] testBuffer\[121\]~_emulated testBuffer\[121\]~61 " "Register \"testBuffer\[121\]\" is converted into an equivalent circuit using register \"testBuffer\[121\]~_emulated\" and latch \"testBuffer\[121\]~61\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[121]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[129\] testBuffer\[129\]~_emulated testBuffer\[129\]~65 " "Register \"testBuffer\[129\]\" is converted into an equivalent circuit using register \"testBuffer\[129\]~_emulated\" and latch \"testBuffer\[129\]~65\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[129]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[161\] testBuffer\[161\]~_emulated testBuffer\[161\]~69 " "Register \"testBuffer\[161\]\" is converted into an equivalent circuit using register \"testBuffer\[161\]~_emulated\" and latch \"testBuffer\[161\]~69\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[161]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[193\] testBuffer\[193\]~_emulated testBuffer\[193\]~73 " "Register \"testBuffer\[193\]\" is converted into an equivalent circuit using register \"testBuffer\[193\]~_emulated\" and latch \"testBuffer\[193\]~73\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[193]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[225\] testBuffer\[225\]~_emulated testBuffer\[225\]~77 " "Register \"testBuffer\[225\]\" is converted into an equivalent circuit using register \"testBuffer\[225\]~_emulated\" and latch \"testBuffer\[225\]~77\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[225]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[145\] testBuffer\[145\]~_emulated testBuffer\[145\]~81 " "Register \"testBuffer\[145\]\" is converted into an equivalent circuit using register \"testBuffer\[145\]~_emulated\" and latch \"testBuffer\[145\]~81\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[145]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[177\] testBuffer\[177\]~_emulated testBuffer\[177\]~85 " "Register \"testBuffer\[177\]\" is converted into an equivalent circuit using register \"testBuffer\[177\]~_emulated\" and latch \"testBuffer\[177\]~85\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[177]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[209\] testBuffer\[209\]~_emulated testBuffer\[209\]~89 " "Register \"testBuffer\[209\]\" is converted into an equivalent circuit using register \"testBuffer\[209\]~_emulated\" and latch \"testBuffer\[209\]~89\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[209]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[241\] testBuffer\[241\]~_emulated testBuffer\[241\]~93 " "Register \"testBuffer\[241\]\" is converted into an equivalent circuit using register \"testBuffer\[241\]~_emulated\" and latch \"testBuffer\[241\]~93\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[241]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[137\] testBuffer\[137\]~_emulated testBuffer\[137\]~97 " "Register \"testBuffer\[137\]\" is converted into an equivalent circuit using register \"testBuffer\[137\]~_emulated\" and latch \"testBuffer\[137\]~97\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[137]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[169\] testBuffer\[169\]~_emulated testBuffer\[169\]~101 " "Register \"testBuffer\[169\]\" is converted into an equivalent circuit using register \"testBuffer\[169\]~_emulated\" and latch \"testBuffer\[169\]~101\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[169]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[201\] testBuffer\[201\]~_emulated testBuffer\[201\]~105 " "Register \"testBuffer\[201\]\" is converted into an equivalent circuit using register \"testBuffer\[201\]~_emulated\" and latch \"testBuffer\[201\]~105\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[201]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[233\] testBuffer\[233\]~_emulated testBuffer\[233\]~109 " "Register \"testBuffer\[233\]\" is converted into an equivalent circuit using register \"testBuffer\[233\]~_emulated\" and latch \"testBuffer\[233\]~109\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[233]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[153\] testBuffer\[153\]~_emulated testBuffer\[153\]~113 " "Register \"testBuffer\[153\]\" is converted into an equivalent circuit using register \"testBuffer\[153\]~_emulated\" and latch \"testBuffer\[153\]~113\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[153]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[185\] testBuffer\[185\]~_emulated testBuffer\[185\]~117 " "Register \"testBuffer\[185\]\" is converted into an equivalent circuit using register \"testBuffer\[185\]~_emulated\" and latch \"testBuffer\[185\]~117\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[185]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[217\] testBuffer\[217\]~_emulated testBuffer\[217\]~121 " "Register \"testBuffer\[217\]\" is converted into an equivalent circuit using register \"testBuffer\[217\]~_emulated\" and latch \"testBuffer\[217\]~121\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[217]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[249\] testBuffer\[249\]~_emulated testBuffer\[249\]~125 " "Register \"testBuffer\[249\]\" is converted into an equivalent circuit using register \"testBuffer\[249\]~_emulated\" and latch \"testBuffer\[249\]~125\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[249]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[5\] testBuffer\[5\]~_emulated testBuffer\[5\]~129 " "Register \"testBuffer\[5\]\" is converted into an equivalent circuit using register \"testBuffer\[5\]~_emulated\" and latch \"testBuffer\[5\]~129\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[21\] testBuffer\[21\]~_emulated testBuffer\[21\]~133 " "Register \"testBuffer\[21\]\" is converted into an equivalent circuit using register \"testBuffer\[21\]~_emulated\" and latch \"testBuffer\[21\]~133\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[13\] testBuffer\[13\]~_emulated testBuffer\[13\]~137 " "Register \"testBuffer\[13\]\" is converted into an equivalent circuit using register \"testBuffer\[13\]~_emulated\" and latch \"testBuffer\[13\]~137\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[29\] testBuffer\[29\]~_emulated testBuffer\[29\]~141 " "Register \"testBuffer\[29\]\" is converted into an equivalent circuit using register \"testBuffer\[29\]~_emulated\" and latch \"testBuffer\[29\]~141\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[37\] testBuffer\[37\]~_emulated testBuffer\[37\]~145 " "Register \"testBuffer\[37\]\" is converted into an equivalent circuit using register \"testBuffer\[37\]~_emulated\" and latch \"testBuffer\[37\]~145\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[53\] testBuffer\[53\]~_emulated testBuffer\[53\]~149 " "Register \"testBuffer\[53\]\" is converted into an equivalent circuit using register \"testBuffer\[53\]~_emulated\" and latch \"testBuffer\[53\]~149\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[45\] testBuffer\[45\]~_emulated testBuffer\[45\]~153 " "Register \"testBuffer\[45\]\" is converted into an equivalent circuit using register \"testBuffer\[45\]~_emulated\" and latch \"testBuffer\[45\]~153\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[61\] testBuffer\[61\]~_emulated testBuffer\[61\]~157 " "Register \"testBuffer\[61\]\" is converted into an equivalent circuit using register \"testBuffer\[61\]~_emulated\" and latch \"testBuffer\[61\]~157\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[69\] testBuffer\[69\]~_emulated testBuffer\[69\]~161 " "Register \"testBuffer\[69\]\" is converted into an equivalent circuit using register \"testBuffer\[69\]~_emulated\" and latch \"testBuffer\[69\]~161\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[69]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[85\] testBuffer\[85\]~_emulated testBuffer\[85\]~165 " "Register \"testBuffer\[85\]\" is converted into an equivalent circuit using register \"testBuffer\[85\]~_emulated\" and latch \"testBuffer\[85\]~165\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[85]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[77\] testBuffer\[77\]~_emulated testBuffer\[77\]~169 " "Register \"testBuffer\[77\]\" is converted into an equivalent circuit using register \"testBuffer\[77\]~_emulated\" and latch \"testBuffer\[77\]~169\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[77]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[93\] testBuffer\[93\]~_emulated testBuffer\[93\]~173 " "Register \"testBuffer\[93\]\" is converted into an equivalent circuit using register \"testBuffer\[93\]~_emulated\" and latch \"testBuffer\[93\]~173\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[93]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[101\] testBuffer\[101\]~_emulated testBuffer\[101\]~177 " "Register \"testBuffer\[101\]\" is converted into an equivalent circuit using register \"testBuffer\[101\]~_emulated\" and latch \"testBuffer\[101\]~177\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[101]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[117\] testBuffer\[117\]~_emulated testBuffer\[117\]~181 " "Register \"testBuffer\[117\]\" is converted into an equivalent circuit using register \"testBuffer\[117\]~_emulated\" and latch \"testBuffer\[117\]~181\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[117]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[109\] testBuffer\[109\]~_emulated testBuffer\[109\]~185 " "Register \"testBuffer\[109\]\" is converted into an equivalent circuit using register \"testBuffer\[109\]~_emulated\" and latch \"testBuffer\[109\]~185\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[109]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[125\] testBuffer\[125\]~_emulated testBuffer\[125\]~189 " "Register \"testBuffer\[125\]\" is converted into an equivalent circuit using register \"testBuffer\[125\]~_emulated\" and latch \"testBuffer\[125\]~189\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[125]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[133\] testBuffer\[133\]~_emulated testBuffer\[133\]~193 " "Register \"testBuffer\[133\]\" is converted into an equivalent circuit using register \"testBuffer\[133\]~_emulated\" and latch \"testBuffer\[133\]~193\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[133]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[165\] testBuffer\[165\]~_emulated testBuffer\[165\]~197 " "Register \"testBuffer\[165\]\" is converted into an equivalent circuit using register \"testBuffer\[165\]~_emulated\" and latch \"testBuffer\[165\]~197\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[165]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[197\] testBuffer\[197\]~_emulated testBuffer\[197\]~201 " "Register \"testBuffer\[197\]\" is converted into an equivalent circuit using register \"testBuffer\[197\]~_emulated\" and latch \"testBuffer\[197\]~201\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[197]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[229\] testBuffer\[229\]~_emulated testBuffer\[229\]~205 " "Register \"testBuffer\[229\]\" is converted into an equivalent circuit using register \"testBuffer\[229\]~_emulated\" and latch \"testBuffer\[229\]~205\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[229]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[149\] testBuffer\[149\]~_emulated testBuffer\[149\]~209 " "Register \"testBuffer\[149\]\" is converted into an equivalent circuit using register \"testBuffer\[149\]~_emulated\" and latch \"testBuffer\[149\]~209\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[149]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[181\] testBuffer\[181\]~_emulated testBuffer\[181\]~213 " "Register \"testBuffer\[181\]\" is converted into an equivalent circuit using register \"testBuffer\[181\]~_emulated\" and latch \"testBuffer\[181\]~213\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[181]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[213\] testBuffer\[213\]~_emulated testBuffer\[213\]~217 " "Register \"testBuffer\[213\]\" is converted into an equivalent circuit using register \"testBuffer\[213\]~_emulated\" and latch \"testBuffer\[213\]~217\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[213]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[245\] testBuffer\[245\]~_emulated testBuffer\[245\]~221 " "Register \"testBuffer\[245\]\" is converted into an equivalent circuit using register \"testBuffer\[245\]~_emulated\" and latch \"testBuffer\[245\]~221\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[245]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[141\] testBuffer\[141\]~_emulated testBuffer\[141\]~225 " "Register \"testBuffer\[141\]\" is converted into an equivalent circuit using register \"testBuffer\[141\]~_emulated\" and latch \"testBuffer\[141\]~225\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[141]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[173\] testBuffer\[173\]~_emulated testBuffer\[173\]~229 " "Register \"testBuffer\[173\]\" is converted into an equivalent circuit using register \"testBuffer\[173\]~_emulated\" and latch \"testBuffer\[173\]~229\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[173]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[205\] testBuffer\[205\]~_emulated testBuffer\[205\]~233 " "Register \"testBuffer\[205\]\" is converted into an equivalent circuit using register \"testBuffer\[205\]~_emulated\" and latch \"testBuffer\[205\]~233\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[205]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[237\] testBuffer\[237\]~_emulated testBuffer\[237\]~237 " "Register \"testBuffer\[237\]\" is converted into an equivalent circuit using register \"testBuffer\[237\]~_emulated\" and latch \"testBuffer\[237\]~237\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[237]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[157\] testBuffer\[157\]~_emulated testBuffer\[157\]~241 " "Register \"testBuffer\[157\]\" is converted into an equivalent circuit using register \"testBuffer\[157\]~_emulated\" and latch \"testBuffer\[157\]~241\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[157]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[189\] testBuffer\[189\]~_emulated testBuffer\[189\]~245 " "Register \"testBuffer\[189\]\" is converted into an equivalent circuit using register \"testBuffer\[189\]~_emulated\" and latch \"testBuffer\[189\]~245\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[189]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[221\] testBuffer\[221\]~_emulated testBuffer\[221\]~249 " "Register \"testBuffer\[221\]\" is converted into an equivalent circuit using register \"testBuffer\[221\]~_emulated\" and latch \"testBuffer\[221\]~249\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[221]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[253\] testBuffer\[253\]~_emulated testBuffer\[253\]~253 " "Register \"testBuffer\[253\]\" is converted into an equivalent circuit using register \"testBuffer\[253\]~_emulated\" and latch \"testBuffer\[253\]~253\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[253]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[0\] testBuffer\[0\]~_emulated testBuffer\[0\]~257 " "Register \"testBuffer\[0\]\" is converted into an equivalent circuit using register \"testBuffer\[0\]~_emulated\" and latch \"testBuffer\[0\]~257\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[128\] testBuffer\[128\]~_emulated testBuffer\[128\]~261 " "Register \"testBuffer\[128\]\" is converted into an equivalent circuit using register \"testBuffer\[128\]~_emulated\" and latch \"testBuffer\[128\]~261\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[128]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[4\] testBuffer\[4\]~_emulated testBuffer\[4\]~265 " "Register \"testBuffer\[4\]\" is converted into an equivalent circuit using register \"testBuffer\[4\]~_emulated\" and latch \"testBuffer\[4\]~265\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[132\] testBuffer\[132\]~_emulated testBuffer\[132\]~269 " "Register \"testBuffer\[132\]\" is converted into an equivalent circuit using register \"testBuffer\[132\]~_emulated\" and latch \"testBuffer\[132\]~269\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[132]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[16\] testBuffer\[16\]~_emulated testBuffer\[16\]~273 " "Register \"testBuffer\[16\]\" is converted into an equivalent circuit using register \"testBuffer\[16\]~_emulated\" and latch \"testBuffer\[16\]~273\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[144\] testBuffer\[144\]~_emulated testBuffer\[144\]~277 " "Register \"testBuffer\[144\]\" is converted into an equivalent circuit using register \"testBuffer\[144\]~_emulated\" and latch \"testBuffer\[144\]~277\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[144]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[20\] testBuffer\[20\]~_emulated testBuffer\[20\]~281 " "Register \"testBuffer\[20\]\" is converted into an equivalent circuit using register \"testBuffer\[20\]~_emulated\" and latch \"testBuffer\[20\]~281\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[148\] testBuffer\[148\]~_emulated testBuffer\[148\]~285 " "Register \"testBuffer\[148\]\" is converted into an equivalent circuit using register \"testBuffer\[148\]~_emulated\" and latch \"testBuffer\[148\]~285\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[148]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[32\] testBuffer\[32\]~_emulated testBuffer\[32\]~289 " "Register \"testBuffer\[32\]\" is converted into an equivalent circuit using register \"testBuffer\[32\]~_emulated\" and latch \"testBuffer\[32\]~289\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[160\] testBuffer\[160\]~_emulated testBuffer\[160\]~293 " "Register \"testBuffer\[160\]\" is converted into an equivalent circuit using register \"testBuffer\[160\]~_emulated\" and latch \"testBuffer\[160\]~293\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[160]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[36\] testBuffer\[36\]~_emulated testBuffer\[36\]~297 " "Register \"testBuffer\[36\]\" is converted into an equivalent circuit using register \"testBuffer\[36\]~_emulated\" and latch \"testBuffer\[36\]~297\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[164\] testBuffer\[164\]~_emulated testBuffer\[164\]~301 " "Register \"testBuffer\[164\]\" is converted into an equivalent circuit using register \"testBuffer\[164\]~_emulated\" and latch \"testBuffer\[164\]~301\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[164]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[48\] testBuffer\[48\]~_emulated testBuffer\[48\]~305 " "Register \"testBuffer\[48\]\" is converted into an equivalent circuit using register \"testBuffer\[48\]~_emulated\" and latch \"testBuffer\[48\]~305\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[176\] testBuffer\[176\]~_emulated testBuffer\[176\]~309 " "Register \"testBuffer\[176\]\" is converted into an equivalent circuit using register \"testBuffer\[176\]~_emulated\" and latch \"testBuffer\[176\]~309\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[176]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[52\] testBuffer\[52\]~_emulated testBuffer\[52\]~313 " "Register \"testBuffer\[52\]\" is converted into an equivalent circuit using register \"testBuffer\[52\]~_emulated\" and latch \"testBuffer\[52\]~313\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[180\] testBuffer\[180\]~_emulated testBuffer\[180\]~317 " "Register \"testBuffer\[180\]\" is converted into an equivalent circuit using register \"testBuffer\[180\]~_emulated\" and latch \"testBuffer\[180\]~317\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[180]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[64\] testBuffer\[64\]~_emulated testBuffer\[64\]~321 " "Register \"testBuffer\[64\]\" is converted into an equivalent circuit using register \"testBuffer\[64\]~_emulated\" and latch \"testBuffer\[64\]~321\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[64]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[192\] testBuffer\[192\]~_emulated testBuffer\[192\]~325 " "Register \"testBuffer\[192\]\" is converted into an equivalent circuit using register \"testBuffer\[192\]~_emulated\" and latch \"testBuffer\[192\]~325\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[192]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[68\] testBuffer\[68\]~_emulated testBuffer\[68\]~329 " "Register \"testBuffer\[68\]\" is converted into an equivalent circuit using register \"testBuffer\[68\]~_emulated\" and latch \"testBuffer\[68\]~329\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[68]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[196\] testBuffer\[196\]~_emulated testBuffer\[196\]~333 " "Register \"testBuffer\[196\]\" is converted into an equivalent circuit using register \"testBuffer\[196\]~_emulated\" and latch \"testBuffer\[196\]~333\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[196]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[80\] testBuffer\[80\]~_emulated testBuffer\[80\]~337 " "Register \"testBuffer\[80\]\" is converted into an equivalent circuit using register \"testBuffer\[80\]~_emulated\" and latch \"testBuffer\[80\]~337\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[80]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[208\] testBuffer\[208\]~_emulated testBuffer\[208\]~341 " "Register \"testBuffer\[208\]\" is converted into an equivalent circuit using register \"testBuffer\[208\]~_emulated\" and latch \"testBuffer\[208\]~341\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[208]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[84\] testBuffer\[84\]~_emulated testBuffer\[84\]~345 " "Register \"testBuffer\[84\]\" is converted into an equivalent circuit using register \"testBuffer\[84\]~_emulated\" and latch \"testBuffer\[84\]~345\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[84]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[212\] testBuffer\[212\]~_emulated testBuffer\[212\]~349 " "Register \"testBuffer\[212\]\" is converted into an equivalent circuit using register \"testBuffer\[212\]~_emulated\" and latch \"testBuffer\[212\]~349\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[212]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[96\] testBuffer\[96\]~_emulated testBuffer\[96\]~353 " "Register \"testBuffer\[96\]\" is converted into an equivalent circuit using register \"testBuffer\[96\]~_emulated\" and latch \"testBuffer\[96\]~353\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[96]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[224\] testBuffer\[224\]~_emulated testBuffer\[224\]~357 " "Register \"testBuffer\[224\]\" is converted into an equivalent circuit using register \"testBuffer\[224\]~_emulated\" and latch \"testBuffer\[224\]~357\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[224]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[100\] testBuffer\[100\]~_emulated testBuffer\[100\]~361 " "Register \"testBuffer\[100\]\" is converted into an equivalent circuit using register \"testBuffer\[100\]~_emulated\" and latch \"testBuffer\[100\]~361\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[100]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[228\] testBuffer\[228\]~_emulated testBuffer\[228\]~365 " "Register \"testBuffer\[228\]\" is converted into an equivalent circuit using register \"testBuffer\[228\]~_emulated\" and latch \"testBuffer\[228\]~365\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[228]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[112\] testBuffer\[112\]~_emulated testBuffer\[112\]~369 " "Register \"testBuffer\[112\]\" is converted into an equivalent circuit using register \"testBuffer\[112\]~_emulated\" and latch \"testBuffer\[112\]~369\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[112]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[240\] testBuffer\[240\]~_emulated testBuffer\[240\]~373 " "Register \"testBuffer\[240\]\" is converted into an equivalent circuit using register \"testBuffer\[240\]~_emulated\" and latch \"testBuffer\[240\]~373\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[240]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[116\] testBuffer\[116\]~_emulated testBuffer\[116\]~377 " "Register \"testBuffer\[116\]\" is converted into an equivalent circuit using register \"testBuffer\[116\]~_emulated\" and latch \"testBuffer\[116\]~377\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[116]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[244\] testBuffer\[244\]~_emulated testBuffer\[244\]~381 " "Register \"testBuffer\[244\]\" is converted into an equivalent circuit using register \"testBuffer\[244\]~_emulated\" and latch \"testBuffer\[244\]~381\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[244]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[8\] testBuffer\[8\]~_emulated testBuffer\[8\]~385 " "Register \"testBuffer\[8\]\" is converted into an equivalent circuit using register \"testBuffer\[8\]~_emulated\" and latch \"testBuffer\[8\]~385\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[136\] testBuffer\[136\]~_emulated testBuffer\[136\]~389 " "Register \"testBuffer\[136\]\" is converted into an equivalent circuit using register \"testBuffer\[136\]~_emulated\" and latch \"testBuffer\[136\]~389\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[136]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[12\] testBuffer\[12\]~_emulated testBuffer\[12\]~393 " "Register \"testBuffer\[12\]\" is converted into an equivalent circuit using register \"testBuffer\[12\]~_emulated\" and latch \"testBuffer\[12\]~393\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[140\] testBuffer\[140\]~_emulated testBuffer\[140\]~397 " "Register \"testBuffer\[140\]\" is converted into an equivalent circuit using register \"testBuffer\[140\]~_emulated\" and latch \"testBuffer\[140\]~397\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[140]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[24\] testBuffer\[24\]~_emulated testBuffer\[24\]~401 " "Register \"testBuffer\[24\]\" is converted into an equivalent circuit using register \"testBuffer\[24\]~_emulated\" and latch \"testBuffer\[24\]~401\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[152\] testBuffer\[152\]~_emulated testBuffer\[152\]~405 " "Register \"testBuffer\[152\]\" is converted into an equivalent circuit using register \"testBuffer\[152\]~_emulated\" and latch \"testBuffer\[152\]~405\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[152]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[28\] testBuffer\[28\]~_emulated testBuffer\[28\]~409 " "Register \"testBuffer\[28\]\" is converted into an equivalent circuit using register \"testBuffer\[28\]~_emulated\" and latch \"testBuffer\[28\]~409\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[156\] testBuffer\[156\]~_emulated testBuffer\[156\]~413 " "Register \"testBuffer\[156\]\" is converted into an equivalent circuit using register \"testBuffer\[156\]~_emulated\" and latch \"testBuffer\[156\]~413\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[156]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[40\] testBuffer\[40\]~_emulated testBuffer\[40\]~417 " "Register \"testBuffer\[40\]\" is converted into an equivalent circuit using register \"testBuffer\[40\]~_emulated\" and latch \"testBuffer\[40\]~417\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[168\] testBuffer\[168\]~_emulated testBuffer\[168\]~421 " "Register \"testBuffer\[168\]\" is converted into an equivalent circuit using register \"testBuffer\[168\]~_emulated\" and latch \"testBuffer\[168\]~421\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[168]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[44\] testBuffer\[44\]~_emulated testBuffer\[44\]~425 " "Register \"testBuffer\[44\]\" is converted into an equivalent circuit using register \"testBuffer\[44\]~_emulated\" and latch \"testBuffer\[44\]~425\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[172\] testBuffer\[172\]~_emulated testBuffer\[172\]~429 " "Register \"testBuffer\[172\]\" is converted into an equivalent circuit using register \"testBuffer\[172\]~_emulated\" and latch \"testBuffer\[172\]~429\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[172]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[56\] testBuffer\[56\]~_emulated testBuffer\[56\]~433 " "Register \"testBuffer\[56\]\" is converted into an equivalent circuit using register \"testBuffer\[56\]~_emulated\" and latch \"testBuffer\[56\]~433\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[184\] testBuffer\[184\]~_emulated testBuffer\[184\]~437 " "Register \"testBuffer\[184\]\" is converted into an equivalent circuit using register \"testBuffer\[184\]~_emulated\" and latch \"testBuffer\[184\]~437\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[184]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[60\] testBuffer\[60\]~_emulated testBuffer\[60\]~441 " "Register \"testBuffer\[60\]\" is converted into an equivalent circuit using register \"testBuffer\[60\]~_emulated\" and latch \"testBuffer\[60\]~441\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[188\] testBuffer\[188\]~_emulated testBuffer\[188\]~445 " "Register \"testBuffer\[188\]\" is converted into an equivalent circuit using register \"testBuffer\[188\]~_emulated\" and latch \"testBuffer\[188\]~445\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[188]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[72\] testBuffer\[72\]~_emulated testBuffer\[72\]~449 " "Register \"testBuffer\[72\]\" is converted into an equivalent circuit using register \"testBuffer\[72\]~_emulated\" and latch \"testBuffer\[72\]~449\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[72]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[200\] testBuffer\[200\]~_emulated testBuffer\[200\]~453 " "Register \"testBuffer\[200\]\" is converted into an equivalent circuit using register \"testBuffer\[200\]~_emulated\" and latch \"testBuffer\[200\]~453\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[200]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[76\] testBuffer\[76\]~_emulated testBuffer\[76\]~457 " "Register \"testBuffer\[76\]\" is converted into an equivalent circuit using register \"testBuffer\[76\]~_emulated\" and latch \"testBuffer\[76\]~457\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[76]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[204\] testBuffer\[204\]~_emulated testBuffer\[204\]~461 " "Register \"testBuffer\[204\]\" is converted into an equivalent circuit using register \"testBuffer\[204\]~_emulated\" and latch \"testBuffer\[204\]~461\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[204]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[88\] testBuffer\[88\]~_emulated testBuffer\[88\]~465 " "Register \"testBuffer\[88\]\" is converted into an equivalent circuit using register \"testBuffer\[88\]~_emulated\" and latch \"testBuffer\[88\]~465\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[88]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[216\] testBuffer\[216\]~_emulated testBuffer\[216\]~469 " "Register \"testBuffer\[216\]\" is converted into an equivalent circuit using register \"testBuffer\[216\]~_emulated\" and latch \"testBuffer\[216\]~469\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[216]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[92\] testBuffer\[92\]~_emulated testBuffer\[92\]~473 " "Register \"testBuffer\[92\]\" is converted into an equivalent circuit using register \"testBuffer\[92\]~_emulated\" and latch \"testBuffer\[92\]~473\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[92]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[220\] testBuffer\[220\]~_emulated testBuffer\[220\]~477 " "Register \"testBuffer\[220\]\" is converted into an equivalent circuit using register \"testBuffer\[220\]~_emulated\" and latch \"testBuffer\[220\]~477\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[220]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[104\] testBuffer\[104\]~_emulated testBuffer\[104\]~481 " "Register \"testBuffer\[104\]\" is converted into an equivalent circuit using register \"testBuffer\[104\]~_emulated\" and latch \"testBuffer\[104\]~481\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[104]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[232\] testBuffer\[232\]~_emulated testBuffer\[232\]~485 " "Register \"testBuffer\[232\]\" is converted into an equivalent circuit using register \"testBuffer\[232\]~_emulated\" and latch \"testBuffer\[232\]~485\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[232]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[108\] testBuffer\[108\]~_emulated testBuffer\[108\]~489 " "Register \"testBuffer\[108\]\" is converted into an equivalent circuit using register \"testBuffer\[108\]~_emulated\" and latch \"testBuffer\[108\]~489\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[108]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[236\] testBuffer\[236\]~_emulated testBuffer\[236\]~493 " "Register \"testBuffer\[236\]\" is converted into an equivalent circuit using register \"testBuffer\[236\]~_emulated\" and latch \"testBuffer\[236\]~493\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[236]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[120\] testBuffer\[120\]~_emulated testBuffer\[120\]~497 " "Register \"testBuffer\[120\]\" is converted into an equivalent circuit using register \"testBuffer\[120\]~_emulated\" and latch \"testBuffer\[120\]~497\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[120]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[248\] testBuffer\[248\]~_emulated testBuffer\[248\]~501 " "Register \"testBuffer\[248\]\" is converted into an equivalent circuit using register \"testBuffer\[248\]~_emulated\" and latch \"testBuffer\[248\]~501\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[248]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[124\] testBuffer\[124\]~_emulated testBuffer\[124\]~505 " "Register \"testBuffer\[124\]\" is converted into an equivalent circuit using register \"testBuffer\[124\]~_emulated\" and latch \"testBuffer\[124\]~505\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[124]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[252\] testBuffer\[252\]~_emulated testBuffer\[252\]~509 " "Register \"testBuffer\[252\]\" is converted into an equivalent circuit using register \"testBuffer\[252\]~_emulated\" and latch \"testBuffer\[252\]~509\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[252]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[2\] testBuffer\[2\]~_emulated testBuffer\[2\]~513 " "Register \"testBuffer\[2\]\" is converted into an equivalent circuit using register \"testBuffer\[2\]~_emulated\" and latch \"testBuffer\[2\]~513\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[10\] testBuffer\[10\]~_emulated testBuffer\[10\]~517 " "Register \"testBuffer\[10\]\" is converted into an equivalent circuit using register \"testBuffer\[10\]~_emulated\" and latch \"testBuffer\[10\]~517\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[66\] testBuffer\[66\]~_emulated testBuffer\[66\]~521 " "Register \"testBuffer\[66\]\" is converted into an equivalent circuit using register \"testBuffer\[66\]~_emulated\" and latch \"testBuffer\[66\]~521\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[66]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[74\] testBuffer\[74\]~_emulated testBuffer\[74\]~525 " "Register \"testBuffer\[74\]\" is converted into an equivalent circuit using register \"testBuffer\[74\]~_emulated\" and latch \"testBuffer\[74\]~525\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[74]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[130\] testBuffer\[130\]~_emulated testBuffer\[130\]~529 " "Register \"testBuffer\[130\]\" is converted into an equivalent circuit using register \"testBuffer\[130\]~_emulated\" and latch \"testBuffer\[130\]~529\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[130]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[138\] testBuffer\[138\]~_emulated testBuffer\[138\]~533 " "Register \"testBuffer\[138\]\" is converted into an equivalent circuit using register \"testBuffer\[138\]~_emulated\" and latch \"testBuffer\[138\]~533\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[138]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[194\] testBuffer\[194\]~_emulated testBuffer\[194\]~537 " "Register \"testBuffer\[194\]\" is converted into an equivalent circuit using register \"testBuffer\[194\]~_emulated\" and latch \"testBuffer\[194\]~537\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[194]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[202\] testBuffer\[202\]~_emulated testBuffer\[202\]~541 " "Register \"testBuffer\[202\]\" is converted into an equivalent circuit using register \"testBuffer\[202\]~_emulated\" and latch \"testBuffer\[202\]~541\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[202]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[6\] testBuffer\[6\]~_emulated testBuffer\[6\]~545 " "Register \"testBuffer\[6\]\" is converted into an equivalent circuit using register \"testBuffer\[6\]~_emulated\" and latch \"testBuffer\[6\]~545\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[14\] testBuffer\[14\]~_emulated testBuffer\[14\]~549 " "Register \"testBuffer\[14\]\" is converted into an equivalent circuit using register \"testBuffer\[14\]~_emulated\" and latch \"testBuffer\[14\]~549\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[70\] testBuffer\[70\]~_emulated testBuffer\[70\]~553 " "Register \"testBuffer\[70\]\" is converted into an equivalent circuit using register \"testBuffer\[70\]~_emulated\" and latch \"testBuffer\[70\]~553\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[70]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[78\] testBuffer\[78\]~_emulated testBuffer\[78\]~557 " "Register \"testBuffer\[78\]\" is converted into an equivalent circuit using register \"testBuffer\[78\]~_emulated\" and latch \"testBuffer\[78\]~557\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[78]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[134\] testBuffer\[134\]~_emulated testBuffer\[134\]~561 " "Register \"testBuffer\[134\]\" is converted into an equivalent circuit using register \"testBuffer\[134\]~_emulated\" and latch \"testBuffer\[134\]~561\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[134]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[142\] testBuffer\[142\]~_emulated testBuffer\[142\]~565 " "Register \"testBuffer\[142\]\" is converted into an equivalent circuit using register \"testBuffer\[142\]~_emulated\" and latch \"testBuffer\[142\]~565\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[142]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[198\] testBuffer\[198\]~_emulated testBuffer\[198\]~569 " "Register \"testBuffer\[198\]\" is converted into an equivalent circuit using register \"testBuffer\[198\]~_emulated\" and latch \"testBuffer\[198\]~569\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[198]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[206\] testBuffer\[206\]~_emulated testBuffer\[206\]~573 " "Register \"testBuffer\[206\]\" is converted into an equivalent circuit using register \"testBuffer\[206\]~_emulated\" and latch \"testBuffer\[206\]~573\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[206]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[18\] testBuffer\[18\]~_emulated testBuffer\[18\]~577 " "Register \"testBuffer\[18\]\" is converted into an equivalent circuit using register \"testBuffer\[18\]~_emulated\" and latch \"testBuffer\[18\]~577\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[26\] testBuffer\[26\]~_emulated testBuffer\[26\]~581 " "Register \"testBuffer\[26\]\" is converted into an equivalent circuit using register \"testBuffer\[26\]~_emulated\" and latch \"testBuffer\[26\]~581\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[82\] testBuffer\[82\]~_emulated testBuffer\[82\]~585 " "Register \"testBuffer\[82\]\" is converted into an equivalent circuit using register \"testBuffer\[82\]~_emulated\" and latch \"testBuffer\[82\]~585\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[82]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[90\] testBuffer\[90\]~_emulated testBuffer\[90\]~589 " "Register \"testBuffer\[90\]\" is converted into an equivalent circuit using register \"testBuffer\[90\]~_emulated\" and latch \"testBuffer\[90\]~589\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[90]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[146\] testBuffer\[146\]~_emulated testBuffer\[146\]~593 " "Register \"testBuffer\[146\]\" is converted into an equivalent circuit using register \"testBuffer\[146\]~_emulated\" and latch \"testBuffer\[146\]~593\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[146]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[154\] testBuffer\[154\]~_emulated testBuffer\[154\]~597 " "Register \"testBuffer\[154\]\" is converted into an equivalent circuit using register \"testBuffer\[154\]~_emulated\" and latch \"testBuffer\[154\]~597\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[154]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[210\] testBuffer\[210\]~_emulated testBuffer\[210\]~601 " "Register \"testBuffer\[210\]\" is converted into an equivalent circuit using register \"testBuffer\[210\]~_emulated\" and latch \"testBuffer\[210\]~601\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[210]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[218\] testBuffer\[218\]~_emulated testBuffer\[218\]~605 " "Register \"testBuffer\[218\]\" is converted into an equivalent circuit using register \"testBuffer\[218\]~_emulated\" and latch \"testBuffer\[218\]~605\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[218]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[22\] testBuffer\[22\]~_emulated testBuffer\[22\]~609 " "Register \"testBuffer\[22\]\" is converted into an equivalent circuit using register \"testBuffer\[22\]~_emulated\" and latch \"testBuffer\[22\]~609\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[30\] testBuffer\[30\]~_emulated testBuffer\[30\]~613 " "Register \"testBuffer\[30\]\" is converted into an equivalent circuit using register \"testBuffer\[30\]~_emulated\" and latch \"testBuffer\[30\]~613\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[86\] testBuffer\[86\]~_emulated testBuffer\[86\]~617 " "Register \"testBuffer\[86\]\" is converted into an equivalent circuit using register \"testBuffer\[86\]~_emulated\" and latch \"testBuffer\[86\]~617\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[86]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[94\] testBuffer\[94\]~_emulated testBuffer\[94\]~621 " "Register \"testBuffer\[94\]\" is converted into an equivalent circuit using register \"testBuffer\[94\]~_emulated\" and latch \"testBuffer\[94\]~621\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[94]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[150\] testBuffer\[150\]~_emulated testBuffer\[150\]~625 " "Register \"testBuffer\[150\]\" is converted into an equivalent circuit using register \"testBuffer\[150\]~_emulated\" and latch \"testBuffer\[150\]~625\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[150]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[158\] testBuffer\[158\]~_emulated testBuffer\[158\]~629 " "Register \"testBuffer\[158\]\" is converted into an equivalent circuit using register \"testBuffer\[158\]~_emulated\" and latch \"testBuffer\[158\]~629\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[158]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[214\] testBuffer\[214\]~_emulated testBuffer\[214\]~633 " "Register \"testBuffer\[214\]\" is converted into an equivalent circuit using register \"testBuffer\[214\]~_emulated\" and latch \"testBuffer\[214\]~633\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[214]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[222\] testBuffer\[222\]~_emulated testBuffer\[222\]~637 " "Register \"testBuffer\[222\]\" is converted into an equivalent circuit using register \"testBuffer\[222\]~_emulated\" and latch \"testBuffer\[222\]~637\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[222]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[34\] testBuffer\[34\]~_emulated testBuffer\[34\]~641 " "Register \"testBuffer\[34\]\" is converted into an equivalent circuit using register \"testBuffer\[34\]~_emulated\" and latch \"testBuffer\[34\]~641\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[42\] testBuffer\[42\]~_emulated testBuffer\[42\]~645 " "Register \"testBuffer\[42\]\" is converted into an equivalent circuit using register \"testBuffer\[42\]~_emulated\" and latch \"testBuffer\[42\]~645\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[98\] testBuffer\[98\]~_emulated testBuffer\[98\]~649 " "Register \"testBuffer\[98\]\" is converted into an equivalent circuit using register \"testBuffer\[98\]~_emulated\" and latch \"testBuffer\[98\]~649\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[98]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[106\] testBuffer\[106\]~_emulated testBuffer\[106\]~653 " "Register \"testBuffer\[106\]\" is converted into an equivalent circuit using register \"testBuffer\[106\]~_emulated\" and latch \"testBuffer\[106\]~653\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[106]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[162\] testBuffer\[162\]~_emulated testBuffer\[162\]~657 " "Register \"testBuffer\[162\]\" is converted into an equivalent circuit using register \"testBuffer\[162\]~_emulated\" and latch \"testBuffer\[162\]~657\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[162]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[170\] testBuffer\[170\]~_emulated testBuffer\[170\]~661 " "Register \"testBuffer\[170\]\" is converted into an equivalent circuit using register \"testBuffer\[170\]~_emulated\" and latch \"testBuffer\[170\]~661\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[170]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[226\] testBuffer\[226\]~_emulated testBuffer\[226\]~665 " "Register \"testBuffer\[226\]\" is converted into an equivalent circuit using register \"testBuffer\[226\]~_emulated\" and latch \"testBuffer\[226\]~665\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[226]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[234\] testBuffer\[234\]~_emulated testBuffer\[234\]~669 " "Register \"testBuffer\[234\]\" is converted into an equivalent circuit using register \"testBuffer\[234\]~_emulated\" and latch \"testBuffer\[234\]~669\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[234]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[38\] testBuffer\[38\]~_emulated testBuffer\[38\]~673 " "Register \"testBuffer\[38\]\" is converted into an equivalent circuit using register \"testBuffer\[38\]~_emulated\" and latch \"testBuffer\[38\]~673\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[46\] testBuffer\[46\]~_emulated testBuffer\[46\]~677 " "Register \"testBuffer\[46\]\" is converted into an equivalent circuit using register \"testBuffer\[46\]~_emulated\" and latch \"testBuffer\[46\]~677\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[102\] testBuffer\[102\]~_emulated testBuffer\[102\]~681 " "Register \"testBuffer\[102\]\" is converted into an equivalent circuit using register \"testBuffer\[102\]~_emulated\" and latch \"testBuffer\[102\]~681\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[102]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[110\] testBuffer\[110\]~_emulated testBuffer\[110\]~685 " "Register \"testBuffer\[110\]\" is converted into an equivalent circuit using register \"testBuffer\[110\]~_emulated\" and latch \"testBuffer\[110\]~685\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[110]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[166\] testBuffer\[166\]~_emulated testBuffer\[166\]~689 " "Register \"testBuffer\[166\]\" is converted into an equivalent circuit using register \"testBuffer\[166\]~_emulated\" and latch \"testBuffer\[166\]~689\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[166]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[174\] testBuffer\[174\]~_emulated testBuffer\[174\]~693 " "Register \"testBuffer\[174\]\" is converted into an equivalent circuit using register \"testBuffer\[174\]~_emulated\" and latch \"testBuffer\[174\]~693\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[174]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[230\] testBuffer\[230\]~_emulated testBuffer\[230\]~697 " "Register \"testBuffer\[230\]\" is converted into an equivalent circuit using register \"testBuffer\[230\]~_emulated\" and latch \"testBuffer\[230\]~697\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[230]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[238\] testBuffer\[238\]~_emulated testBuffer\[238\]~701 " "Register \"testBuffer\[238\]\" is converted into an equivalent circuit using register \"testBuffer\[238\]~_emulated\" and latch \"testBuffer\[238\]~701\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[238]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[50\] testBuffer\[50\]~_emulated testBuffer\[50\]~705 " "Register \"testBuffer\[50\]\" is converted into an equivalent circuit using register \"testBuffer\[50\]~_emulated\" and latch \"testBuffer\[50\]~705\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[178\] testBuffer\[178\]~_emulated testBuffer\[178\]~709 " "Register \"testBuffer\[178\]\" is converted into an equivalent circuit using register \"testBuffer\[178\]~_emulated\" and latch \"testBuffer\[178\]~709\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[178]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[54\] testBuffer\[54\]~_emulated testBuffer\[54\]~713 " "Register \"testBuffer\[54\]\" is converted into an equivalent circuit using register \"testBuffer\[54\]~_emulated\" and latch \"testBuffer\[54\]~713\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[182\] testBuffer\[182\]~_emulated testBuffer\[182\]~717 " "Register \"testBuffer\[182\]\" is converted into an equivalent circuit using register \"testBuffer\[182\]~_emulated\" and latch \"testBuffer\[182\]~717\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[182]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[58\] testBuffer\[58\]~_emulated testBuffer\[58\]~721 " "Register \"testBuffer\[58\]\" is converted into an equivalent circuit using register \"testBuffer\[58\]~_emulated\" and latch \"testBuffer\[58\]~721\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[186\] testBuffer\[186\]~_emulated testBuffer\[186\]~725 " "Register \"testBuffer\[186\]\" is converted into an equivalent circuit using register \"testBuffer\[186\]~_emulated\" and latch \"testBuffer\[186\]~725\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[186]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[62\] testBuffer\[62\]~_emulated testBuffer\[62\]~729 " "Register \"testBuffer\[62\]\" is converted into an equivalent circuit using register \"testBuffer\[62\]~_emulated\" and latch \"testBuffer\[62\]~729\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[190\] testBuffer\[190\]~_emulated testBuffer\[190\]~733 " "Register \"testBuffer\[190\]\" is converted into an equivalent circuit using register \"testBuffer\[190\]~_emulated\" and latch \"testBuffer\[190\]~733\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[190]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[114\] testBuffer\[114\]~_emulated testBuffer\[114\]~737 " "Register \"testBuffer\[114\]\" is converted into an equivalent circuit using register \"testBuffer\[114\]~_emulated\" and latch \"testBuffer\[114\]~737\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[114]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[242\] testBuffer\[242\]~_emulated testBuffer\[242\]~741 " "Register \"testBuffer\[242\]\" is converted into an equivalent circuit using register \"testBuffer\[242\]~_emulated\" and latch \"testBuffer\[242\]~741\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[242]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[118\] testBuffer\[118\]~_emulated testBuffer\[118\]~745 " "Register \"testBuffer\[118\]\" is converted into an equivalent circuit using register \"testBuffer\[118\]~_emulated\" and latch \"testBuffer\[118\]~745\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[118]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[246\] testBuffer\[246\]~_emulated testBuffer\[246\]~749 " "Register \"testBuffer\[246\]\" is converted into an equivalent circuit using register \"testBuffer\[246\]~_emulated\" and latch \"testBuffer\[246\]~749\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[246]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[122\] testBuffer\[122\]~_emulated testBuffer\[122\]~753 " "Register \"testBuffer\[122\]\" is converted into an equivalent circuit using register \"testBuffer\[122\]~_emulated\" and latch \"testBuffer\[122\]~753\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[122]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[250\] testBuffer\[250\]~_emulated testBuffer\[250\]~757 " "Register \"testBuffer\[250\]\" is converted into an equivalent circuit using register \"testBuffer\[250\]~_emulated\" and latch \"testBuffer\[250\]~757\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[250]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[126\] testBuffer\[126\]~_emulated testBuffer\[126\]~761 " "Register \"testBuffer\[126\]\" is converted into an equivalent circuit using register \"testBuffer\[126\]~_emulated\" and latch \"testBuffer\[126\]~761\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[126]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "testBuffer\[254\] testBuffer\[254\]~_emulated testBuffer\[254\]~765 " "Register \"testBuffer\[254\]\" is converted into an equivalent circuit using register \"testBuffer\[254\]~_emulated\" and latch \"testBuffer\[254\]~765\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489429903422 "|lab5TopLevel|testBuffer[254]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1489429903422 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429905352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429905352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429905352 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1489429905352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489429905352 "|lab5TopLevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1489429905352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429905662 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO_0\[2\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO_0\[2\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489429905972 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO_0\[4\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO_0\[4\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489429905972 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] GPIO_0\[5\] " "Output pin \"LEDR\[8\]\" driven by bidirectional pin \"GPIO_0\[5\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1489429905972 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "263 " "263 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489429907852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429908592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489429911382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489429911382 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab5TopLevel.v" "" { Text "C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489429911882 "|lab5TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1489429911882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4801 " "Implemented 4801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489429911902 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489429911902 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1489429911902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4422 " "Implemented 4422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489429911902 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1489429911902 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1489429911902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489429911902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1125 " "Peak virtual memory: 1125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489429912022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 11:31:52 2017 " "Processing ended: Mon Mar 13 11:31:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489429912022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489429912022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489429912022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489429912022 ""}
