Analysis & Synthesis report for cpu
Thu Oct 13 20:10:40 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |cpu|uc:unit_control|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: regn:reg0
 14. Parameter Settings for User Entity Instance: regn:reg1
 15. Parameter Settings for User Entity Instance: regn:reg2
 16. Parameter Settings for User Entity Instance: regn:reg3
 17. Parameter Settings for User Entity Instance: regn:regsys
 18. Parameter Settings for User Entity Instance: regn:regtemp0
 19. Parameter Settings for User Entity Instance: regn:regtemp1
 20. Parameter Settings for User Entity Instance: trin:tri_imed
 21. Parameter Settings for User Entity Instance: trin:tri_r0
 22. Parameter Settings for User Entity Instance: trin:tri_r1
 23. Parameter Settings for User Entity Instance: trin:tri_r2
 24. Parameter Settings for User Entity Instance: trin:tri_r3
 25. Parameter Settings for User Entity Instance: trin:tri_rsys
 26. Parameter Settings for User Entity Instance: trin:tri_rtemp0
 27. Parameter Settings for User Entity Instance: trin:tri_rtemp1
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Oct 13 20:10:40 2016       ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; cpu                                         ;
; Top-level Entity Name       ; cpu                                         ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 223                                         ;
; Total pins                  ; 154                                         ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; cpu                ; cpu                ;
; Family name                                                                ; MAX II             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                       ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+
; alu_component.vhd                ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd ;         ;
; components.vhd                   ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/components.vhd    ;         ;
; uc.vhd                           ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/uc.vhd            ;         ;
; trin.vhd                         ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd          ;         ;
; regn.vhd                         ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/regn.vhd          ;         ;
; cpu.vhd                          ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd           ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 223   ;
;     -- Combinational with no register       ; 94    ;
;     -- Register only                        ; 105   ;
;     -- Combinational with a register        ; 24    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 87    ;
;     -- 3 input functions                    ; 12    ;
;     -- 2 input functions                    ; 19    ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 223   ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 129   ;
; I/O pins                                    ; 154   ;
; Maximum fan-out node                        ; Clock ;
; Maximum fan-out                             ; 129   ;
; Total fan-out                               ; 793   ;
; Average fan-out                             ; 2.10  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name  ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------+-------------+--------------+
; |cpu                       ; 223 (0)     ; 129          ; 0          ; 154  ; 0            ; 94 (0)       ; 105 (0)           ; 24 (0)           ; 0 (0)           ; 0 (0)      ; |cpu                 ; cpu         ; work         ;
;    |regn:reg0|             ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|regn:reg0       ; regn        ; work         ;
;    |regn:reg1|             ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|regn:reg1       ; regn        ; work         ;
;    |regn:reg2|             ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|regn:reg2       ; regn        ; work         ;
;    |regn:reg3|             ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|regn:reg3       ; regn        ; work         ;
;    |regn:regsys|           ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|regn:regsys     ; regn        ; work         ;
;    |regn:regtemp0|         ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|regn:regtemp0   ; regn        ; work         ;
;    |trin:tri_rtemp0|       ; 82 (82)     ; 0            ; 0          ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |cpu|trin:tri_rtemp0 ; trin        ; work         ;
;    |uc:unit_control|       ; 45 (45)     ; 33           ; 0          ; 0    ; 0            ; 12 (12)      ; 9 (9)             ; 24 (24)          ; 0 (0)           ; 0 (0)      ; |cpu|uc:unit_control ; uc          ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpu|uc:unit_control|state                                                                                                                                                ;
+-----------------+------------+-----------+------------+-----------+-----------------+----------------+--------------+--------------+--------------+-----------+------------+--------------+
; Name            ; state.SUBI ; state.SUB ; state.ADDI ; state.ADD ; state.ARITH_OUT ; state.ARITH_IN ; state.XCHG_3 ; state.XCHG_2 ; state.XCHG_1 ; state.MOV ; state.MOVI ; state.DECODE ;
+-----------------+------------+-----------+------------+-----------+-----------------+----------------+--------------+--------------+--------------+-----------+------------+--------------+
; state.DECODE    ; 0          ; 0         ; 0          ; 0         ; 0               ; 0              ; 0            ; 0            ; 0            ; 0         ; 0          ; 0            ;
; state.MOVI      ; 0          ; 0         ; 0          ; 0         ; 0               ; 0              ; 0            ; 0            ; 0            ; 0         ; 1          ; 1            ;
; state.MOV       ; 0          ; 0         ; 0          ; 0         ; 0               ; 0              ; 0            ; 0            ; 0            ; 1         ; 0          ; 1            ;
; state.XCHG_1    ; 0          ; 0         ; 0          ; 0         ; 0               ; 0              ; 0            ; 0            ; 1            ; 0         ; 0          ; 1            ;
; state.XCHG_2    ; 0          ; 0         ; 0          ; 0         ; 0               ; 0              ; 0            ; 1            ; 0            ; 0         ; 0          ; 1            ;
; state.XCHG_3    ; 0          ; 0         ; 0          ; 0         ; 0               ; 0              ; 1            ; 0            ; 0            ; 0         ; 0          ; 1            ;
; state.ARITH_IN  ; 0          ; 0         ; 0          ; 0         ; 0               ; 1              ; 0            ; 0            ; 0            ; 0         ; 0          ; 1            ;
; state.ARITH_OUT ; 0          ; 0         ; 0          ; 0         ; 1               ; 0              ; 0            ; 0            ; 0            ; 0         ; 0          ; 1            ;
; state.ADD       ; 0          ; 0         ; 0          ; 1         ; 0               ; 0              ; 0            ; 0            ; 0            ; 0         ; 0          ; 1            ;
; state.ADDI      ; 0          ; 0         ; 1          ; 0         ; 0               ; 0              ; 0            ; 0            ; 0            ; 0         ; 0          ; 1            ;
; state.SUB       ; 0          ; 1         ; 0          ; 0         ; 0               ; 0              ; 0            ; 0            ; 0            ; 0         ; 0          ; 1            ;
; state.SUBI      ; 1          ; 0         ; 0          ; 0         ; 0               ; 0              ; 0            ; 0            ; 0            ; 0         ; 0          ; 1            ;
+-----------------+------------+-----------+------------+-----------+-----------------+----------------+--------------+--------------+--------------+-----------+------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; uc:unit_control|Rtempout[1]           ; Stuck at GND due to stuck port data_in ;
; uc:unit_control|state.XCHG_2          ; Merged with uc:unit_control|Rsysin     ;
; uc:unit_control|Rtempin[1]            ; Lost fanout                            ;
; uc:unit_control|ULA                   ; Lost fanout                            ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+-----------------------------+---------------------------+----------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------+---------------------------+----------------------------------------+
; uc:unit_control|Rtempout[1] ; Stuck at GND              ; uc:unit_control|ULA                    ;
;                             ; due to stuck port data_in ;                                        ;
+-----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 105   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|uc:unit_control|regSource[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|uc:unit_control|regDest[0]   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cpu|uc:unit_control|Rout[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg0 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:reg3 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:regsys ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:regtemp0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:regtemp1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_imed ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_r0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_r1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_r2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_r3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_rsys ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_rtemp0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trin:tri_rtemp1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 13 20:09:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file alu_component.vhd
    Info (12022): Found design unit 1: alu_component-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd Line: 13
    Info (12023): Found entity 1: alu_component File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file components.vhd
    Info (12022): Found design unit 1: components File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file uc.vhd
    Info (12022): Found design unit 1: uc-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/uc.vhd Line: 19
    Info (12023): Found entity 1: uc File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/uc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file trin.vhd
    Info (12022): Found design unit 1: trin-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 11
    Info (12023): Found entity 1: trin File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regn.vhd
    Info (12022): Found design unit 1: regn-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/regn.vhd Line: 11
    Info (12023): Found entity 1: regn File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/regn.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 12
    Info (12023): Found entity 1: cpu File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 5
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal "r0_stream" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal "r1_stream" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal "r2_stream" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal "r3_stream" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal "rsys_stream" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal "rtemp0_stream" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(9): used implicit default value for signal "rtemp1_stream" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Info (12128): Elaborating entity "uc" for hierarchy "uc:unit_control" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 21
Info (12128): Elaborating entity "alu_component" for hierarchy "alu_component:logical_unit" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 24
Warning (10492): VHDL Process Statement warning at alu_component.vhd(19): signal "dataSource0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd Line: 19
Warning (10492): VHDL Process Statement warning at alu_component.vhd(19): signal "dataSource1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd Line: 19
Warning (10492): VHDL Process Statement warning at alu_component.vhd(21): signal "dataSource0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd Line: 21
Warning (10492): VHDL Process Statement warning at alu_component.vhd(21): signal "dataSource1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/alu_component.vhd Line: 21
Info (12128): Elaborating entity "regn" for hierarchy "regn:reg0" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 27
Info (12128): Elaborating entity "trin" for hierarchy "trin:tri_imed" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 36
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[0]" to the node "BusWires[0]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[1]" to the node "BusWires[1]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[2]" to the node "BusWires[2]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[3]" to the node "BusWires[3]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[4]" to the node "BusWires[4]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[5]" to the node "BusWires[5]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[6]" to the node "BusWires[6]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[7]" to the node "BusWires[7]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[8]" to the node "BusWires[8]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[9]" to the node "BusWires[9]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[10]" to the node "BusWires[10]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[11]" to the node "BusWires[11]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[12]" to the node "BusWires[12]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[13]" to the node "BusWires[13]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[14]" to the node "BusWires[14]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "trin:tri_rtemp1|F[15]" to the node "BusWires[15]" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/trin.vhd Line: 8
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "r0_stream[0]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[1]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[2]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[3]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[4]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[5]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[6]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[7]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[8]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[9]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[10]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[11]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[12]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[13]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[14]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r0_stream[15]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[0]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[1]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[2]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[3]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[4]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[5]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[6]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[7]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[8]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[9]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[10]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[11]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[12]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[13]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[14]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r1_stream[15]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[0]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[1]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[2]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[3]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[4]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[5]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[6]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[7]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[8]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[9]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[10]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[11]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[12]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[13]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[14]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r2_stream[15]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[0]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[1]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[2]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[3]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[4]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[5]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[6]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[7]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[8]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[9]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[10]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[11]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[12]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[13]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[14]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "r3_stream[15]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[0]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[1]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[2]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[3]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[4]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[5]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[6]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[7]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[8]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[9]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[10]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[11]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[12]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[13]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[14]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rsys_stream[15]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[0]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[1]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[2]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[3]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[4]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[5]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[6]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[7]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[8]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[9]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[10]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[11]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[12]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[13]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[14]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp0_stream[15]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[0]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[1]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[2]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[3]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[4]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[5]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[6]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[7]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[8]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[9]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[10]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[11]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[12]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[13]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[14]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
    Warning (13410): Pin "rtemp1_stream[15]" is stuck at GND File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 2/cpu final/cpu.vhd Line: 9
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 377 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 223 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings
    Info: Peak virtual memory: 864 megabytes
    Info: Processing ended: Thu Oct 13 20:10:40 2016
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:57


