# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1-demo.srcs/sources_1/imports/Downloads/counter.vhd" \
"../../../../Lab1-demo.srcs/sources_1/imports/Lab1_Cadet_Code_2026/ece383_pkg.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../Lab1-demo.srcs/sources_1/imports/Lab1_Cadet_Code_2026/color_mapper.vhd" \
"../../../../Lab1-demo.srcs/sources_1/imports/Lab1_Cadet_Code_2026/vga_signal_generator.vhd" \

vhdl xil_defaultlib  \
"../../../../Lab1-demo.srcs/sim_1/imports/Downloads/vga_log_tb.vhd" \

# Do not sort compile order
nosort
