{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719306661415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719306661416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 16:11:01 2024 " "Processing started: Tue Jun 25 16:11:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719306661416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306661416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2cControllerRTC -c i2cControllerRTC " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2cControllerRTC -c i2cControllerRTC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306661416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719306661576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719306661576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2cReadRTC.v(26) " "Verilog HDL information at i2cReadRTC.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "i2cReadRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cReadRTC.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719306667813 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "i2creadRTC i2cReadRTC.v(7) " "Verilog Module Declaration warning at i2cReadRTC.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"i2creadRTC\"" {  } { { "i2cReadRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cReadRTC.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306667814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2creadrtc.v 1 1 " "Found 1 design units, including 1 entities, in source file i2creadrtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2creadRTC " "Found entity 1: i2creadRTC" {  } { { "i2cReadRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cReadRTC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306667815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306667815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7seg " "Found entity 1: led7seg" {  } { { "led7seg.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/led7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306667815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306667815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2cControllerRTC.v(37) " "Verilog HDL information at i2cControllerRTC.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "i2cControllerRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cControllerRTC.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719306667816 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "i2cControllerRTC.v(68) " "Verilog HDL Module Instantiation warning at i2cControllerRTC.v(68): ignored dangling comma in List of Port Connections" {  } { { "i2cControllerRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cControllerRTC.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1719306667817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ccontrollerrtc.v 1 1 " "Found 1 design units, including 1 entities, in source file i2ccontrollerrtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cControllerRTC " "Found entity 1: i2cControllerRTC" {  } { { "i2cControllerRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cControllerRTC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306667817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306667817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input_sda i2cReadRTC.v(367) " "Verilog HDL Implicit Net warning at i2cReadRTC.v(367): created implicit net for \"input_sda\"" {  } { { "i2cReadRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cReadRTC.v" 367 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306667817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2cControllerRTC " "Elaborating entity \"i2cControllerRTC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719306667832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2cControllerRTC.v(42) " "Verilog HDL assignment warning at i2cControllerRTC.v(42): truncated value with size 32 to match size of target (3)" {  } { { "i2cControllerRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cControllerRTC.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306667832 "|i2cControllerRTC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 i2cControllerRTC.v(45) " "Verilog HDL assignment warning at i2cControllerRTC.v(45): truncated value with size 32 to match size of target (23)" {  } { { "i2cControllerRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cControllerRTC.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306667832 "|i2cControllerRTC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2creadRTC i2creadRTC:seconds " "Elaborating entity \"i2creadRTC\" for hierarchy \"i2creadRTC:seconds\"" {  } { { "i2cControllerRTC.v" "seconds" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cControllerRTC.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306667834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2cReadRTC.v(34) " "Verilog HDL assignment warning at i2cReadRTC.v(34): truncated value with size 32 to match size of target (7)" {  } { { "i2cReadRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cReadRTC.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306667834 "|i2cControllerRTC|i2creadRTC:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2cReadRTC.v(48) " "Verilog HDL assignment warning at i2cReadRTC.v(48): truncated value with size 32 to match size of target (8)" {  } { { "i2cReadRTC.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cReadRTC.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306667835 "|i2cControllerRTC|i2creadRTC:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg led7seg:ledseconds " "Elaborating entity \"led7seg\" for hierarchy \"led7seg:ledseconds\"" {  } { { "i2cControllerRTC.v" "ledseconds" { Text "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/i2cControllerRTC.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306667835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719306668238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/output_files/i2cControllerRTC.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGAL_LIB/I2C_RTC/output_files/i2cControllerRTC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306668630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719306668707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306668707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719306668736 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719306668736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1719306668736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719306668736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719306668736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719306668747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 16:11:08 2024 " "Processing ended: Tue Jun 25 16:11:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719306668747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719306668747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719306668747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306668747 ""}
