# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Full Version
# Date created = 20:42:36  August 19, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		vga_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE55F23C8
set_global_assignment -name TOP_LEVEL_ENTITY sdram_top
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:42:36  AUGUST 19, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_T2 -to clk50
set_location_assignment PIN_W13 -to key_reset
set_location_assignment PIN_AB4 -to S_NWE
# set_location_assignment PIN_W7 -to DRAM_UDQM
# set_location_assignment PIN_AA5 -to DRAM_LDQM
set_location_assignment PIN_AB3 -to S_NRAS
set_location_assignment PIN_AA10 -to S_DB[0]
set_location_assignment PIN_AB9 -to S_DB[1]
set_location_assignment PIN_AA9 -to S_DB[2]
set_location_assignment PIN_AB8 -to S_DB[3]
set_location_assignment PIN_AA8 -to S_DB[4]
set_location_assignment PIN_AB7 -to S_DB[5]
set_location_assignment PIN_AA7 -to S_DB[6]
set_location_assignment PIN_AB5 -to S_DB[7]
set_location_assignment PIN_Y7 -to S_DB[8]
set_location_assignment PIN_W8 -to S_DB[9]
set_location_assignment PIN_Y8 -to S_DB[10]
set_location_assignment PIN_V9 -to S_DB[11]
set_location_assignment PIN_V10 -to S_DB[12]
set_location_assignment PIN_Y10 -to S_DB[13]
set_location_assignment PIN_W10 -to S_DB[14]
set_location_assignment PIN_V11 -to S_DB[15]
set_location_assignment PIN_AA3 -to S_NCS
set_location_assignment PIN_Y6 -to S_CLK
set_location_assignment PIN_W6 -to S_CKE
set_location_assignment PIN_AA4 -to S_NCAS
set_location_assignment PIN_Y1 -to S_BA[0]
set_location_assignment PIN_W2 -to S_BA[1]
set_location_assignment PIN_V2 -to S_A[0]
set_location_assignment PIN_V1 -to S_A[1]
set_location_assignment PIN_U2 -to S_A[2]
set_location_assignment PIN_U1 -to S_A[3]
set_location_assignment PIN_V3 -to S_A[4]
set_location_assignment PIN_V4 -to S_A[5]
set_location_assignment PIN_Y2 -to S_A[6]
set_location_assignment PIN_AA1 -to S_A[7]
set_location_assignment PIN_Y3 -to S_A[8]
set_location_assignment PIN_V5 -to S_A[9]
set_location_assignment PIN_W1 -to S_A[10]
set_location_assignment PIN_Y4 -to S_A[11]
set_location_assignment PIN_V6 -to S_A[12]

set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE signaltap.stp
set_global_assignment -name VERILOG_FILE sdram_sys.v
set_global_assignment -name VERILOG_FILE sdram_test.v
set_global_assignment -name VERILOG_FILE ip/sdram_cmd.v
set_global_assignment -name VERILOG_FILE ip/sdram_ctrl.v
set_global_assignment -name VERILOG_FILE ip/sdram_top.v
set_global_assignment -name VERILOG_FILE ip/sdram_wr_data.v
set_global_assignment -name VERILOG_FILE ../../common/debouncer.v
set_global_assignment -name QIP_FILE pll/pll1.qip
set_global_assignment -name CDF_FILE output_files/sdram_test.cdf
set_global_assignment -name SIGNALTAP_FILE signaltap.stp
set_global_assignment -name SMART_RECOMPILE OFF
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top