<?xml version="1.0"?>
<!--
 Copyright (c) 2019 Microchip Technology Inc.

  SPDX-License-Identifier: Apache-2.0

  Licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

  Unless required by applicable law or agreed to in writing, software
  distributed under the License is distributed on an "AS IS" BASIS,
  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  See the License for the specific language governing permissions and
  limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2020-05-19T13:57:46Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="SAM9X60-CU" package="BGA228" pinout="BGA228" speedmax="600000000" tempmax="+0" tempmin="+0" vccmax="+0" vccmin="+0"/>
  </variants>
  <devices>
    <device architecture="ARM926EJS" family="SAM9" name="SAM9X60" series="SAM9X">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="ECC_ROM" start="0x00100000" size="0x00100000" type="other"/>
          <memory-segment name="SRAM0" start="0x00300000" size="0x00100000" type="other" exec="true"/>
          <memory-segment name="SRAM1" start="0x00400000" size="0x00100000" type="other" exec="true"/>
          <memory-segment name="UDPHS_RAM" start="0x00500000" size="0x00100000" type="other"/>
          <memory-segment name="UHPHS_OHCI" start="0x00600000" size="0x00100000" type="other"/>
          <memory-segment name="UHPHS_EHCI" start="0x00700000" size="0x00100000" type="other"/>
          <memory-segment name="EBI_CS0" start="0x10000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_CS1" start="0x20000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_MPDDR" start="0x20000000" size="0x10000000" type="other"/>
          <memory-segment name="SDRAM_CS" start="0x20000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_CS2" start="0x30000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_CS3" start="0x40000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_NF" start="0x40000000" size="0x10000000" type="other"/>
          <memory-segment name="EBI_CS4" start="0x50000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="EBI_CS5" start="0x60000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="QSPIMEM" start="0x70000000" size="0x10000000" type="other" exec="true"/>
          <memory-segment name="SDMMC0" start="0x80000000" size="0x00100000" type="other" exec="true"/>
          <memory-segment name="SDMMC1" start="0x90000000" size="0x00100000" type="other" exec="true"/>
          <memory-segment name="OTPC" start="0xEFF00000" size="0x00001000" type="other"/>
          <memory-segment name="PERIPHERALS" start="0xF0000000" size="0x10000000" type="io" rw="RW"/>
        </address-space>
      </address-spaces>
      <peripherals>
        <module name="ADC" id="44073" version="K">
          <instance name="ADC">
            <register-group address-space="base" name="ADC" name-in-module="ADC" offset="0xF804C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="19"/>
              <param name="CLOCK_ID" value="19"/>
              <param name="DMAC_ID_RX" value="40"/>
            </parameters>
            <signals>
              <signal pad="PB18" function="B" group="ADTRG"/>
              <signal pad="PB11" function="X1" group="AD" index="0"/>
              <signal pad="PB12" function="X1" group="AD" index="1"/>
              <signal pad="PB13" function="X1" group="AD" index="2"/>
              <signal pad="PB14" function="X1" group="AD" index="3"/>
              <signal pad="PB15" function="X1" group="AD" index="4"/>
              <signal pad="PB16" function="X1" group="AD" index="5"/>
              <signal pad="PB17" function="X1" group="AD" index="6"/>
              <signal pad="PB6" function="X1" group="AD" index="7"/>
              <signal pad="PB7" function="X1" group="AD" index="8"/>
              <signal pad="PB8" function="X1" group="AD" index="9"/>
              <signal pad="PB9" function="X1" group="AD" index="10"/>
              <signal pad="PB10" function="X1" group="AD" index="11"/>
            </signals>
          </instance>
        </module>
        <module name="AES" id="6149" version="ZH">
          <instance name="AES">
            <register-group address-space="base" name="AES" name-in-module="AES" offset="0xF0034000"/>
            <parameters>
              <param name="INSTANCE_ID" value="39"/>
              <param name="CLOCK_ID" value="39"/>
              <param name="DMAC_ID_TX" value="32"/>
              <param name="DMAC_ID_RX" value="33"/>
            </parameters>
          </instance>
        </module>
        <module name="AIC" id="11051" version="L">
          <instance name="AIC">
            <register-group address-space="base" name="AIC" name-in-module="AIC" offset="0xFFFFF100"/>
            <parameters>
              <param name="ID_EXT_FIQ" value="0"/>
              <param name="ID_EXT_IRQ" value="31"/>
            </parameters>
            <signals>
              <signal pad="PC31" function="A" group="FIQ"/>
              <signal pad="PB18" function="A" group="IRQ"/>
            </signals>
          </instance>
        </module>
        <module name="BSC" id="11072" version="G">
          <instance name="BSC">
            <register-group address-space="base" name="BSC" name-in-module="BSC" offset="0xFFFFFE54"/>
          </instance>
        </module>
        <module name="CAN" id="6019" version="T">
          <instance name="CAN0">
            <register-group address-space="base" name="CAN0" name-in-module="CAN" offset="0xF8000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="29"/>
              <param name="CLOCK_ID" value="29"/>
            </parameters>
            <signals>
              <signal pad="PA9" function="B" group="CANRX" index="0"/>
              <signal pad="PA10" function="B" group="CANTX" index="0"/>
            </signals>
          </instance>
          <instance name="CAN1">
            <register-group address-space="base" name="CAN1" name-in-module="CAN" offset="0xF8004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="30"/>
              <param name="CLOCK_ID" value="30"/>
            </parameters>
            <signals>
              <signal pad="PA6" function="B" group="CANRX" index="1"/>
              <signal pad="PA5" function="B" group="CANTX" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="CLASSD" id="11283" version="J">
          <instance name="CLASSD">
            <register-group address-space="base" name="CLASSD" name-in-module="CLASSD" offset="0xF003C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="42"/>
              <param name="CLOCK_ID" value="42"/>
              <param name="DMAC_ID_TX" value="35"/>
            </parameters>
            <signals>
              <signal pad="PA24" function="C" group="CLASSD_L" index="0"/>
              <signal pad="PA25" function="C" group="CLASSD_L" index="1"/>
              <signal pad="PA26" function="C" group="CLASSD_L" index="2"/>
              <signal pad="PA27" function="C" group="CLASSD_L" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="DBGU" id="6059" version="T">
          <instance name="DBGU">
            <register-group address-space="base" name="DBGU" name-in-module="DBGU" offset="0xFFFFF200"/>
            <parameters>
              <param name="INSTANCE_ID" value="47"/>
              <param name="CLOCK_ID" value="47"/>
              <param name="DMAC_ID_TX" value="28"/>
              <param name="DMAC_ID_RX" value="29"/>
            </parameters>
            <signals>
              <signal pad="PA9" function="A" group="DRXD"/>
              <signal pad="PA10" function="A" group="DTXD"/>
            </signals>
          </instance>
        </module>
        <module name="EMAC" id="6119" version="O">
          <instance name="EMAC0">
            <register-group address-space="base" name="EMAC0" name-in-module="EMAC" offset="0xF802C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="24"/>
              <param name="CLOCK_ID" value="24"/>
            </parameters>
            <signals>
              <signal pad="PB17" function="A" group="E0_COL"/>
              <signal pad="PB16" function="A" group="E0_CRS"/>
              <signal pad="PA30" function="C" group="E0_MDC"/>
              <signal pad="PB6" function="A" group="E0_MDC"/>
              <signal pad="PB5" function="A" group="E0_MDIO"/>
              <signal pad="PB15" function="A" group="E0_RXCK"/>
              <signal pad="PB3" function="A" group="E0_RXDV"/>
              <signal pad="PB2" function="A" group="E0_RXER"/>
              <signal pad="PB0" function="A" group="E0_RX" index="0"/>
              <signal pad="PB1" function="A" group="E0_RX" index="1"/>
              <signal pad="PB13" function="A" group="E0_RX" index="2"/>
              <signal pad="PB14" function="A" group="E0_RX" index="3"/>
              <signal pad="PB4" function="A" group="E0_TXCK"/>
              <signal pad="PA31" function="C" group="E0_TXEN"/>
              <signal pad="PB7" function="A" group="E0_TXEN"/>
              <signal pad="PA4" function="C" group="E0_TXER"/>
              <signal pad="PB8" function="A" group="E0_TXER"/>
              <signal pad="PA2" function="C" group="E0_TX" index="0"/>
              <signal pad="PB9" function="A" group="E0_TX" index="0"/>
              <signal pad="PA3" function="C" group="E0_TX" index="1"/>
              <signal pad="PB10" function="A" group="E0_TX" index="1"/>
              <signal pad="PB11" function="A" group="E0_TX" index="2"/>
              <signal pad="PB12" function="A" group="E0_TX" index="3"/>
            </signals>
          </instance>
          <instance name="EMAC1">
            <register-group address-space="base" name="EMAC1" name-in-module="EMAC" offset="0xF8030000"/>
            <parameters>
              <param name="INSTANCE_ID" value="27"/>
              <param name="CLOCK_ID" value="27"/>
            </parameters>
            <signals>
              <signal pad="PC28" function="B" group="E1_CRSDV"/>
              <signal pad="PC30" function="B" group="E1_MDC"/>
              <signal pad="PC31" function="B" group="E1_MDIO"/>
              <signal pad="PC16" function="B" group="E1_RXER"/>
              <signal pad="PC20" function="B" group="E1_RX" index="0"/>
              <signal pad="PC21" function="B" group="E1_RX" index="1"/>
              <signal pad="PC29" function="B" group="E1_TXCK"/>
              <signal pad="PC27" function="B" group="E1_TXEN"/>
              <signal pad="PC18" function="B" group="E1_TX" index="0"/>
              <signal pad="PC19" function="B" group="E1_TX" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="EBI">
          <instance name="EBI">
            <signals>
              <!-- reference: Table 5.2 Package and pinout, Table 30.1 EBI I/O lines description -->
              <!-- EBI signals -->
              <signal pad="PD15" function="B" group="A" index="20"/>
              <signal pad="PD2" function="A" group="A" index="21"/>
              <signal pad="PD3" function="A" group="A" index="22"/>
              <signal pad="PD16" function="B" group="A" index="23"/>
              <signal pad="PD17" function="B" group="A" index="24"/>
              <signal pad="PD18" function="B" group="A" index="25"/>
              <signal pad="PD6" function="A" group="D" index="16"/>
              <signal pad="PD7" function="A" group="D" index="17"/>
              <signal pad="PD8" function="A" group="D" index="18"/>
              <signal pad="PD9" function="A" group="D" index="19"/>
              <signal pad="PD10" function="A" group="D" index="20"/>
              <signal pad="PD11" function="A" group="D" index="21"/>
              <signal pad="PD12" function="A" group="D" index="22"/>
              <signal pad="PD13" function="A" group="D" index="23"/>
              <signal pad="PD14" function="A" group="D" index="24"/>
              <signal pad="PD15" function="A" group="D" index="25"/>
              <signal pad="PD16" function="A" group="D" index="26"/>
              <signal pad="PD17" function="A" group="D" index="27"/>
              <signal pad="PD18" function="A" group="D" index="28"/>
              <signal pad="PD19" function="A" group="D" index="29"/>
              <signal pad="PD20" function="A" group="D" index="30"/>
              <signal pad="PD21" function="A" group="D" index="31"/>
              <signal pad="PD5" function="A" group="NWAIT"/>
              <!-- SMC signals -->
              <signal pad="PD19" function="B" group="NCS" index="2"/>
              <signal pad="PD4" function="A" group="NCS" index="3"/>
              <signal pad="PD20" function="B" group="NCS" index="4"/>
              <signal pad="PD21" function="B" group="NCS" index="5"/>
              <!-- EBI for NAND Flash Support signals -->
              <signal pad="PD4" function="A" group="NANDCS"/>
              <signal pad="PD0" function="A" group="NANDOE"/>
              <signal pad="PD1" function="A" group="NANDWE"/>
              <signal pad="PD2" function="A" group="NANDALE"/>
              <signal pad="PD3" function="A" group="NANDCLE"/>
            </signals>
          </instance>
        </module>
        <module name="FLEXCOM" id="11268" version="W">
          <instance name="FLEXCOM0">
            <register-group address-space="base" name="FLEXCOM0" name-in-module="FLEXCOM" offset="0xF801C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="5"/>
              <param name="CLOCK_ID" value="5"/>
              <param name="DMAC_ID_TX" value="0"/>
              <param name="DMAC_ID_RX" value="1"/>
            </parameters>
            <signals>
              <signal pad="PA0" function="A" group="FLEXCOM0_IO" index="0"/>
              <signal pad="PA1" function="A" group="FLEXCOM0_IO" index="1"/>
              <signal pad="PA4" function="A" group="FLEXCOM0_IO" index="2"/>
              <signal pad="PA3" function="A" group="FLEXCOM0_IO" index="3"/>
              <signal pad="PA2" function="A" group="FLEXCOM0_IO" index="4"/>
              <signal pad="PB6" function="B" group="FLEXCOM0_IO" index="7"/>
            </signals>
          </instance>
          <instance name="FLEXCOM1">
            <register-group address-space="base" name="FLEXCOM1" name-in-module="FLEXCOM" offset="0xF8020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="6"/>
              <param name="CLOCK_ID" value="6"/>
              <param name="DMAC_ID_TX" value="2"/>
              <param name="DMAC_ID_RX" value="3"/>
            </parameters>
            <signals>
              <signal pad="PA5" function="A" group="FLEXCOM1_IO" index="0"/>
              <signal pad="PA6" function="A" group="FLEXCOM1_IO" index="1"/>
              <signal pad="PC29" function="C" group="FLEXCOM1_IO" index="2"/>
              <signal pad="PC28" function="C" group="FLEXCOM1_IO" index="3"/>
              <signal pad="PC27" function="C" group="FLEXCOM1_IO" index="4"/>
              <signal pad="PC17" function="B" group="FLEXCOM1_IO" index="7"/>
            </signals>
          </instance>
          <instance name="FLEXCOM2">
            <register-group address-space="base" name="FLEXCOM2" name-in-module="FLEXCOM" offset="0xF8024000"/>
            <parameters>
              <param name="INSTANCE_ID" value="7"/>
              <param name="CLOCK_ID" value="7"/>
              <param name="DMAC_ID_TX" value="4"/>
              <param name="DMAC_ID_RX" value="5"/>
            </parameters>
            <signals>
              <signal pad="PA7" function="A" group="FLEXCOM2_IO" index="0"/>
              <signal pad="PA8" function="A" group="FLEXCOM2_IO" index="1"/>
              <signal pad="PB2" function="B" group="FLEXCOM2_IO" index="2"/>
              <signal pad="PB1" function="B" group="FLEXCOM2_IO" index="3"/>
              <signal pad="PB0" function="B" group="FLEXCOM2_IO" index="4"/>
              <signal pad="PA29" function="C" group="FLEXCOM2_IO" index="7"/>
            </signals>
          </instance>
          <instance name="FLEXCOM3">
            <register-group address-space="base" name="FLEXCOM3" name-in-module="FLEXCOM" offset="0xF8028000"/>
            <parameters>
              <param name="INSTANCE_ID" value="8"/>
              <param name="CLOCK_ID" value="8"/>
              <param name="DMAC_ID_TX" value="6"/>
              <param name="DMAC_ID_RX" value="7"/>
            </parameters>
            <signals>
              <signal pad="PC22" function="B" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PC23" function="B" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PC26" function="B" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PC25" function="B" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PC24" function="B" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PC30" function="C" group="FLEXCOM3_IO" index="7"/>
            </signals>
          </instance>
          <instance name="FLEXCOM4">
            <register-group address-space="base" name="FLEXCOM4" name-in-module="FLEXCOM" offset="0xF0000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="13"/>
              <param name="CLOCK_ID" value="13"/>
              <param name="DMAC_ID_TX" value="8"/>
              <param name="DMAC_ID_RX" value="9"/>
            </parameters>
            <signals>
              <signal pad="PA12" function="A" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PA11" function="A" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PA13" function="A" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PA14" function="A" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PA0" function="C" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PA7" function="B" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PA1" function="B" group="FLEXCOM4_IO" index="5"/>
              <signal pad="PA8" function="C" group="FLEXCOM4_IO" index="5"/>
              <signal pad="PB3" function="B" group="FLEXCOM4_IO" index="6"/>
            </signals>
          </instance>
          <instance name="FLEXCOM5">
            <register-group address-space="base" name="FLEXCOM5" name-in-module="FLEXCOM" offset="0xF0004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="14"/>
              <param name="CLOCK_ID" value="14"/>
              <param name="DMAC_ID_TX" value="10"/>
              <param name="DMAC_ID_RX" value="11"/>
            </parameters>
            <signals>
              <signal pad="PA22" function="B" group="FLEXCOM5_IO" index="0"/>
              <signal pad="PA21" function="B" group="FLEXCOM5_IO" index="1"/>
              <signal pad="PA23" function="B" group="FLEXCOM5_IO" index="2"/>
              <signal pad="PA8" function="B" group="FLEXCOM5_IO" index="3"/>
              <signal pad="PA0" function="B" group="FLEXCOM5_IO" index="4"/>
              <signal pad="PA7" function="C" group="FLEXCOM5_IO" index="4"/>
              <signal pad="PA31" function="B" group="FLEXCOM5_IO" index="5"/>
              <signal pad="PA30" function="B" group="FLEXCOM5_IO" index="6"/>
            </signals>
          </instance>
          <instance name="FLEXCOM6">
            <register-group address-space="base" name="FLEXCOM6" name-in-module="FLEXCOM" offset="0xF8010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="9"/>
              <param name="CLOCK_ID" value="9"/>
              <param name="DMAC_ID_TX" value="12"/>
              <param name="DMAC_ID_RX" value="13"/>
            </parameters>
            <signals>
              <signal pad="PA30" function="A" group="FLEXCOM6_IO" index="0"/>
              <signal pad="PA31" function="A" group="FLEXCOM6_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM7">
            <register-group address-space="base" name="FLEXCOM7" name-in-module="FLEXCOM" offset="0xF8014000"/>
            <parameters>
              <param name="INSTANCE_ID" value="10"/>
              <param name="CLOCK_ID" value="10"/>
              <param name="DMAC_ID_TX" value="14"/>
              <param name="DMAC_ID_RX" value="15"/>
            </parameters>
            <signals>
              <signal pad="PC0" function="C" group="FLEXCOM7_IO" index="0"/>
              <signal pad="PC1" function="C" group="FLEXCOM7_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM8">
            <register-group address-space="base" name="FLEXCOM8" name-in-module="FLEXCOM" offset="0xF8018000"/>
            <parameters>
              <param name="INSTANCE_ID" value="11"/>
              <param name="CLOCK_ID" value="11"/>
              <param name="DMAC_ID_TX" value="16"/>
              <param name="DMAC_ID_RX" value="17"/>
            </parameters>
            <signals>
              <signal pad="PB4" function="B" group="FLEXCOM8_IO" index="0"/>
              <signal pad="PB5" function="B" group="FLEXCOM8_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM9">
            <register-group address-space="base" name="FLEXCOM9" name-in-module="FLEXCOM" offset="0xF8040000"/>
            <parameters>
              <param name="INSTANCE_ID" value="15"/>
              <param name="CLOCK_ID" value="15"/>
              <param name="DMAC_ID_TX" value="18"/>
              <param name="DMAC_ID_RX" value="19"/>
            </parameters>
            <signals>
              <signal pad="PC8" function="C" group="FLEXCOM9_IO" index="0"/>
              <signal pad="PC9" function="C" group="FLEXCOM9_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM10">
            <register-group address-space="base" name="FLEXCOM10" name-in-module="FLEXCOM" offset="0xF8044000"/>
            <parameters>
              <param name="INSTANCE_ID" value="16"/>
              <param name="CLOCK_ID" value="16"/>
              <param name="DMAC_ID_TX" value="20"/>
              <param name="DMAC_ID_RX" value="21"/>
            </parameters>
            <signals>
              <signal pad="PC16" function="C" group="FLEXCOM10_IO" index="0"/>
              <signal pad="PC17" function="C" group="FLEXCOM10_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM11">
            <register-group address-space="base" name="FLEXCOM11" name-in-module="FLEXCOM" offset="0xF0020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="32"/>
              <param name="CLOCK_ID" value="32"/>
              <param name="DMAC_ID_TX" value="22"/>
              <param name="DMAC_ID_RX" value="23"/>
            </parameters>
            <signals>
              <signal pad="PB19" function="C" group="FLEXCOM11_IO" index="0"/>
              <signal pad="PB20" function="C" group="FLEXCOM11_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM12">
            <register-group address-space="base" name="FLEXCOM12" name-in-module="FLEXCOM" offset="0xF0024000"/>
            <parameters>
              <param name="INSTANCE_ID" value="33"/>
              <param name="CLOCK_ID" value="33"/>
              <param name="DMAC_ID_TX" value="24"/>
              <param name="DMAC_ID_RX" value="25"/>
            </parameters>
            <signals>
              <signal pad="PB21" function="C" group="FLEXCOM12_IO" index="0"/>
              <signal pad="PB22" function="C" group="FLEXCOM12_IO" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="GFX2D" id="44061" version="D">
          <instance name="GFX2D">
            <register-group address-space="base" name="GFX2D" name-in-module="GFX2D" offset="0xF0018000"/>
            <parameters>
              <param name="INSTANCE_ID" value="36"/>
              <param name="CLOCK_ID" value="36"/>
            </parameters>
          </instance>
        </module>
        <module name="GPBR" id="6378" version="N">
          <instance name="GPBR">
            <register-group address-space="base" name="GPBR" name-in-module="GPBR" offset="0xFFFFFE60"/>
          </instance>
        </module>
        <module name="I2SMCC" id="44157" version="C">
          <instance name="I2SMCC">
            <register-group address-space="base" name="I2SMCC" name-in-module="I2SMCC" offset="0xF001C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="34"/>
              <param name="CLOCK_ID" value="34"/>
              <param name="DMAC_ID_TX" value="36"/>
              <param name="DMAC_ID_RX" value="37"/>
            </parameters>
            <signals>
              <signal pad="PB19" function="B" group="I2SMCC_CK"/>
              <signal pad="PB21" function="B" group="I2SMCC_DIN" index="0"/>
              <signal pad="PB22" function="B" group="I2SMCC_DOUT" index="0"/>
              <signal pad="PB23" function="B" group="I2SMCC_MCK"/>
              <signal pad="PB20" function="B" group="I2SMCC_WS"/>
            </signals>
          </instance>
        </module>
        <module name="ICE">
          <instance name="ICE">
            <signals>
              <signal pad="PB25" function="B" group="NTRST"/>
            </signals>
          </instance>
        </module>
        <module name="ISI" id="6350" version="K">
          <instance name="ISI">
            <register-group address-space="base" name="ISI" name-in-module="ISI" offset="0xF8048000"/>
            <parameters>
              <param name="INSTANCE_ID" value="43"/>
              <param name="CLOCK_ID" value="43"/>
            </parameters>
            <signals>
              <signal pad="PC0" function="B" group="ISI_D" index="0"/>
              <signal pad="PC1" function="B" group="ISI_D" index="1"/>
              <signal pad="PC2" function="B" group="ISI_D" index="2"/>
              <signal pad="PC3" function="B" group="ISI_D" index="3"/>
              <signal pad="PC4" function="B" group="ISI_D" index="4"/>
              <signal pad="PC5" function="B" group="ISI_D" index="5"/>
              <signal pad="PC6" function="B" group="ISI_D" index="6"/>
              <signal pad="PC7" function="B" group="ISI_D" index="7"/>
              <signal pad="PC8" function="B" group="ISI_D" index="8"/>
              <signal pad="PC9" function="B" group="ISI_D" index="9"/>
              <signal pad="PC10" function="B" group="ISI_D" index="10"/>
              <signal pad="PC11" function="B" group="ISI_D" index="11"/>
              <signal pad="PC14" function="B" group="ISI_HSYNC"/>
              <signal pad="PC15" function="B" group="ISI_MCK"/>
              <signal pad="PC12" function="B" group="ISI_PCK"/>
              <signal pad="PC13" function="B" group="ISI_VSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="LCDC" id="11062" version="V">
          <instance name="LCDC">
            <register-group address-space="base" name="LCDC" name-in-module="LCDC" offset="0xF8038000"/>
            <parameters>
              <param name="INSTANCE_ID" value="25"/>
              <param name="CLOCK_ID" value="25"/>
            </parameters>
            <signals>
              <signal pad="PC0" function="A" group="LCDDAT" index="0"/>
              <signal pad="PC1" function="A" group="LCDDAT" index="1"/>
              <signal pad="PC2" function="A" group="LCDDAT" index="2"/>
              <signal pad="PC3" function="A" group="LCDDAT" index="3"/>
              <signal pad="PC4" function="A" group="LCDDAT" index="4"/>
              <signal pad="PC5" function="A" group="LCDDAT" index="5"/>
              <signal pad="PC6" function="A" group="LCDDAT" index="6"/>
              <signal pad="PC7" function="A" group="LCDDAT" index="7"/>
              <signal pad="PC8" function="A" group="LCDDAT" index="8"/>
              <signal pad="PC9" function="A" group="LCDDAT" index="9"/>
              <signal pad="PC10" function="A" group="LCDDAT" index="10"/>
              <signal pad="PC11" function="A" group="LCDDAT" index="11"/>
              <signal pad="PC12" function="A" group="LCDDAT" index="12"/>
              <signal pad="PC13" function="A" group="LCDDAT" index="13"/>
              <signal pad="PC14" function="A" group="LCDDAT" index="14"/>
              <signal pad="PC15" function="A" group="LCDDAT" index="15"/>
              <signal pad="PC16" function="A" group="LCDDAT" index="16"/>
              <signal pad="PC17" function="A" group="LCDDAT" index="17"/>
              <signal pad="PC18" function="A" group="LCDDAT" index="18"/>
              <signal pad="PC19" function="A" group="LCDDAT" index="19"/>
              <signal pad="PC20" function="A" group="LCDDAT" index="20"/>
              <signal pad="PC21" function="A" group="LCDDAT" index="21"/>
              <signal pad="PC22" function="A" group="LCDDAT" index="22"/>
              <signal pad="PC23" function="A" group="LCDDAT" index="23"/>
              <signal pad="PC29" function="A" group="LCDDEN"/>
              <signal pad="PC24" function="A" group="LCDDISP"/>
              <signal pad="PC28" function="A" group="LCDHSYNC"/>
              <signal pad="PC30" function="A" group="LCDPCK"/>
              <signal pad="PC26" function="A" group="LCDPWM"/>
              <signal pad="PC27" function="A" group="LCDVSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="MATRIX" id="44156" version="E">
          <instance name="MATRIX">
            <register-group address-space="base" name="MATRIX" name-in-module="MATRIX" offset="0xFFFFDE00"/>
            <parameters>
              <param name="INSTANCE_ID" value="21"/>
            </parameters>
          </instance>
        </module>
        <module name="MPDDRC" id="11043" version="ZI">
          <instance name="MPDDRC">
            <register-group address-space="base" name="MPDDRC" name-in-module="MPDDRC" offset="0xFFFFE800"/>
          </instance>
        </module>
        <module name="OTPC" id="44105" version="E">
          <instance name="OTPC">
            <register-group address-space="base" name="OTPC" name-in-module="OTPC" offset="0xEFF00000"/>
            <parameters>
              <param name="INSTANCE_ID" value="46"/>
              <param name="EMULATION_ADDRESS" value="0x00400000"/>
              <param name="EMULATION_SIZE" value="0x00100000"/>
            </parameters>
          </instance>
        </module>
        <module name="PIO" id="11004" version="X">
          <instance name="PIOA">
            <register-group address-space="base" name="PIOA" name-in-module="PIO" offset="0xFFFFF400"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA0"/>
              <signal group="P" index="1" function="default" pad="PA1"/>
              <signal group="P" index="2" function="default" pad="PA2"/>
              <signal group="P" index="3" function="default" pad="PA3"/>
              <signal group="P" index="4" function="default" pad="PA4"/>
              <signal group="P" index="5" function="default" pad="PA5"/>
              <signal group="P" index="6" function="default" pad="PA6"/>
              <signal group="P" index="7" function="default" pad="PA7"/>
              <signal group="P" index="8" function="default" pad="PA8"/>
              <signal group="P" index="9" function="default" pad="PA9"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="26" function="default" pad="PA26"/>
              <signal group="P" index="27" function="default" pad="PA27"/>
              <signal group="P" index="28" function="default" pad="PA28"/>
              <signal group="P" index="29" function="default" pad="PA29"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="2"/>
              <param name="CLOCK_ID" value="2"/>
            </parameters>
          </instance>
          <instance name="PIOB">
            <register-group address-space="base" name="PIOB" name-in-module="PIO" offset="0xFFFFF600"/>
            <signals>
              <signal group="P" index="32" function="default" pad="PB0"/>
              <signal group="P" index="33" function="default" pad="PB1"/>
              <signal group="P" index="34" function="default" pad="PB2"/>
              <signal group="P" index="35" function="default" pad="PB3"/>
              <signal group="P" index="36" function="default" pad="PB4"/>
              <signal group="P" index="37" function="default" pad="PB5"/>
              <signal group="P" index="38" function="default" pad="PB6"/>
              <signal group="P" index="39" function="default" pad="PB7"/>
              <signal group="P" index="40" function="default" pad="PB8"/>
              <signal group="P" index="41" function="default" pad="PB9"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="50" function="default" pad="PB18"/>
              <signal group="P" index="51" function="default" pad="PB19"/>
              <signal group="P" index="52" function="default" pad="PB20"/>
              <signal group="P" index="53" function="default" pad="PB21"/>
              <signal group="P" index="54" function="default" pad="PB22"/>
              <signal group="P" index="55" function="default" pad="PB23"/>
              <signal group="P" index="56" function="default" pad="PB24"/>
              <signal group="P" index="57" function="default" pad="PB25"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="3"/>
              <param name="CLOCK_ID" value="3"/>
            </parameters>
          </instance>
          <instance name="PIOC">
            <register-group address-space="base" name="PIOC" name-in-module="PIO" offset="0xFFFFF800"/>
            <signals>
              <signal group="P" index="58" function="default" pad="PC0"/>
              <signal group="P" index="59" function="default" pad="PC1"/>
              <signal group="P" index="60" function="default" pad="PC2"/>
              <signal group="P" index="61" function="default" pad="PC3"/>
              <signal group="P" index="62" function="default" pad="PC4"/>
              <signal group="P" index="63" function="default" pad="PC5"/>
              <signal group="P" index="64" function="default" pad="PC6"/>
              <signal group="P" index="65" function="default" pad="PC7"/>
              <signal group="P" index="66" function="default" pad="PC8"/>
              <signal group="P" index="67" function="default" pad="PC9"/>
              <signal group="P" index="68" function="default" pad="PC10"/>
              <signal group="P" index="69" function="default" pad="PC11"/>
              <signal group="P" index="70" function="default" pad="PC12"/>
              <signal group="P" index="71" function="default" pad="PC13"/>
              <signal group="P" index="72" function="default" pad="PC14"/>
              <signal group="P" index="73" function="default" pad="PC15"/>
              <signal group="P" index="74" function="default" pad="PC16"/>
              <signal group="P" index="75" function="default" pad="PC17"/>
              <signal group="P" index="76" function="default" pad="PC18"/>
              <signal group="P" index="77" function="default" pad="PC19"/>
              <signal group="P" index="78" function="default" pad="PC20"/>
              <signal group="P" index="79" function="default" pad="PC21"/>
              <signal group="P" index="80" function="default" pad="PC22"/>
              <signal group="P" index="81" function="default" pad="PC23"/>
              <signal group="P" index="82" function="default" pad="PC24"/>
              <signal group="P" index="83" function="default" pad="PC25"/>
              <signal group="P" index="84" function="default" pad="PC26"/>
              <signal group="P" index="85" function="default" pad="PC27"/>
              <signal group="P" index="86" function="default" pad="PC28"/>
              <signal group="P" index="87" function="default" pad="PC29"/>
              <signal group="P" index="88" function="default" pad="PC30"/>
              <signal group="P" index="89" function="default" pad="PC31"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="4"/>
              <param name="CLOCK_ID" value="4"/>
            </parameters>
          </instance>
          <instance name="PIOD">
            <register-group address-space="base" name="PIOD" name-in-module="PIO" offset="0xFFFFFA00"/>
            <signals>
              <signal group="P" index="90" function="default" pad="PD0"/>
              <signal group="P" index="91" function="default" pad="PD1"/>
              <signal group="P" index="92" function="default" pad="PD2"/>
              <signal group="P" index="93" function="default" pad="PD3"/>
              <signal group="P" index="94" function="default" pad="PD4"/>
              <signal group="P" index="95" function="default" pad="PD5"/>
              <signal group="P" index="96" function="default" pad="PD6"/>
              <signal group="P" index="97" function="default" pad="PD7"/>
              <signal group="P" index="98" function="default" pad="PD8"/>
              <signal group="P" index="99" function="default" pad="PD9"/>
              <signal group="P" index="100" function="default" pad="PD10"/>
              <signal group="P" index="101" function="default" pad="PD11"/>
              <signal group="P" index="102" function="default" pad="PD12"/>
              <signal group="P" index="103" function="default" pad="PD13"/>
              <signal group="P" index="104" function="default" pad="PD14"/>
              <signal group="P" index="105" function="default" pad="PD15"/>
              <signal group="P" index="106" function="default" pad="PD16"/>
              <signal group="P" index="107" function="default" pad="PD17"/>
              <signal group="P" index="108" function="default" pad="PD18"/>
              <signal group="P" index="109" function="default" pad="PD19"/>
              <signal group="P" index="110" function="default" pad="PD20"/>
              <signal group="P" index="111" function="default" pad="PD21"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="44"/>
              <param name="CLOCK_ID" value="44"/>
            </parameters>
          </instance>
        </module>
        <module name="PIT" id="6079" version="D">
          <instance name="PIT">
            <register-group address-space="base" name="PIT" name-in-module="PIT" offset="0xFFFFFE40"/>
          </instance>
        </module>
        <module name="PIT64B" id="44117" version="C">
          <instance name="PIT64B">
            <register-group address-space="base" name="PIT64B" name-in-module="PIT64B" offset="0xF0028000"/>
            <parameters>
              <param name="INSTANCE_ID" value="37"/>
              <param name="CLOCK_ID" value="37"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="44112" version="F">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0xFFFFFC00"/>
            <signals>
              <signal pad="PB10" function="B" group="PCK" index="0"/>
              <signal pad="PC15" function="C" group="PCK" index="0"/>
              <signal pad="PB9" function="B" group="PCK" index="1"/>
              <signal pad="PC31" function="C" group="PCK" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="PMECC" id="11038" version="F">
          <instance name="PMECC">
            <register-group address-space="base" name="PMECC" name-in-module="PMECC" offset="0xFFFFE000"/>
            <parameters>
              <param name="INSTANCE_ID" value="48"/>
            </parameters>
          </instance>
        </module>
        <module name="PMERRLOC" id="11039" version="F">
          <instance name="PMERRLOC">
            <register-group address-space="base" name="PMERRLOC" name-in-module="PMERRLOC" offset="0xFFFFE600"/>
          </instance>
        </module>
        <module name="PWM" id="6044" version="M">
          <instance name="PWM">
            <register-group address-space="base" name="PWM" name-in-module="PWM" offset="0xF8034000"/>
            <parameters>
              <param name="INSTANCE_ID" value="18"/>
              <param name="CLOCK_ID" value="18"/>
            </parameters>
            <signals>
              <signal pad="PB11" function="B" group="PWM" index="0"/>
              <signal pad="PC10" function="C" group="PWM" index="0"/>
              <signal pad="PC18" function="C" group="PWM" index="0"/>
              <signal pad="PB12" function="B" group="PWM" index="1"/>
              <signal pad="PC11" function="C" group="PWM" index="1"/>
              <signal pad="PC19" function="C" group="PWM" index="1"/>
              <signal pad="PB13" function="B" group="PWM" index="2"/>
              <signal pad="PC20" function="C" group="PWM" index="2"/>
              <signal pad="PB14" function="B" group="PWM" index="3"/>
              <signal pad="PC21" function="C" group="PWM" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="QSPI" id="11171" version="R">
          <instance name="QSPI">
            <register-group address-space="base" name="QSPI" name-in-module="QSPI" offset="0xF0014000"/>
            <parameters>
              <param name="INSTANCE_ID" value="35"/>
              <param name="CLOCK_ID" value="35"/>
              <param name="DMAC_ID_TX" value="26"/>
              <param name="DMAC_ID_RX" value="27"/>
            </parameters>
            <signals>
              <signal pad="PB20" function="A" group="QCS"/>
              <signal pad="PB21" function="A" group="QIO" index="0"/>
              <signal pad="PB22" function="A" group="QIO" index="1"/>
              <signal pad="PB23" function="A" group="QIO" index="2"/>
              <signal pad="PB24" function="A" group="QIO" index="3"/>
              <signal pad="PB19" function="A" group="QSCK"/>
            </signals>
          </instance>
        </module>
        <module name="RSTC" id="44161" version="C">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0xFFFFFE00"/>
            <signals>
              <signal pad="PB25" function="A" group="NRST_OUT"/>
            </signals>
          </instance>
        </module>
        <module name="RTC" id="6056" version="ZK">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0xFFFFFEA8"/>
          </instance>
        </module>
        <module name="RTT" id="6081" version="Q">
          <instance name="RTT">
            <register-group address-space="base" name="RTT" name-in-module="RTT" offset="0xFFFFFE20"/>
          </instance>
        </module>
        <module name="SCKC" id="11073" version="H">
          <instance name="SCKC">
            <register-group address-space="base" name="SCKC" name-in-module="SCKC" offset="0xFFFFFE50"/>
          </instance>
        </module>
        <module name="SDMMC" id="44002" version="M">
          <instance name="SDMMC0">
            <register-group address-space="base" name="SDMMC0" name-in-module="SDMMC" offset="0x80000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="12"/>
              <param name="CLOCK_ID" value="12"/>
            </parameters>
            <signals>
              <signal pad="PA17" function="A" group="SDMMC0_CK"/>
              <signal pad="PA16" function="A" group="SDMMC0_CMD"/>
              <signal pad="PA15" function="A" group="SDMMC0_DAT" index="0"/>
              <signal pad="PA18" function="A" group="SDMMC0_DAT" index="1"/>
              <signal pad="PA19" function="A" group="SDMMC0_DAT" index="2"/>
              <signal pad="PA20" function="A" group="SDMMC0_DAT" index="3"/>
            </signals>
          </instance>
          <instance name="SDMMC1">
            <register-group address-space="base" name="SDMMC1" name-in-module="SDMMC" offset="0x90000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="26"/>
              <param name="CLOCK_ID" value="26"/>
            </parameters>
            <signals>
              <signal pad="PA13" function="B" group="SDMMC1_CK"/>
              <signal pad="PA12" function="B" group="SDMMC1_CMD"/>
              <signal pad="PA11" function="B" group="SDMMC1_DAT" index="0"/>
              <signal pad="PA2" function="B" group="SDMMC1_DAT" index="1"/>
              <signal pad="PA3" function="B" group="SDMMC1_DAT" index="2"/>
              <signal pad="PA4" function="B" group="SDMMC1_DAT" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="SDRAMC" id="6100" version="ZB">
          <instance name="SDRAMC">
            <register-group address-space="base" name="SDRAMC" name-in-module="SDRAMC" offset="0xFFFFEC00"/>
            <parameters>
              <param name="INSTANCE_ID" value="49"/>
            </parameters>
          </instance>
        </module>
        <module name="SFR" id="44160" version="F">
          <instance name="SFR">
            <register-group address-space="base" name="SFR" name-in-module="SFR" offset="0xF8050000"/>
          </instance>
        </module>
        <module name="SHA" id="6156" version="S">
          <instance name="SHA">
            <register-group address-space="base" name="SHA" name-in-module="SHA" offset="0xF002C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="41"/>
              <param name="CLOCK_ID" value="41"/>
              <param name="DMAC_ID_TX" value="34"/>
            </parameters>
          </instance>
        </module>
        <module name="SHDWC" id="6122" version="X">
          <instance name="SHDWC">
            <register-group address-space="base" name="SHDWC" name-in-module="SHDWC" offset="0xFFFFFE10"/>
          </instance>
        </module>
        <module name="SMC" id="6105" version="Q">
          <instance name="SMC">
            <register-group address-space="base" name="SMC" name-in-module="SMC" offset="0xFFFFEA00"/>
          </instance>
        </module>
        <module name="SSC" id="6078" version="W">
          <instance name="SSC">
            <register-group address-space="base" name="SSC" name-in-module="SSC" offset="0xF0010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="28"/>
              <param name="CLOCK_ID" value="28"/>
              <param name="DMAC_ID_TX" value="38"/>
              <param name="DMAC_ID_RX" value="39"/>
            </parameters>
            <signals>
              <signal pad="PA27" function="B" group="RD"/>
              <signal pad="PA29" function="B" group="RF"/>
              <signal pad="PA28" function="B" group="RK"/>
              <signal pad="PA26" function="B" group="TD"/>
              <signal pad="PA25" function="B" group="TF"/>
              <signal pad="PA24" function="B" group="TK"/>
            </signals>
          </instance>
        </module>
        <module name="SYSCWP" id="44155" version="D">
          <instance name="SYSCWP">
            <register-group address-space="base" name="SYSCWP" name-in-module="SYSCWP" offset="0xFFFFFEDC"/>
          </instance>
        </module>
        <module name="TC" id="44162" version="B">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0xF8008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="17"/>
              <param name="CLOCK_ID" value="17"/>
              <param name="DMAC_ID_RX" value="41"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="1"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PA24" function="A" group="TCLK" index="0"/>
              <signal pad="PA25" function="A" group="TCLK" index="1"/>
              <signal pad="PA26" function="A" group="TCLK" index="2"/>
              <signal pad="PA21" function="A" group="TIOA" index="0"/>
              <signal pad="PA22" function="A" group="TIOA" index="1"/>
              <signal pad="PA23" function="A" group="TIOA" index="2"/>
              <signal pad="PA27" function="A" group="TIOB" index="0"/>
              <signal pad="PA28" function="A" group="TIOB" index="1"/>
              <signal pad="PA29" function="A" group="TIOB" index="2"/>
            </signals>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0xF800C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="45"/>
              <param name="CLOCK_ID" value="45"/>
              <param name="DMAC_ID_RX" value="42"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="1"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PC4" function="C" group="TCLK" index="3"/>
              <signal pad="PC7" function="C" group="TCLK" index="4"/>
              <signal pad="PC14" function="C" group="TCLK" index="5"/>
              <signal pad="PC2" function="C" group="TIOA" index="3"/>
              <signal pad="PC5" function="C" group="TIOA" index="4"/>
              <signal pad="PC12" function="C" group="TIOA" index="5"/>
              <signal pad="PC3" function="C" group="TIOB" index="3"/>
              <signal pad="PC6" function="C" group="TIOB" index="4"/>
              <signal pad="PC13" function="C" group="TIOB" index="5"/>
            </signals>
          </instance>
        </module>
        <module name="TDES" id="6150" version="R">
          <instance name="TDES">
            <register-group address-space="base" name="TDES" name-in-module="TDES" offset="0xF0038000"/>
            <parameters>
              <param name="INSTANCE_ID" value="40"/>
              <param name="CLOCK_ID" value="40"/>
              <param name="DMAC_ID_TX" value="31"/>
              <param name="DMAC_ID_RX" value="30"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="6334" version="O">
          <instance name="TRNG">
            <register-group address-space="base" name="TRNG" name-in-module="TRNG" offset="0xF0030000"/>
            <parameters>
              <param name="INSTANCE_ID" value="38"/>
              <param name="CLOCK_ID" value="38"/>
            </parameters>
          </instance>
        </module>
        <module name="UDPHS" id="6227" version="Z">
          <instance name="UDPHS">
            <register-group address-space="base" name="UDPHS" name-in-module="UDPHS" offset="0xF803C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="23"/>
              <param name="CLOCK_ID" value="23"/>
            </parameters>
          </instance>
        </module>
        <module name="UHPFS" id="44164" version="A">
          <instance name="UHPHS_OHCI">
            <register-group address-space="base" name="UHPHS_OHCI" name-in-module="UHPFS" offset="0x00600000"/>
          </instance>
        </module>
        <module name="UHPHS" id="6354" version="X">
          <instance name="UHPHS_EHCI">
            <register-group address-space="base" name="UHPHS_EHCI" name-in-module="UHPHS" offset="0x00700000"/>
            <parameters>
              <param name="INSTANCE_ID" value="22"/>
              <param name="CLOCK_ID" value="22"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="44154" version="C">
          <instance name="WDT">
            <register-group address-space="base" name="WDT" name-in-module="WDT" offset="0xFFFFFF80"/>
          </instance>
        </module>
        <module name="XDMAC" id="11161" version="Q">
          <instance name="XDMAC">
            <register-group address-space="base" name="XDMAC" name-in-module="XDMAC" offset="0xF0008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="20"/>
              <param name="CLOCK_ID" value="20"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts xmlns:header="http://www.atmel.com/schemas/avr-tools-device-file/header">
        <interrupt index="0" module-instance="AIC" name="EXT_FIQ" caption="External FIQ"/>
        <interrupt index="1" module-instance="PMC RSTC RTT PIT WDT RTC" name="SYSC" caption="System Controller Interrupt"/>
        <interrupt index="2" module-instance="PIOA" name="PIOA" caption="Parallel I/O Controller A"/>
        <interrupt index="3" module-instance="PIOB" name="PIOB" caption="Parallel I/O Controller B"/>
        <interrupt index="4" module-instance="PIOC" name="PIOC" caption="Parallel I/O Controller C"/>
        <interrupt index="5" module-instance="FLEXCOM0" name="FLEXCOM0" caption="FLEXCOM 0"/>
        <interrupt index="6" module-instance="FLEXCOM1" name="FLEXCOM1" caption="FLEXCOM 1"/>
        <interrupt index="7" module-instance="FLEXCOM2" name="FLEXCOM2" caption="FLEXCOM 2"/>
        <interrupt index="8" module-instance="FLEXCOM3" name="FLEXCOM3" caption="FLEXCOM 3"/>
        <interrupt index="9" module-instance="FLEXCOM6" name="FLEXCOM6" caption="FLEXCOM 6"/>
        <interrupt index="10" module-instance="FLEXCOM7" name="FLEXCOM7" caption="FLEXCOM 7"/>
        <interrupt index="11" module-instance="FLEXCOM8" name="FLEXCOM8" caption="FLEXCOM 8"/>
        <interrupt index="12" module-instance="SDMMC0" name="SDMMC0" caption="Secure Digital Multi Media Card 0"/>
        <interrupt index="13" module-instance="FLEXCOM4" name="FLEXCOM4" caption="FLEXCOM 4"/>
        <interrupt index="14" module-instance="FLEXCOM5" name="FLEXCOM5" caption="FLEXCOM 5"/>
        <interrupt index="15" module-instance="FLEXCOM9" name="FLEXCOM9" caption="FLEXCOM 9"/>
        <interrupt index="16" module-instance="FLEXCOM10" name="FLEXCOM10" caption="FLEXCOM 10"/>
        <interrupt index="17" module-instance="TC0" name="TC0" caption="Timer Counter 0"/>
        <interrupt index="18" module-instance="PWM" name="PWM" caption="Pulse Width Modulation"/>
        <interrupt index="19" module-instance="ADC" name="ADC" caption="Analog to Digital Converter"/>
        <interrupt index="20" module-instance="XDMAC" name="XDMAC" caption="Extended DMA Controller"/>
        <interrupt index="21" module-instance="MATRIX" name="MATRIX" caption="Matrix"/>
        <interrupt index="22" module-instance="UHPHS" name="UHPHS" caption="USB Host High Speed"/>
        <interrupt index="23" module-instance="UDPHS" name="UDPHS" caption="USB Device High Speed"/>
        <interrupt index="24" module-instance="EMAC0" name="EMAC0" caption="Ethernet MAC 0"/>
        <interrupt index="25" module-instance="LCDC" name="LCDC" caption="LCD Controller"/>
        <interrupt index="26" module-instance="SDMMC1" name="SDMMC1" caption="Secure Digital Multi Media Card 1"/>
        <interrupt index="27" module-instance="EMAC1" name="EMAC1" caption="Ethernet MAC 1"/>
        <interrupt index="28" module-instance="SSC" name="SSC" caption="Synchronous Serial Controller"/>
        <interrupt index="29" module-instance="CAN0" name="CAN0" caption="Controller Area Network 0"/>
        <interrupt index="30" module-instance="CAN1" name="CAN1" caption="Controller Area Network 1"/>
        <interrupt index="31" module-instance="AIC" name="EXT_IRQ" caption="External IRQ"/>
        <interrupt index="32" module-instance="FLEXCOM11" name="FLEXCOM11" caption="FLEXCOM 11"/>
        <interrupt index="33" module-instance="FLEXCOM12" name="FLEXCOM12" caption="FLEXCOM 12"/>
        <interrupt index="34" module-instance="I2SMCC" name="I2SMCC" caption="I2S Multi Channel Controller"/>
        <interrupt index="35" module-instance="QSPI" name="QSPI" caption="Quad I/O SPI Controller"/>
        <interrupt index="36" module-instance="GFX2D" name="GFX2D" caption="Graphics 2D Controller"/>
        <interrupt index="37" module-instance="PIT64B" name="PIT64B" caption="Periodic Interval Timer 64-bit "/>
        <interrupt index="38" module-instance="TRNG" name="TRNG" caption="True Random Number Generator"/>
        <interrupt index="39" module-instance="AES" name="AES" caption="Advanced Encryption Standard"/>
        <interrupt index="40" module-instance="TDES" name="TDES" caption="Triple Data Encryption Standard"/>
        <interrupt index="41" module-instance="SHA" name="SHA" caption="Secure Hash Algorithm"/>
        <interrupt index="42" module-instance="CLASSD" name="CLASSD" caption="Class D Controller"/>
        <interrupt index="43" module-instance="ISI" name="ISI" caption="Image Sensor Interface"/>
        <interrupt index="44" module-instance="PIOD" name="PIOD" caption="Parallel I/O D"/>
        <interrupt index="45" module-instance="TC1" name="TC1" caption="Timer Counter 1"/>
        <interrupt index="46" module-instance="OTPC" name="OTPC" caption="One Time Programmable Controller"/>
        <interrupt index="47" module-instance="DBGU" name="DBGU" caption="Debug Unit"/>
        <interrupt index="48" module-instance="PMECC PMERRLOC" name="ECC" caption="ECC Controller"/>
        <interrupt index="49" module-instance="SDRAMC MPDDRC SMC" name="MC" caption="Memory Controller"/>
      </interrupts>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
        <interface type="swd" name="SWD"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B4403F"/>
          <property name="CHIPID_CIDR" value="0x819B3540"/>
          <property name="CHIPID_EXID" value="0x00000002"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module caption="Analog-to-Digital Converter" name="ADC" id="44073" version="K">
      <register-group name="ADC">
        <register caption="Control Register" name="ADC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Start Conversion" mask="0x00000002" name="START"/>
          <bitfield caption="Touchscreen Calibration" mask="0x00000004" name="TSCALIB"/>
          <bitfield caption="Comparison Restart" mask="0x00000010" name="CMPRST"/>
        </register>
        <register caption="Mode Register" name="ADC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Trigger Selection" mask="0x0000000E" name="TRGSEL" values="ADC_MR__TRGSEL"/>
          <bitfield caption="Sleep Mode" mask="0x00000020" name="SLEEP" values="ADC_MR__SLEEP"/>
          <bitfield caption="Fast Wakeup" mask="0x00000040" name="FWUP" values="ADC_MR__FWUP"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x0000FF00" name="PRESCAL"/>
          <bitfield caption="Startup Time" mask="0x000F0000" name="STARTUP" values="ADC_MR__STARTUP"/>
          <bitfield caption="Analog Change" mask="0x00800000" name="ANACH" values="ADC_MR__ANACH"/>
          <bitfield caption="Tracking Time" mask="0x0F000000" name="TRACKTIM"/>
          <bitfield caption="Transfer Time" mask="0x30000000" name="TRANSFER"/>
          <bitfield caption="Maximum Sampling Rate Enable in Freerun Mode" mask="0x40000000" name="MAXSPEED"/>
          <bitfield caption="User Sequence Enable" mask="0x80000000" name="USEQ" values="ADC_MR__USEQ"/>
        </register>
        <register caption="Channel Sequence Register 1" name="ADC_SEQR1" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Sequence Number 1" mask="0x0000000F" name="USCH1"/>
          <bitfield caption="User Sequence Number 2" mask="0x000000F0" name="USCH2"/>
          <bitfield caption="User Sequence Number 3" mask="0x00000F00" name="USCH3"/>
          <bitfield caption="User Sequence Number 4" mask="0x0000F000" name="USCH4"/>
          <bitfield caption="User Sequence Number 5" mask="0x000F0000" name="USCH5"/>
          <bitfield caption="User Sequence Number 6" mask="0x00F00000" name="USCH6"/>
          <bitfield caption="User Sequence Number 7" mask="0x0F000000" name="USCH7"/>
          <bitfield caption="User Sequence Number 8" mask="0xF0000000" name="USCH8"/>
        </register>
        <register caption="Channel Sequence Register 2" name="ADC_SEQR2" offset="0x0C" rw="RW" size="4">
          <bitfield caption="User Sequence Number 9" mask="0x0000000F" name="USCH9"/>
          <bitfield caption="User Sequence Number 10" mask="0x000000F0" name="USCH10"/>
          <bitfield caption="User Sequence Number 11" mask="0x00000F00" name="USCH11"/>
        </register>
        <register caption="Channel Enable Register" name="ADC_CHER" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Enable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Enable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Enable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Enable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Enable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Enable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Enable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Enable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Enable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Enable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Disable Register" name="ADC_CHDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Disable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Disable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Disable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Disable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Disable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Disable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Disable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Disable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Disable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Disable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Status Register" name="ADC_CHSR" offset="0x18" rw="R" size="4">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Status" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Status" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Status" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Status" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Status" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Status" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Status" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Status" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Status" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Status" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Last Converted Data Register" name="ADC_LCDR" offset="0x20" rw="R" size="4">
          <bitfield caption="Last Data Converted" mask="0x0000FFFF" name="LDATA"/>
          <bitfield caption="Channel Number in Oversampling Mode" mask="0x1F000000" name="CHNBOSR"/>
        </register>
        <register caption="Interrupt Enable Register" name="ADC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Enable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Enable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Enable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Enable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Enable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Enable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Enable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Enable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Enable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Enable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Enable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change Interrupt Enable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Enable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Enable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Enable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Enable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Enable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Enable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Enable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Disable Register" name="ADC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Disable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Disable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Disable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Disable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Disable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Disable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Disable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Disable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Disable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Disable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Disable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change Interrupt Disable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Disable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Disable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Disable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Disable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Disable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Disable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Mask Register" name="ADC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="End of Conversion Interrupt Mask 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Mask 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Mask 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Mask 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Mask 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Mask 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Mask 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Mask 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Mask 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Mask 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Mask 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change Interrupt Disable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Mask" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Mask" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Mask" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Mask" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Mask" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Mask" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Status Register" name="ADC_ISR" offset="0x30" rw="R" size="4">
          <bitfield caption="End of Conversion 0 (automatically set / cleared)" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion 1 (automatically set / cleared)" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion 2 (automatically set / cleared)" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion 3 (automatically set / cleared)" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion 4 (automatically set / cleared)" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion 5 (automatically set / cleared)" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion 6 (automatically set / cleared)" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion 7 (automatically set / cleared)" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion 8 (automatically set / cleared)" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion 9 (automatically set / cleared)" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion 10 (automatically set / cleared)" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion 11 (automatically set / cleared)" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Last Channel Change (cleared on read)" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen XPOS Measure Ready (cleared on read)" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen YPOS Measure Ready (cleared on read)" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Pressure Measure Ready (cleared on read)" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready (automatically set / cleared)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error (cleared on read)" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event (cleared on read)" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen contact (cleared on read)" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact (cleared on read)" mask="0x40000000" name="NOPEN"/>
          <bitfield caption="Pen Detect Status" mask="0x80000000" name="PENS"/>
        </register>
        <register caption="Last Channel Trigger Mode Register" name="ADC_LCTMR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Dual Trigger ON" mask="0x00000001" name="DUALTRIG"/>
          <bitfield caption="Last Channel Comparison Mode" mask="0x00000030" name="CMPMOD" values="ADC_LCTMR__CMPMOD"/>
        </register>
        <register caption="Last Channel Compare Window Register" name="ADC_LCCWR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00000FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x0FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Overrun Status Register" name="ADC_OVER" offset="0x3C" rw="R" size="4">
          <bitfield caption="Overrun Error 0" mask="0x00000001" name="OVRE0"/>
          <bitfield caption="Overrun Error 1" mask="0x00000002" name="OVRE1"/>
          <bitfield caption="Overrun Error 2" mask="0x00000004" name="OVRE2"/>
          <bitfield caption="Overrun Error 3" mask="0x00000008" name="OVRE3"/>
          <bitfield caption="Overrun Error 4" mask="0x00000010" name="OVRE4"/>
          <bitfield caption="Overrun Error 5" mask="0x00000020" name="OVRE5"/>
          <bitfield caption="Overrun Error 6" mask="0x00000040" name="OVRE6"/>
          <bitfield caption="Overrun Error 7" mask="0x00000080" name="OVRE7"/>
          <bitfield caption="Overrun Error 8" mask="0x00000100" name="OVRE8"/>
          <bitfield caption="Overrun Error 9" mask="0x00000200" name="OVRE9"/>
          <bitfield caption="Overrun Error 10" mask="0x00000400" name="OVRE10"/>
          <bitfield caption="Overrun Error 11" mask="0x00000800" name="OVRE11"/>
        </register>
        <register caption="Extended Mode Register" name="ADC_EMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Comparison Mode" mask="0x00000003" name="CMPMODE" values="ADC_EMR__CMPMODE"/>
          <bitfield caption="Comparison Type" mask="0x00000004" name="CMPTYPE" values="ADC_EMR__CMPTYPE"/>
          <bitfield caption="Comparison Selected Channel" mask="0x000000F0" name="CMPSEL"/>
          <bitfield caption="Compare All Channels" mask="0x00000200" name="CMPALL"/>
          <bitfield caption="Compare Event Filtering" mask="0x00003000" name="CMPFILTER"/>
          <bitfield caption="Over Sampling Rate" mask="0x00070000" name="OSR" values="ADC_EMR__OSR"/>
          <bitfield caption="Averaging on Single Trigger Event" mask="0x00100000" name="ASTE" values="ADC_EMR__ASTE"/>
          <bitfield caption="External Clock Selection" mask="0x00200000" name="SRCCLK" values="ADC_EMR__SRCCLK"/>
          <bitfield caption="Tracking Time x4" mask="0x00400000" name="TRACKX4"/>
          <bitfield caption="Tag of ADC_LCDR" mask="0x01000000" name="TAG"/>
          <bitfield caption="Sign Mode" mask="0x06000000" name="SIGNMODE" values="ADC_EMR__SIGNMODE"/>
          <bitfield caption="ADC Running Mode" mask="0x30000000" name="ADCMODE" values="ADC_EMR__ADCMODE"/>
        </register>
        <register caption="Compare Window Register" name="ADC_CWR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x0000FFFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0xFFFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Channel Configuration Register" name="ADC_CCR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Differential Inputs for Channel 0" mask="0x00010000" name="DIFF0"/>
          <bitfield caption="Differential Inputs for Channel 1" mask="0x00020000" name="DIFF1"/>
          <bitfield caption="Differential Inputs for Channel 2" mask="0x00040000" name="DIFF2"/>
          <bitfield caption="Differential Inputs for Channel 3" mask="0x00080000" name="DIFF3"/>
          <bitfield caption="Differential Inputs for Channel 4" mask="0x00100000" name="DIFF4"/>
          <bitfield caption="Differential Inputs for Channel 5" mask="0x00200000" name="DIFF5"/>
          <bitfield caption="Differential Inputs for Channel 6" mask="0x00400000" name="DIFF6"/>
          <bitfield caption="Differential Inputs for Channel 7" mask="0x00800000" name="DIFF7"/>
          <bitfield caption="Differential Inputs for Channel 8" mask="0x01000000" name="DIFF8"/>
          <bitfield caption="Differential Inputs for Channel 9" mask="0x02000000" name="DIFF9"/>
          <bitfield caption="Differential Inputs for Channel 10" mask="0x04000000" name="DIFF10"/>
          <bitfield caption="Differential Inputs for Channel 11" mask="0x08000000" name="DIFF11"/>
        </register>
        <register caption="Channel Data Register" name="ADC_CDR" offset="0x50" rw="R" size="4" count="12">
          <bitfield caption="Converted Data" mask="0x0000FFFF" name="DATA"/>
        </register>
        <register caption="Analog Control Register" name="ADC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Pen Detection Sensitivity" mask="0x00000003" name="PENDETSENS"/>
          <bitfield caption="ADC Bias Current Control" mask="0x00000300" name="IBCTL"/>
        </register>
        <register caption="Pseudo-Differential Register" name="ADC_PDR" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Pseudo-Differential Inputs for Channel 0" mask="0x00000001" name="PDIFF0"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 1" mask="0x00000002" name="PDIFF1"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 2" mask="0x00000004" name="PDIFF2"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 3" mask="0x00000008" name="PDIFF3"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 4" mask="0x00000010" name="PDIFF4"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 5" mask="0x00000020" name="PDIFF5"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 6" mask="0x00000040" name="PDIFF6"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 7" mask="0x00000080" name="PDIFF7"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 8" mask="0x00000100" name="PDIFF8"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 9" mask="0x00000200" name="PDIFF9"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 10" mask="0x00000400" name="PDIFF10"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 11" mask="0x00000800" name="PDIFF11"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 12" mask="0x00001000" name="PDIFF12"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 13" mask="0x00002000" name="PDIFF13"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 14" mask="0x00004000" name="PDIFF14"/>
          <bitfield caption="Pseudo-Differential Inputs for Channel 15" mask="0x00008000" name="PDIFF15"/>
        </register>
        <register caption="Touchscreen Mode Register" name="ADC_TSMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Touchscreen Mode" mask="0x00000003" name="TSMODE" values="ADC_TSMR__TSMODE"/>
          <bitfield caption="Touchscreen Average" mask="0x00000030" name="TSAV" values="ADC_TSMR__TSAV"/>
          <bitfield caption="Touchscreen Frequency" mask="0x00000F00" name="TSFREQ"/>
          <bitfield caption="Touchscreen Switches Closure Time" mask="0x000F0000" name="TSSCTIM"/>
          <bitfield caption="No TouchScreen DMA" mask="0x00400000" name="NOTSDMA"/>
          <bitfield caption="Pen Contact Detection Enable" mask="0x01000000" name="PENDET"/>
          <bitfield caption="Pen Detect Debouncing Period" mask="0xF0000000" name="PENDBC"/>
        </register>
        <register caption="Touchscreen X Position Register" name="ADC_XPOSR" offset="0xB4" rw="R" size="4">
          <bitfield caption="X Position" mask="0x00000FFF" name="XPOS"/>
          <bitfield caption="Scale of XPOS" mask="0x0FFF0000" name="XSCALE"/>
        </register>
        <register caption="Touchscreen Y Position Register" name="ADC_YPOSR" offset="0xB8" rw="R" size="4">
          <bitfield caption="Y Position" mask="0x00000FFF" name="YPOS"/>
          <bitfield caption="Scale of YPOS" mask="0x0FFF0000" name="YSCALE"/>
        </register>
        <register caption="Touchscreen Pressure Register" name="ADC_PRESSR" offset="0xBC" rw="R" size="4">
          <bitfield caption="Data of Z1 Measurement" mask="0x00000FFF" name="Z1"/>
          <bitfield caption="Data of Z2 Measurement" mask="0x0FFF0000" name="Z2"/>
        </register>
        <register caption="Trigger Register" name="ADC_TRGR" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Trigger Mode" mask="0x00000007" name="TRGMOD" values="ADC_TRGR__TRGMOD"/>
          <bitfield caption="Trigger Period" mask="0xFFFF0000" name="TRGPER"/>
        </register>
        <register caption="Correction Values Register" name="ADC_CVR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Offset Correction" mask="0x0000FFFF" name="OFFSETCORR"/>
          <bitfield caption="Gain Correction" mask="0xFFFF0000" name="GAINCORR"/>
        </register>
        <register caption="Channel Error Correction Register" name="ADC_CECR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Error Correction Enable for channel 0" mask="0x00000001" name="ECORR0"/>
          <bitfield caption="Error Correction Enable for channel 1" mask="0x00000002" name="ECORR1"/>
          <bitfield caption="Error Correction Enable for channel 2" mask="0x00000004" name="ECORR2"/>
          <bitfield caption="Error Correction Enable for channel 3" mask="0x00000008" name="ECORR3"/>
          <bitfield caption="Error Correction Enable for channel 4" mask="0x00000010" name="ECORR4"/>
          <bitfield caption="Error Correction Enable for channel 5" mask="0x00000020" name="ECORR5"/>
          <bitfield caption="Error Correction Enable for channel 6" mask="0x00000040" name="ECORR6"/>
          <bitfield caption="Error Correction Enable for channel 7" mask="0x00000080" name="ECORR7"/>
          <bitfield caption="Error Correction Enable for channel 8" mask="0x00000100" name="ECORR8"/>
          <bitfield caption="Error Correction Enable for channel 9" mask="0x00000200" name="ECORR9"/>
          <bitfield caption="Error Correction Enable for channel 10" mask="0x00000400" name="ECORR10"/>
          <bitfield caption="Error Correction Enable for channel 11" mask="0x00000800" name="ECORR11"/>
        </register>
        <register caption="Touchscreen Correction Values Register" name="ADC_TSCVR" offset="0xDC" rw="RW" size="4">
          <bitfield caption="Touchscreen Offset Correction" mask="0x0000FFFF" name="TSOFFSETCORR"/>
          <bitfield caption="Touchscreen Gain Correction" mask="0xFFFF0000" name="TSGAINCORR"/>
        </register>
        <register caption="Write Protection Mode Register" name="ADC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCTEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ADC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ADC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Trigger Selection" name="ADC_MR__TRGSEL">
        <value caption="ADTRG" name="ADC_TRIG0" value="0x0"/>
        <value caption="TIOA0" name="ADC_TRIG1" value="0x1"/>
        <value caption="TIOA1" name="ADC_TRIG2" value="0x2"/>
        <value caption="TIOA2" name="ADC_TRIG3" value="0x3"/>
      </value-group>
      <value-group caption="Sleep Mode" name="ADC_MR__SLEEP">
        <value caption="Normal Mode: The ADC core and reference voltage circuitry are kept ON between conversions." name="NORMAL" value="0"/>
        <value caption="Sleep Mode: The wakeup time can be modified by programming the FWUP bit." name="SLEEP" value="1"/>
      </value-group>
      <value-group caption="Fast Wakeup" name="ADC_MR__FWUP">
        <value caption="If SLEEP is 1, then both ADC core and reference voltage circuitry are OFF between conversions" name="OFF" value="0"/>
        <value caption="If SLEEP is 1, then Fast Wakeup Sleep mode: The voltage reference is ON between conversions and ADC core is OFF" name="ON" value="1"/>
      </value-group>
      <value-group caption="Startup Time" name="ADC_MR__STARTUP">
        <value caption="0 periods of ADCCLK" name="SUT0" value="0x0"/>
        <value caption="8 periods of ADCCLK" name="SUT8" value="0x1"/>
        <value caption="16 periods of ADCCLK" name="SUT16" value="0x2"/>
        <value caption="24 periods of ADCCLK" name="SUT24" value="0x3"/>
        <value caption="64 periods of ADCCLK" name="SUT64" value="0x4"/>
        <value caption="80 periods of ADCCLK" name="SUT80" value="0x5"/>
        <value caption="96 periods of ADCCLK" name="SUT96" value="0x6"/>
        <value caption="112 periods of ADCCLK" name="SUT112" value="0x7"/>
        <value caption="512 periods of ADCCLK" name="SUT512" value="0x8"/>
        <value caption="576 periods of ADCCLK" name="SUT576" value="0x9"/>
        <value caption="640 periods of ADCCLK" name="SUT640" value="0xA"/>
        <value caption="704 periods of ADCCLK" name="SUT704" value="0xB"/>
        <value caption="768 periods of ADCCLK" name="SUT768" value="0xC"/>
        <value caption="832 periods of ADCCLK" name="SUT832" value="0xD"/>
        <value caption="896 periods of ADCCLK" name="SUT896" value="0xE"/>
        <value caption="960 periods of ADCCLK" name="SUT960" value="0xF"/>
      </value-group>
      <value-group caption="Analog Change" name="ADC_MR__ANACH">
        <value caption="No analog change on channel switching: DIFF0 is used for all channels." name="NONE" value="0"/>
        <value caption="Allows different analog settings for each channel. See ADC Channel Offset RegisterChannel Configuration Register." name="ALLOWED" value="1"/>
      </value-group>
      <value-group caption="User Sequence Enable" name="ADC_MR__USEQ">
        <value caption="Normal mode: The controller converts channels in a simple numeric order depending only on the channel index." name="NUM_ORDER" value="0"/>
        <value caption="User Sequence mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers and can be used to convert the same channel several times." name="REG_ORDER" value="1"/>
      </value-group>
      <value-group caption="Last Channel Comparison Mode" name="ADC_LCTMR__CMPMOD">
        <value caption="Generates the ADC_ISR.LCCHG flag when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates the ADC_ISR.LCCHG flag when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates the ADC_ISR.LCCHG flag when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates the ADC_ISR.LCCHG flag when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="Comparison Mode" name="ADC_EMR__CMPMODE">
        <value caption="When the converted data is lower than the low threshold of the window, generates the ADC_ISR.COMPE flag or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="LOW" value="0x0"/>
        <value caption="When the converted data is higher than the high threshold of the window, generates the ADC_ISR.COMPE flag or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="HIGH" value="0x1"/>
        <value caption="When the converted data is in the comparison window, generates the ADC_ISR.COMPE flag or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="IN" value="0x2"/>
        <value caption="When the converted data is out of the comparison window, generates the ADC_ISR.COMPE flag or, in Partial Wakeup mode, defines the conditions to exit system from Wait mode." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="Comparison Type" name="ADC_EMR__CMPTYPE">
        <value caption="Any conversion is performed and comparison function drives the ADC_ISR.COMPE flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison conditions must be met to start the storage of all conversions until the ADC_CR.CMPRST bit is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Over Sampling Rate" name="ADC_EMR__OSR">
        <value caption="No averaging. ADC sample rate is maximum." name="NO_AVERAGE" value="0x0"/>
        <value caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 4." name="OSR4" value="0x1"/>
        <value caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 16." name="OSR16" value="0x2"/>
        <value caption="3-bit enhanced resolution by averaging. ADC sample rate divided by 64." name="OSR64" value="0x3"/>
        <value caption="4-bit enhanced resolution by averaging. ADC sample rate divided by 256." name="OSR256" value="0x4"/>
      </value-group>
      <value-group caption="Averaging on Single Trigger Event" name="ADC_EMR__ASTE">
        <value caption="The average requests several trigger events." name="MULTI_TRIG_AVERAGE" value="0"/>
        <value caption="The average requests only one trigger event." name="SINGLE_TRIG_AVERAGE" value="1"/>
      </value-group>
      <value-group caption="External Clock Selection" name="ADC_EMR__SRCCLK">
        <value caption="The peripheral clock is the source for the ADC prescaler." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Sign Mode" name="ADC_EMR__SIGNMODE">
        <value caption="Single-Ended channels: Unsigned conversions. Pseudo-differential channels and Differential channels: Signed conversions." name="SE_UNSG_DF_SIGN" value="0x0"/>
        <value caption="Single-Ended channels: Signed conversions. Pseudo-differential channels and Differential channels: Unsigned conversions." name="SE_SIGN_DF_UNSG" value="0x1"/>
        <value caption="All channels: Unsigned conversions." name="ALL_UNSIGNED" value="0x2"/>
        <value caption="All channels: Signed conversions." name="ALL_SIGNED" value="0x3"/>
      </value-group>
      <value-group caption="ADC Running Mode" name="ADC_EMR__ADCMODE">
        <value caption="Normal mode of operation." name="NORMAL" value="0x0"/>
        <value caption="Offset Error mode to measure the offset error. See Table 7-6." name="OFFSET_ERROR" value="0x1"/>
        <value caption="Gain Error mode to measure the gain error. See Table 7-6." name="GAIN_ERROR_HIGH" value="0x2"/>
        <value caption="Gain Error mode to measure the gain error. See Table 7-6." name="GAIN_ERROR_LOW" value="0x3"/>
      </value-group>
      <value-group caption="Touchscreen Mode" name="ADC_TSMR__TSMODE">
        <value caption="No Touchscreen" name="NONE" value="0x0"/>
        <value caption="4-wire Touchscreen without pressure measurement" name="_4_WIRE_NO_PM" value="0x1"/>
        <value caption="4-wire Touchscreen with pressure measurement" name="_4_WIRE" value="0x2"/>
        <value caption="5-wire Touchscreen" name="_5_WIRE" value="0x3"/>
      </value-group>
      <value-group caption="Touchscreen Average" name="ADC_TSMR__TSAV">
        <value caption="No Filtering. Only one ADC conversion per measure" name="NO_FILTER" value="0x0"/>
        <value caption="Averages 2 ADC conversions" name="AVG2CONV" value="0x1"/>
        <value caption="Averages 4 ADC conversions" name="AVG4CONV" value="0x2"/>
        <value caption="Averages 8 ADC conversions" name="AVG8CONV" value="0x3"/>
      </value-group>
      <value-group caption="Trigger Mode" name="ADC_TRGR__TRGMOD">
        <value caption="No hardware trigger enabled, only software trigger can start conversions" name="NO_TRIGGER" value="0x0"/>
        <value caption="Rising edge of the selected hardware trigger event, defined in ADC_MR.TRGSEL" name="EXT_TRIG_RISE" value="0x1"/>
        <value caption="Falling edge of the selected hardware trigger event" name="EXT_TRIG_FALL" value="0x2"/>
        <value caption="Any edge of the selected hardware trigger event" name="EXT_TRIG_ANY" value="0x3"/>
        <value caption="Pen Detect Trigger (shall be selected only if PENDET is set and TSMODE &gt; 0)" name="PEN_TRIG" value="0x4"/>
        <value caption="ADC internal hardware periodic trigger (see field TRGPER)" name="PERIOD_TRIG" value="0x5"/>
        <value caption="Continuous mode" name="CONTINUOUS" value="0x6"/>
      </value-group>
      <value-group caption="Write Protection Key" name="ADC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0" name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module caption="Advanced Encryption Standard" name="AES" id="6149" version="ZH">
      <register-group name="AES">
        <register caption="Control Register" name="AES_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Unlock Processing" mask="0x01000000" name="UNLOCK"/>
        </register>
        <register caption="Mode Register" name="AES_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER"/>
          <bitfield caption="GCM Automatic Tag Generation Enable" mask="0x00000002" name="GTAGEN"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000008" name="DUALBUFF" values="AES_MR__DUALBUFF"/>
          <bitfield caption="Processing Delay" mask="0x000000F0" name="PROCDLY"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="AES_MR__SMOD"/>
          <bitfield caption="Key Size" mask="0x00000C00" name="KEYSIZE" values="AES_MR__KEYSIZE"/>
          <bitfield caption="Operating Mode" mask="0x00007000" name="OPMOD" values="AES_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Cipher Feedback Data Size" mask="0x00070000" name="CFBS" values="AES_MR__CFBS"/>
          <bitfield caption="Key" mask="0x00F00000" name="CKEY" values="AES_MR__CKEY"/>
          <bitfield caption="Tamper Clear Enable" mask="0x80000000" name="TAMPCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="AES_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Enable" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Enable" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Enable" mask="0x00040000" name="PLENERR"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x00080000" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="AES_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Disable" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Disable" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Disable" mask="0x00040000" name="PLENERR"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x00080000" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="AES_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Mask" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Mask" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Mask" mask="0x00040000" name="PLENERR"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x00080000" name="SECE"/>
        </register>
        <register caption="Interrupt Status Register" name="AES_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" mask="0x0000F000" name="URAT" values="AES_ISR__URAT"/>
          <bitfield caption="GCM Tag Ready" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error" mask="0x00040000" name="PLENERR"/>
          <bitfield caption="Security and/or Safety Event (cleared on read)" mask="0x00080000" name="SECE"/>
        </register>
        <register caption="Key Word Register" name="AES_KEYWR" offset="0x20" rw="W" size="4" count="8">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Input Data Register" name="AES_IDATAR" offset="0x40" rw="W" size="4" count="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register" name="AES_ODATAR" offset="0x50" rw="R" size="4" count="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register" name="AES_IVR" offset="0x60" rw="W" size="4" count="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Additional Authenticated Data Length Register" name="AES_AADLENR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Additional Authenticated Data Length" mask="0xFFFFFFFF" name="AADLEN"/>
        </register>
        <register caption="Plaintext/Ciphertext Length Register" name="AES_CLENR" offset="0x74" rw="RW" size="4">
          <bitfield caption="Plaintext/Ciphertext Length" mask="0xFFFFFFFF" name="CLEN"/>
        </register>
        <register caption="GCM Intermediate Hash Word Register" name="AES_GHASHR" offset="0x78" rw="RW" size="4" count="4">
          <bitfield caption="Intermediate GCM Hash Word x" mask="0xFFFFFFFF" name="GHASH"/>
        </register>
        <register caption="GCM Authentication Tag Word Register" name="AES_TAGR" offset="0x88" rw="R" size="4" count="4">
          <bitfield caption="GCM Authentication Tag x" mask="0xFFFFFFFF" name="TAG"/>
        </register>
        <register caption="GCM Encryption Counter Value Register" name="AES_CTRR" offset="0x98" rw="R" size="4">
          <bitfield caption="GCM Encryption Counter" mask="0xFFFFFFFF" name="CTR"/>
        </register>
        <register caption="GCM H Word Register" name="AES_GCMHR" offset="0x9C" rw="RW" size="4" count="4">
          <bitfield caption="GCM H Word x" mask="0xFFFFFFFF" name="H"/>
        </register>
        <register caption="Extended Mode Register" name="AES_EMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Auto Padding Enable" mask="0x00000001" name="APEN"/>
          <bitfield caption="Auto Padding Mode" mask="0x00000002" name="APM"/>
          <bitfield caption="Protocol Layer Improved Performance Enable" mask="0x00000010" name="PLIPEN"/>
          <bitfield caption="Protocol Layer Improved Performance Decipher" mask="0x00000020" name="PLIPD"/>
          <bitfield caption="Private Key Internal Register Select" mask="0x00000080" name="PKRS"/>
          <bitfield caption="Auto Padding Length" mask="0x0000FF00" name="PADLEN"/>
          <bitfield caption="IPSEC Next Header" mask="0x00FF0000" name="NHEAD"/>
          <bitfield caption="Block Processing End" mask="0x80000000" name="BPE"/>
        </register>
        <register caption="Byte Counter Register" name="AES_BCNT" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Auto Padding Byte Counter" mask="0xFFFFFFFF" name="BCNT"/>
        </register>
        <register caption="Tweak Word Register" name="AES_TWR" offset="0xC0" rw="RW" size="4" count="4">
          <bitfield caption="Tweak Word x" mask="0xFFFFFFFF" name="TWEAK"/>
        </register>
        <register caption="Alpha Word Register" name="AES_ALPHAR" offset="0xD0" rw="W" size="4" count="4">
          <bitfield caption="Alpha Word x" mask="0xFFFFFFFF" name="ALPHA"/>
        </register>
        <register caption="Write Protection Mode Register" name="AES_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interruption Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Action on Abnormal Event Detection" mask="0x000000E0" name="ACTION" values="AES_WPMR__ACTION"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="AES_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="AES_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Private Key Internal Register Protection Violation Status (cleared on read)" mask="0x00000010" name="PKRPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x0F000000" name="SWETYP" values="AES_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class (cleared on read)" mask="0x80000000" name="ECLASS" values="AES_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="Dual Input Buffer" name="AES_MR__DUALBUFF">
        <value caption="AES_IDATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="AES_IDATARx can be written during processing of previous block when SMOD = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="Start Mode" name="AES_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="AES_IDATAR0 access only Auto Mode (DMA)" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="Key Size" name="AES_MR__KEYSIZE">
        <value caption="AES Key Size is 128 bits" name="AES128" value="0x0"/>
        <value caption="AES Key Size is 192 bits" name="AES192" value="0x1"/>
        <value caption="AES Key Size is 256 bits" name="AES256" value="0x2"/>
      </value-group>
      <value-group caption="Operating Mode" name="AES_MR__OPMOD">
        <value caption="ECB: Electronic Codebook mode" name="ECB" value="0x0"/>
        <value caption="CBC: Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="OFB: Output Feedback mode" name="OFB" value="0x2"/>
        <value caption="CFB: Cipher Feedback mode" name="CFB" value="0x3"/>
        <value caption="CTR: Counter mode (16-bit internal counter)" name="CTR" value="0x4"/>
        <value caption="GCM: Galois/Counter mode" name="GCM" value="0x5"/>
        <value caption="XTS: XEX-based tweaked-codebook mode" name="XTS" value="0x6"/>
      </value-group>
      <value-group caption="Cipher Feedback Data Size" name="AES_MR__CFBS">
        <value caption="128-bit" name="SIZE_128BIT" value="0x0"/>
        <value caption="64-bit" name="SIZE_64BIT" value="0x1"/>
        <value caption="32-bit" name="SIZE_32BIT" value="0x2"/>
        <value caption="16-bit" name="SIZE_16BIT" value="0x3"/>
        <value caption="8-bit" name="SIZE_8BIT" value="0x4"/>
      </value-group>
      <value-group caption="Key" name="AES_MR__CKEY">
        <value caption="This field must be written with 0xE the first time AES_MR is programmed. For subsequent programming of AES_MR, any value can be written, including that of 0xE. Always reads as 0." name="PASSWD" value="0xE"/>
      </value-group>
      <value-group caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" name="AES_ISR__URAT">
        <value caption="Input Data register written during the data processing when SMOD = 2 mode." name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data register read during the data processing." name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode register written during the data processing." name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Output Data register read during the sub-keys generation." name="ODR_RD_SUBKGEN" value="0x3"/>
        <value caption="Mode register written during the sub-keys generation." name="MR_WR_SUBKGEN" value="0x4"/>
        <value caption="Write-only register read access." name="WOR_RD_ACCESS" value="0x5"/>
      </value-group>
      <value-group caption="Action on Abnormal Event Detection" name="AES_WPMR__ACTION">
        <value caption="No action (stop or clear key) is performed when one of PKRPVS, WPVS, CGD, SEQE, or SWE flags is set." name="REPORT_ONLY" value="0x0"/>
        <value caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." name="LOCK_PKRPVS_WPVS_SWE" value="0x1"/>
        <value caption="If a processing is in progress when the AES_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." name="LOCK_CGD_SEQE" value="0x2"/>
        <value caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." name="LOCK_ANY_EV" value="0x3"/>
        <value caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." name="CLEAR_PKRPVS_WPVS_SWE" value="0x4"/>
        <value caption="If a processing is in progress when the AES_WPSR.CGD/SEQE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." name="CLEAR_CGD_SEQE" value="0x5"/>
        <value caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." name="CLEAR_ANY_EV" value="0x6"/>
      </value-group>
      <value-group caption="Write Protection Key" name="AES_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN,WPITEN,WPCREN bits. Always reads as 0." name="PASSWD" value="0x414553"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="AES_WPSR__SWETYP">
        <value caption="A write-only register has been read (Warning)." name="READ_WO" value="0x0"/>
        <value caption="AES is enabled and a write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address (Warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="Abnormal use of AES_CR.START command when DMA access is configured." name="CTRL_START" value="0x3"/>
        <value caption="A key write, init value write, output data read, AES_MR and AES_EMR write, GCM configuration registers write, AES_TWRx and AES_ALPHARx registers write, AES_BCNT write, private key bus access has been performed while a current processing is in progress (abnormal)." name="WEIRD_ACTION" value="0x4"/>
        <value caption="A tentative of start is required while the key is not fully loaded into the AES_KEYWRx registers." name="INCOMPLETE_KEY" value="0x5"/>
      </value-group>
      <value-group caption="Software Error Class (cleared on read)" name="AES_WPSR__ECLASS">
        <value caption="An abnormal access that does not affect system functionality" name="WARNING" value="0"/>
        <value caption="An access is performed into key, input data, control registers while the AES is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="Advanced Interrupt Controller" name="AIC" id="11051" version="L">
      <register-group name="AIC">
        <register caption="Source Select Register" name="AIC_SSR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Interrupt Line Selection" mask="0x0000007F" name="INTSEL"/>
        </register>
        <register caption="Source Mode Register" name="AIC_SMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Priority Level" mask="0x00000007" name="PRIOR" values="AIC_SMR__PRIOR"/>
          <bitfield caption="Interrupt Source Type" mask="0x00000060" name="SRCTYPE" values="AIC_SMR__SRCTYPE"/>
        </register>
        <register caption="Source Vector Register" name="AIC_SVR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Source Vector" mask="0xFFFFFFFF" name="VECTOR"/>
        </register>
        <register caption="Interrupt Vector Register" name="AIC_IVR" offset="0x10" rw="R" size="4">
          <bitfield caption="Interrupt Vector Register" mask="0xFFFFFFFF" name="IRQV"/>
        </register>
        <register caption="FIQ Vector Register" name="AIC_FVR" offset="0x14" rw="R" size="4">
          <bitfield caption="FIQ Vector Register" mask="0xFFFFFFFF" name="FIQV"/>
        </register>
        <register caption="Interrupt Status Register" name="AIC_ISR" offset="0x18" rw="R" size="4">
          <bitfield caption="Current Interrupt Identifier" mask="0x0000007F" name="IRQID"/>
        </register>
        <register caption="Interrupt Pending Register 0" name="AIC_IPR0" offset="0x20" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="FIQ"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="SYS"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID2"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID3"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID4"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID5"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID6"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID7"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID8"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID9"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID10"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID11"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID12"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID13"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID14"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID15"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID16"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID17"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID18"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID19"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID20"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID21"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID22"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID23"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID24"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID25"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID26"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID27"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID28"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID29"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID30"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Interrupt Pending Register 1" name="AIC_IPR1" offset="0x24" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID32"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID33"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID34"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID35"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID36"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID37"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID38"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID39"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID40"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID41"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID42"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID43"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID44"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID45"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID46"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID47"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID48"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID49"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID50"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID51"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID52"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID53"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID54"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID55"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID56"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID57"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID58"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID59"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID60"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID61"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID62"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Interrupt Pending Register 2" name="AIC_IPR2" offset="0x28" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID64"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID65"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID66"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID67"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID68"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID69"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID70"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID71"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID72"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID73"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID74"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID75"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID76"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID77"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID78"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID79"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID80"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID81"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID82"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID83"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID84"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID85"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID86"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID87"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID88"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID89"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID90"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID91"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID92"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID93"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID94"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID95"/>
        </register>
        <register caption="Interrupt Pending Register 3" name="AIC_IPR3" offset="0x2C" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID96"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID97"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID98"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID99"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID100"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID101"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID102"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID103"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID104"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID105"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID106"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID107"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID108"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID109"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID110"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID111"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID112"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID113"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID114"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID115"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID116"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID117"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID118"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID119"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID120"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID121"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID122"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID123"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID124"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID125"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID126"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID127"/>
        </register>
        <register caption="Interrupt Mask Register" name="AIC_IMR" offset="0x30" rw="R" size="4">
          <bitfield caption="Interrupt Mask" mask="0x00000001" name="INTM"/>
        </register>
        <register caption="Core Interrupt Status Register" name="AIC_CISR" offset="0x34" rw="R" size="4">
          <bitfield caption="NFIQ Status" mask="0x00000001" name="NFIQ"/>
          <bitfield caption="NIRQ Status" mask="0x00000002" name="NIRQ"/>
        </register>
        <register caption="End of Interrupt Command Register" name="AIC_EOICR" offset="0x38" rw="W" size="4">
          <bitfield caption="Interrupt Processing Complete Command" mask="0x00000001" name="ENDIT"/>
        </register>
        <register caption="Spurious Interrupt Vector Register" name="AIC_SPU" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Spurious Interrupt Vector Register" mask="0xFFFFFFFF" name="SIVR"/>
        </register>
        <register caption="Interrupt Enable Command Register" name="AIC_IECR" offset="0x40" rw="W" size="4">
          <bitfield caption="Interrupt Enable" mask="0x00000001" name="INTEN"/>
        </register>
        <register caption="Interrupt Disable Command Register" name="AIC_IDCR" offset="0x44" rw="W" size="4">
          <bitfield caption="Interrupt Disable" mask="0x00000001" name="INTD"/>
        </register>
        <register caption="Interrupt Clear Command Register" name="AIC_ICCR" offset="0x48" rw="W" size="4">
          <bitfield caption="Interrupt Clear" mask="0x00000001" name="INTCLR"/>
        </register>
        <register caption="Interrupt Set Command Register" name="AIC_ISCR" offset="0x4C" rw="W" size="4">
          <bitfield caption="Interrupt Set" mask="0x00000001" name="INTSET"/>
        </register>
        <register caption="Fast Forcing Enable Register" name="AIC_FFER" offset="0x50" rw="W" size="4">
          <bitfield caption="Fast Forcing Enable" mask="0x00000001" name="FFEN"/>
        </register>
        <register caption="Fast Forcing Disable Register" name="AIC_FFDR" offset="0x54" rw="W" size="4">
          <bitfield caption="Fast Forcing Disable" mask="0x00000001" name="FFDIS"/>
        </register>
        <register caption="Fast Forcing Status Register" name="AIC_FFSR" offset="0x58" rw="R" size="4">
          <bitfield caption="Fast Forcing Status" mask="0x00000001" name="FFS"/>
        </register>
        <register caption="SVR Return Enable Register" name="AIC_SVRRER" offset="0x60" rw="W" size="4">
          <bitfield caption="SVR Return Enable" mask="0x00000001" name="SVRREN"/>
        </register>
        <register caption="SVR Return Disable Register" name="AIC_SVRRDR" offset="0x64" rw="W" size="4">
          <bitfield caption="SVR Return Disable" mask="0x00000001" name="SVRRDIS"/>
        </register>
        <register caption="SVR Return Status Register" name="AIC_SVRRSR" offset="0x68" rw="R" size="4">
          <bitfield caption="SVR Return Status" mask="0x00000001" name="SVRRS"/>
        </register>
        <register caption="Debug Control Register" name="AIC_DCR" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Protection Mode" mask="0x00000001" name="PROT"/>
          <bitfield caption="General Interrupt Mask" mask="0x00000002" name="GMSK"/>
        </register>
        <register caption="Write Protection Mode Register" name="AIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="AIC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="AIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Interrupt Priority Level" name="AIC_SMR__PRIOR">
        <value caption="Minimum priority" name="MINIMUM" value="0x0"/>
        <value caption="Very low priority" name="VERY_LOW" value="0x1"/>
        <value caption="Low priority" name="LOW" value="0x2"/>
        <value caption="Medium priority" name="MEDIUM_LOW" value="0x3"/>
        <value caption="Medium-high priority" name="MEDIUM_HIGH" value="0x4"/>
        <value caption="High priority" name="HIGH" value="0x5"/>
        <value caption="Very high priority" name="VERY_HIGH" value="0x6"/>
        <value caption="Maximum priority" name="MAXIMUM" value="0x7"/>
      </value-group>
      <value-group caption="Interrupt Source Type" name="AIC_SMR__SRCTYPE">
        <value caption="High-level sensitive for internal source. Low-level sensitive for external source" name="INT_LEVEL_SENSITIVE" value="0x0"/>
        <value caption="Negative-edge triggered for external source" name="EXT_NEGATIVE_EDGE" value="0x1"/>
        <value caption="High-level sensitive for internal source. High-level sensitive for external source" name="EXT_HIGH_LEVEL" value="0x2"/>
        <value caption="Positive-edge triggered for external source" name="EXT_POSITIVE_EDGE" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="AIC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x414943"/>
      </value-group>
    </module>
    <module caption="Boot Sequence Controller" name="BSC" id="11072" version="G">
      <register-group name="BSC">
        <register caption="Boot Sequence Controller Configuration Register" name="BSC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Boot Media Sequence" mask="0x00000007" name="BOOT"/>
          <bitfield caption="Write Protection Key (Write-only)" mask="0xFFFF0000" name="WPKEY" values="BSC_CR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key (Write-only)" name="BSC_CR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the BOOT field. Always reads as 0." name="PASSWD" value="0x6683"/>
      </value-group>
    </module>
    <module caption="Controller Area Network" name="CAN" id="6019" version="T">
      <register-group name="CAN_MB" size="32">
        <register caption="Mailbox Mode Register" name="CAN_MMR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR0__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register" name="CAN_MAM" offset="0x4" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register" name="CAN_MID" offset="0x8" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register" name="CAN_MFID" offset="0xC" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register" name="CAN_MSR" offset="0x10" rw="R" size="4">
          <bitfield caption="Timer Value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort (cleared by writing MTCR or MACR in the CAN_MCRx)" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready (cleared by writing MTCR or MACR in the CAN_MCRx)" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored (cleared by reading CAN_MSRx)" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register" name="CAN_MDL" offset="0x14" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register" name="CAN_MDH" offset="0x18" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register" name="CAN_MCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox 0" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
      </register-group>
      <register-group name="CAN">
        <register caption="Mode Register" name="CAN_MR" offset="0x0000" rw="RW" size="4">
          <bitfield caption="CAN Controller Enable" mask="0x00000001" name="CANEN"/>
          <bitfield caption="Disable/Enable Low-power Mode" mask="0x00000002" name="LPM"/>
          <bitfield caption="Disable/Enable Autobaud/Listen mode" mask="0x00000004" name="ABM"/>
          <bitfield caption="Disable/Enable Overload Frame" mask="0x00000008" name="OVL"/>
          <bitfield caption="Timestamp messages at each end of Frame" mask="0x00000010" name="TEOF"/>
          <bitfield caption="Disable/Enable Time-Triggered Mode" mask="0x00000020" name="TTM"/>
          <bitfield caption="Enable Timer Freeze" mask="0x00000040" name="TIMFRZ"/>
          <bitfield caption="Disable Repeat" mask="0x00000080" name="DRPT"/>
          <bitfield caption="Reception Synchronization Stage (not readable)" mask="0x07000000" name="RXSYNC" values="CAN_MR__RXSYNC"/>
        </register>
        <register caption="Interrupt Enable Register" name="CAN_IER" offset="0x0004" rw="W" size="4">
          <bitfield caption="Mailbox 0 Interrupt Enable" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Interrupt Enable" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Interrupt Enable" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Interrupt Enable" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Interrupt Enable" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Interrupt Enable" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Interrupt Enable" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Interrupt Enable" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode Interrupt Enable" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit Interrupt Enable" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode Interrupt Enable" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode Interrupt Enable" mask="0x00080000" name="BOFF"/>
          <bitfield caption="Sleep Interrupt Enable" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="Wakeup Interrupt Enable" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow Interrupt Enable" mask="0x00400000" name="TOVF"/>
          <bitfield caption="TimeStamp Interrupt Enable" mask="0x00800000" name="TSTP"/>
          <bitfield caption="CRC Error Interrupt Enable" mask="0x01000000" name="CERR"/>
          <bitfield caption="Stuffing Error Interrupt Enable" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error Interrupt Enable" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error Interrupt Enable" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error Interrupt Enable" mask="0x10000000" name="BERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="CAN_IDR" offset="0x0008" rw="W" size="4">
          <bitfield caption="Mailbox 0 Interrupt Disable" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Interrupt Disable" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Interrupt Disable" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Interrupt Disable" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Interrupt Disable" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Interrupt Disable" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Interrupt Disable" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Interrupt Disable" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode Interrupt Disable" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit Interrupt Disable" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode Interrupt Disable" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode Interrupt Disable" mask="0x00080000" name="BOFF"/>
          <bitfield caption="Sleep Interrupt Disable" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="Wakeup Interrupt Disable" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow Interrupt" mask="0x00400000" name="TOVF"/>
          <bitfield caption="TimeStamp Interrupt Disable" mask="0x00800000" name="TSTP"/>
          <bitfield caption="CRC Error Interrupt Disable" mask="0x01000000" name="CERR"/>
          <bitfield caption="Stuffing Error Interrupt Disable" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error Interrupt Disable" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error Interrupt Disable" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error Interrupt Disable" mask="0x10000000" name="BERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="CAN_IMR" offset="0x000C" rw="R" size="4">
          <bitfield caption="Mailbox 0 Interrupt Mask" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Interrupt Mask" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Interrupt Mask" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Interrupt Mask" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Interrupt Mask" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Interrupt Mask" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Interrupt Mask" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Interrupt Mask" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode Interrupt Mask" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit Interrupt Mask" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode Interrupt Mask" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode Interrupt Mask" mask="0x00080000" name="BOFF"/>
          <bitfield caption="Sleep Interrupt Mask" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="Wakeup Interrupt Mask" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow Interrupt Mask" mask="0x00400000" name="TOVF"/>
          <bitfield caption="Timestamp Interrupt Mask" mask="0x00800000" name="TSTP"/>
          <bitfield caption="CRC Error Interrupt Mask" mask="0x01000000" name="CERR"/>
          <bitfield caption="Stuffing Error Interrupt Mask" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error Interrupt Mask" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error Interrupt Mask" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error Interrupt Mask" mask="0x10000000" name="BERR"/>
        </register>
        <register caption="Status Register" name="CAN_SR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Mailbox 0 Event" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Event" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Event" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Event" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Event" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Event" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Event" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Event" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode (automatically cleared by reading CAN_SR)" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit (automatically cleared by reading CAN_SR)" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode (automatically cleared by reading CAN_SR)" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode (automatically cleared by reading CAN_SR)" mask="0x00080000" name="BOFF"/>
          <bitfield caption="CAN Controller in Low-power Mode" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="CAN Controller is not in Low-power Mode" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow (automatically cleared by reading CAN_SR)" mask="0x00400000" name="TOVF"/>
          <bitfield caption="Timestamp (automatically cleared by reading CAN_SR)" mask="0x00800000" name="TSTP"/>
          <bitfield caption="Mailbox CRC Error (automatically cleared by reading CAN_SR)" mask="0x01000000" name="CERR"/>
          <bitfield caption="Mailbox Stuffing Error (automatically cleared by reading CAN_SR)" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error (automatically cleared by reading CAN_SR)" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error (automatically cleared by reading CAN_SR)" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error (automatically cleared by reading CAN_SR)" mask="0x10000000" name="BERR"/>
          <bitfield caption="Receiver Busy" mask="0x20000000" name="RBSY"/>
          <bitfield caption="Transmitter Busy" mask="0x40000000" name="TBSY"/>
          <bitfield caption="Overload busy" mask="0x80000000" name="OVLSY"/>
        </register>
        <register caption="Baudrate Register" name="CAN_BR" offset="0x0014" rw="RW" size="4">
          <bitfield caption="Phase 2 Segment" mask="0x00000007" name="PHASE2"/>
          <bitfield caption="Phase 1 Segment" mask="0x00000070" name="PHASE1"/>
          <bitfield caption="Programming Time Segment" mask="0x00000700" name="PROPAG"/>
          <bitfield caption="Re-synchronization Jump Width" mask="0x00003000" name="SJW"/>
          <bitfield caption="Baudrate Prescaler" mask="0x007F0000" name="BRP"/>
          <bitfield caption="Sampling Mode" mask="0x01000000" name="SMP" values="CAN_BR__SMP"/>
        </register>
        <register caption="Timer Register" name="CAN_TIM" offset="0x0018" rw="R" size="4">
          <bitfield caption="Timer" mask="0x0000FFFF" name="TIMER"/>
        </register>
        <register caption="Timestamp Register" name="CAN_TIMESTP" offset="0x001C" rw="R" size="4">
          <bitfield caption="Timestamp" mask="0x0000FFFF" name="MTIMESTAMP"/>
        </register>
        <register caption="Error Counter Register" name="CAN_ECR" offset="0x0020" rw="R" size="4">
          <bitfield caption="Receive Error Counter" mask="0x000000FF" name="REC"/>
          <bitfield caption="Transmit Error Counter" mask="0x01FF0000" name="TEC"/>
        </register>
        <register caption="Transfer Command Register" name="CAN_TCR" offset="0x0024" rw="W" size="4">
          <bitfield caption="Transfer Request for Mailbox 0" mask="0x00000001" name="MB0"/>
          <bitfield caption="Transfer Request for Mailbox 1" mask="0x00000002" name="MB1"/>
          <bitfield caption="Transfer Request for Mailbox 2" mask="0x00000004" name="MB2"/>
          <bitfield caption="Transfer Request for Mailbox 3" mask="0x00000008" name="MB3"/>
          <bitfield caption="Transfer Request for Mailbox 4" mask="0x00000010" name="MB4"/>
          <bitfield caption="Transfer Request for Mailbox 5" mask="0x00000020" name="MB5"/>
          <bitfield caption="Transfer Request for Mailbox 6" mask="0x00000040" name="MB6"/>
          <bitfield caption="Transfer Request for Mailbox 7" mask="0x00000080" name="MB7"/>
          <bitfield caption="Timer Reset" mask="0x80000000" name="TIMRST"/>
        </register>
        <register caption="Abort Command Register" name="CAN_ACR" offset="0x0028" rw="W" size="4">
          <bitfield caption="Abort Request for Mailbox 0" mask="0x00000001" name="MB0"/>
          <bitfield caption="Abort Request for Mailbox 1" mask="0x00000002" name="MB1"/>
          <bitfield caption="Abort Request for Mailbox 2" mask="0x00000004" name="MB2"/>
          <bitfield caption="Abort Request for Mailbox 3" mask="0x00000008" name="MB3"/>
          <bitfield caption="Abort Request for Mailbox 4" mask="0x00000010" name="MB4"/>
          <bitfield caption="Abort Request for Mailbox 5" mask="0x00000020" name="MB5"/>
          <bitfield caption="Abort Request for Mailbox 6" mask="0x00000040" name="MB6"/>
          <bitfield caption="Abort Request for Mailbox 7" mask="0x00000080" name="MB7"/>
        </register>
        <register caption="Write Protection Mode Register" name="CAN_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key Password" mask="0xFFFFFF00" name="WPKEY" values="CAN_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="CAN_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register-group name="CAN_MB" size="32" name-in-module="CAN_MB" offset="0x200" count="8"/>
      </register-group>
      <value-group caption="Mailbox Object Type" name="CAN_MMR0__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="Reception Synchronization Stage (not readable)" name="CAN_MR__RXSYNC">
        <value caption="Rx Signal with Double Synchro Stages (2 Positive Edges)" name="DOUBLE_PP" value="0x0"/>
        <value caption="Rx Signal with Double Synchro Stages (One Positive Edge and One Negative Edge)" name="DOUBLE_PN" value="0x1"/>
        <value caption="Rx Signal with Single Synchro Stage (Positive Edge)" name="SINGLE_P" value="0x2"/>
        <value caption="Rx Signal with No Synchro Stage" name="NONE" value="0x3"/>
      </value-group>
      <value-group caption="Sampling Mode" name="CAN_BR__SMP">
        <value caption="The incoming bit stream is sampled once at sample point." name="ONCE" value="0"/>
        <value caption="The incoming bit stream is sampled three times with a period of a peripheral clock, centered on sample point." name="THREE" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key Password" name="CAN_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0" name="PASSWD" value="0x43414E"/>
      </value-group>
    </module>
    <module caption="Audio Class D Amplifier" name="CLASSD" id="11283" version="J">
      <register-group name="CLASSD">
        <register caption="Control Register" name="CLASSD_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="CLASSD_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Left Channel Enable" mask="0x00000001" name="LEN"/>
          <bitfield caption="Left Channel Mute" mask="0x00000002" name="LMUTE"/>
          <bitfield caption="Right Channel Enable" mask="0x00000010" name="REN"/>
          <bitfield caption="Right Channel Mute" mask="0x00000020" name="RMUTE"/>
          <bitfield caption="PWM Modulation Type" mask="0x00000100" name="PWMTYP" values="CLASSD_MR__PWMTYP"/>
          <bitfield caption="Non-Overlapping Enable" mask="0x00010000" name="NON_OVERLAP"/>
          <bitfield caption="Non-Overlapping Value" mask="0x00300000" name="NOVRVAL" values="CLASSD_MR__NOVRVAL"/>
        </register>
        <register caption="Interpolator Mode Register" name="CLASSD_INTPMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Left Channel Attenuation" mask="0x0000007F" name="ATTL"/>
          <bitfield caption="Right Channel Attenuation" mask="0x00007F00" name="ATTR"/>
          <bitfield caption="DSP Clock Frequency" mask="0x00010000" name="DSPCLKFREQ" values="CLASSD_INTPMR__DSPCLKFREQ"/>
          <bitfield caption="Enable De-emphasis Filter" mask="0x00040000" name="DEEMP" values="CLASSD_INTPMR__DEEMP"/>
          <bitfield caption="Swap Left and Right Channels" mask="0x00080000" name="SWAP" values="CLASSD_INTPMR__SWAP"/>
          <bitfield caption="CLASSD Incoming Data Sampling Frequency" mask="0x00700000" name="FRAME" values="CLASSD_INTPMR__FRAME"/>
          <bitfield caption="Equalization Selection" mask="0x0F000000" name="EQCFG" values="CLASSD_INTPMR__EQCFG"/>
          <bitfield caption="Mono Signal" mask="0x10000000" name="MONO" values="CLASSD_INTPMR__MONO"/>
          <bitfield caption="Mono Mode Selection" mask="0x60000000" name="MONOMODE" values="CLASSD_INTPMR__MONOMODE"/>
        </register>
        <register caption="Interpolator Status Register" name="CLASSD_INTSR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Configuration Error" mask="0x00000001" name="CFGERR"/>
        </register>
        <register caption="Transmit Holding Register" name="CLASSD_THR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Left Channel Data" mask="0x0000FFFF" name="LDATA"/>
          <bitfield caption="Right Channel Data" mask="0xFFFF0000" name="RDATA"/>
        </register>
        <register caption="Interrupt Enable Register" name="CLASSD_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="CLASSD_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="CLASSD_IMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="CLASSD_ISR" offset="0x20" rw="R" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Write Protection Mode Register" name="CLASSD_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="CLASSD_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="PWM Modulation Type" name="CLASSD_MR__PWMTYP">
        <value caption="The signal is single-ended." name="TRAILING_EDGE" value="0"/>
        <value caption="The signal is differential." name="UNIFORM" value="1"/>
      </value-group>
      <value-group caption="Non-Overlapping Value" name="CLASSD_MR__NOVRVAL">
        <value caption="Non-overlapping time is 5 ns" name="_5NS" value="0x0"/>
        <value caption="Non-overlapping time is 10 ns" name="_10NS" value="0x1"/>
        <value caption="Non-overlapping time is 15 ns" name="_15NS" value="0x2"/>
        <value caption="Non-overlapping time is 20 ns" name="_20NS" value="0x3"/>
      </value-group>
      <value-group caption="DSP Clock Frequency" name="CLASSD_INTPMR__DSPCLKFREQ">
        <value caption="DSP Clock (DSPCLK) is 12.288 MHz." name="_12M288" value="0"/>
        <value caption="DSP Clock (DSPCLK) is 11.2896 MHz." name="_11M2896" value="1"/>
      </value-group>
      <value-group caption="Enable De-emphasis Filter" name="CLASSD_INTPMR__DEEMP">
        <value caption="De-emphasis filter is disabled." name="DISABLED" value="0"/>
        <value caption="De-emphasis filter is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Swap Left and Right Channels" name="CLASSD_INTPMR__SWAP">
        <value caption="Left channel is on CLASSD_THR[15:0], right channel is on CLASSD_THR[31:16]." name="LEFT_ON_LSB" value="0"/>
        <value caption="Right channel is on CLASSD_THR[15:0], left channel is on CLASSD_THR[31:16]." name="RIGHT_ON_LSB" value="1"/>
      </value-group>
      <value-group caption="CLASSD Incoming Data Sampling Frequency" name="CLASSD_INTPMR__FRAME">
        <value caption="8 kHz" name="FRAME_8K" value="0x0"/>
        <value caption="16 kHz" name="FRAME_16K" value="0x1"/>
        <value caption="32 kHz" name="FRAME_32K" value="0x2"/>
        <value caption="48 kHz" name="FRAME_48K" value="0x3"/>
        <value caption="96 kHz" name="FRAME_96K" value="0x4"/>
        <value caption="22.05 kHz" name="FRAME_22K" value="0x5"/>
        <value caption="44.1 kHz" name="FRAME_44K" value="0x6"/>
        <value caption="88.2 kHz" name="FRAME_88K" value="0x7"/>
      </value-group>
      <value-group caption="Equalization Selection" name="CLASSD_INTPMR__EQCFG">
        <value caption="Flat Response" name="FLAT" value="0x0"/>
        <value caption="Bass boost +12 dB" name="BBOOST12" value="0x1"/>
        <value caption="Bass boost +6 dB" name="BBOOST6" value="0x2"/>
        <value caption="Bass cut -12 dB" name="BCUT12" value="0x3"/>
        <value caption="Bass cut -6 dB" name="BCUT6" value="0x4"/>
        <value caption="Medium boost +3 dB" name="MBOOST3" value="0x5"/>
        <value caption="Medium boost +8 dB" name="MBOOST8" value="0x6"/>
        <value caption="Medium cut -3 dB" name="MCUT3" value="0x7"/>
        <value caption="Medium cut -8 dB" name="MCUT8" value="0x8"/>
        <value caption="Treble boost +12 dB" name="TBOOST12" value="0x9"/>
        <value caption="Treble boost +6 dB" name="TBOOST6" value="0xA"/>
        <value caption="Treble cut -12 dB" name="TCUT12" value="0xB"/>
        <value caption="Treble cut -6 dB" name="TCUT6" value="0xC"/>
      </value-group>
      <value-group caption="Mono Signal" name="CLASSD_INTPMR__MONO">
        <value caption="The signal is sent stereo to the left and right channels." name="DISABLED" value="0"/>
        <value caption="The same signal is sent on both left and right channels. The sent signal is defined by the MONOMODE field value." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Mono Mode Selection" name="CLASSD_INTPMR__MONOMODE">
        <value caption="(left + right) / 2 is sent on both channels" name="MONOMIX" value="0x0"/>
        <value caption="(left + right) is sent to both channels. If the sum is too high, the result is saturated." name="MONOSAT" value="0x1"/>
        <value caption="THR[15:0] is sent on both left and right channels" name="MONOLEFT" value="0x2"/>
        <value caption="THR[31:16] is sent on both left and right channels" name="MONORIGHT" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="CLASSD_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x434C44"/>
      </value-group>
    </module>
    <module caption="Debug Unit" name="DBGU" id="6059" version="T">
      <register-group name="DBGU">
        <register caption="Control Register" name="DBGU_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Rearm Timeout" mask="0x00000400" name="RETTO"/>
          <bitfield caption="Start Timeout" mask="0x00000800" name="STTTO"/>
        </register>
        <register caption="Mode Register" name="DBGU_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="DBGU_MR__FILTER"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="DBGU_MR__PAR"/>
          <bitfield caption="Baud Rate Source Clock" mask="0x00001000" name="BRSRCCK" values="DBGU_MR__BRSRCCK"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="DBGU_MR__CHMODE"/>
        </register>
        <register caption="Interrupt Enable Register" name="DBGU_IER" offset="0x0008" rw="W" size="4">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable Timeout Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Enable COMMTX (from ARM) Interrupt" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Enable COMMRX (from ARM) Interrupt" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Interrupt Disable Register" name="DBGU_IDR" offset="0x000C" rw="W" size="4">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable Timeout Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Disable COMMTX (from ARM) Interrupt" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Disable COMMRX (from ARM) Interrupt" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Interrupt Mask Register" name="DBGU_IMR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask Timeout Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Mask COMMTX (from ARM) Interrupt" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Mask COMMRX (from ARM) Interrupt" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Status Register" name="DBGU_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Debug Communication Channel Write Status" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Debug Communication Channel Read Status" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Receive Holding Register" name="DBGU_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="DBGU_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="DBGU_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD"/>
        </register>
        <register caption="Receiver Timeout Register" name="DBGU_RTOR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Timeout Value" mask="0x000000FF" name="TO"/>
        </register>
        <register caption="Chip ID Register" name="DBGU_CIDR" offset="0x0040" rw="R" size="4">
          <bitfield caption="Chip ID Value" mask="0x7FFFFFFF" name="CHID"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="DBGU_EXID" offset="0x0044" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID"/>
        </register>
        <register caption="Force NTRST Register" name="DBGU_FNR" offset="0x0048" rw="RW" size="4">
          <bitfield caption="Force NTRST" mask="0x00000001" name="FNTRST"/>
        </register>
        <register caption="Write Protection Mode Register" name="DBGU_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="DBGU_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Receiver Digital Filter" name="DBGU_MR__FILTER">
        <value caption="DBGU does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="DBGU filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Parity Type" name="DBGU_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Space: parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="Baud Rate Source Clock" name="DBGU_MR__BRSRCCK">
        <value caption="The baud rate is driven by the peripheral clock" name="PERIPH_CLK" value="0"/>
        <value caption="The baud rate is driven by a PMC-programmable clock GCLK (see section Power Management Controller (PMC))." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Channel Mode" name="DBGU_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic echo" name="AUTOMATIC" value="0x1"/>
        <value caption="Local loopback" name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote loopback" name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="DBGU_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x554152"/>
      </value-group>
    </module>
    <module name="EBI" caption="External Bus Interface"/>
    <module caption="Ethernet MAC 10/100" name="EMAC" id="6119" version="O">
      <register-group name="EMAC_SA" size="8">
        <register caption="Specific Address X Bottom Register" name="EMAC_SAxB" offset="0x0" rw="RW" size="4">
          <bitfield caption="Specific Address X Bottom" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address X Top Register" name="EMAC_SAxT" offset="0x4" rw="RW" size="4">
          <bitfield caption="Specific Address X Top" mask="0x0000FFFF" name="ADDR"/>
        </register>
      </register-group>
      <register-group name="EMAC">
        <register caption="Network Control Register" name="EMAC_NCR" offset="0x00" rw="RW" size="4">
          <bitfield caption="LoopBack" mask="0x00000001" name="LB"/>
          <bitfield caption="Loopback Local" mask="0x00000002" name="LLB"/>
          <bitfield caption="Receive Enable" mask="0x00000004" name="RE"/>
          <bitfield caption="Transmit Enable" mask="0x00000008" name="TE"/>
          <bitfield caption="Management Port Enable" mask="0x00000010" name="MPE"/>
          <bitfield caption="Clear Statistics Registers" mask="0x00000020" name="CLRSTAT"/>
          <bitfield caption="Increment Statistics Registers" mask="0x00000040" name="INCSTAT"/>
          <bitfield caption="Write Enable for Statistics Registers" mask="0x00000080" name="WESTAT"/>
          <bitfield caption="Back Pressure" mask="0x00000100" name="BP"/>
          <bitfield caption="Start Transmission" mask="0x00000200" name="TSTART"/>
          <bitfield caption="Transmit Halt" mask="0x00000400" name="THALT"/>
          <bitfield caption="Transmit Pause Frame" mask="0x00000800" name="TPFR"/>
          <bitfield caption="Transmit Zero Quantum Pause Frame" mask="0x00001000" name="TZQ"/>
        </register>
        <register caption="Network Configuration Register" name="EMAC_NCFGR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Speed" mask="0x00000001" name="SPD"/>
          <bitfield caption="Full Duplex" mask="0x00000002" name="FD"/>
          <bitfield caption="Jumbo Frames" mask="0x00000008" name="JFRAME"/>
          <bitfield caption="Copy All Frames" mask="0x00000010" name="CAF"/>
          <bitfield caption="No Broadcast" mask="0x00000020" name="NBC"/>
          <bitfield caption="Multicast Hash Enable" mask="0x00000040" name="MTI"/>
          <bitfield caption="Unicast Hash Enable" mask="0x00000080" name="UNI"/>
          <bitfield caption="Receive 1536 Bytes Frames" mask="0x00000100" name="BIG"/>
          <bitfield caption="External Address Match Enable" mask="0x00000200" name="EAE"/>
          <bitfield caption="MDC Clock Divider" mask="0x00000C00" name="CLK" values="EMAC_NCFGR__CLK"/>
          <bitfield caption="Retry Test" mask="0x00001000" name="RTY"/>
          <bitfield caption="Pause Enable" mask="0x00002000" name="PAE"/>
          <bitfield caption="Receive Buffer Offset" mask="0x0000C000" name="RBOF" values="EMAC_NCFGR__RBOF"/>
          <bitfield caption="Receive Length Field Checking Enable" mask="0x00010000" name="RLCE"/>
          <bitfield caption="Discard Receive FCS" mask="0x00020000" name="DRFCS"/>
          <bitfield caption="Enable Frames Received in Half Duplex" mask="0x00040000" name="EFRHD"/>
          <bitfield caption="Ignore RX FCS" mask="0x00080000" name="IRXFCS"/>
        </register>
        <register caption="Network Status Register" name="EMAC_NSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Link Pin Status" mask="0x00000001" name="LINKR"/>
          <bitfield caption="MDIO Input Status" mask="0x00000002" name="MDIO"/>
          <bitfield caption="PHY Management Logic Status" mask="0x00000004" name="IDLE"/>
        </register>
        <register caption="Transmit Status Register" name="EMAC_TSR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Used Bit Read (cleared by writing a one to this bit)" mask="0x00000001" name="UBR"/>
          <bitfield caption="Collision Occurred (cleared by writing a one to this bit)" mask="0x00000002" name="COL"/>
          <bitfield caption="Retry Limit Exceeded (cleared by writing a one to this bit)" mask="0x00000004" name="RLES"/>
          <bitfield caption="Transmit Go" mask="0x00000008" name="TGO"/>
          <bitfield caption="Buffers Exhausted Mid-frame (cleared by writing a one to this bit)" mask="0x00000010" name="BEX"/>
          <bitfield caption="Transmit Complete (cleared by writing a one to this bit)" mask="0x00000020" name="COMP"/>
          <bitfield caption="Transmit Underrun (cleared by writing a one to this bit)" mask="0x00000040" name="UND"/>
        </register>
        <register caption="Receive Buffer Queue Pointer Register" name="EMAC_RBQP" offset="0x18" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Pointer Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Transmit Buffer Queue Pointer Register" name="EMAC_TBQP" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Pointer Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Receive Status Register" name="EMAC_RSR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Buffer Not Available (cleared by writing a one to this bit)" mask="0x00000001" name="BNA"/>
          <bitfield caption="Frame Received (cleared by writing a one to this bit)" mask="0x00000002" name="REC"/>
          <bitfield caption="Receive Overrun (cleared by writing a one to this bit)" mask="0x00000004" name="OVR"/>
        </register>
        <register caption="Interrupt Status Register" name="EMAC_ISR" offset="0x24" rw="RW" size="4">
          <bitfield caption="Management Frame Done (cleared on read)" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete (cleared on read)" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read (cleared on read)" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read (cleared on read)" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun (cleared on read)" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded (cleared on read)" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Error (cleared on read)" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete (cleared on read)" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Link Change (cleared on read)" mask="0x00000200" name="LINK"/>
          <bitfield caption="Receive Overrun (cleared on read)" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp Not OK (cleared on read)" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received (cleared on read)" mask="0x00001000" name="PFRE"/>
          <bitfield caption="Pause Time Zero (cleared on read)" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake-On-LAN (cleared on read)" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="Interrupt Enable Register" name="EMAC_IER" offset="0x28" rw="W" size="4">
          <bitfield caption="Management Frame Done" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLE"/>
          <bitfield caption="Transmit Error" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Link Change" mask="0x00000200" name="LINK"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received" mask="0x00001000" name="PFR"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake-On-LAN" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="Interrupt Disable Register" name="EMAC_IDR" offset="0x2C" rw="W" size="4">
          <bitfield caption="Management Frame Done" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLE"/>
          <bitfield caption="Transmit Error" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Link Change" mask="0x00000200" name="LINK"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received" mask="0x00001000" name="PFR"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake-On-LAN" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="Interrupt Mask Register" name="EMAC_IMR" offset="0x30" rw="R" size="4">
          <bitfield caption="Management Frame Done" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLE"/>
          <bitfield caption="Transmit Error" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Link Change" mask="0x00000200" name="LINK"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received" mask="0x00001000" name="PFR"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake-On-LAN" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="PHY Maintenance Register" name="EMAC_MAN" offset="0x34" rw="RW" size="4">
          <bitfield caption="PHY Transmit or Receive Data" mask="0x0000FFFF" name="DATA"/>
          <bitfield caption="Must Be Two" mask="0x00030000" name="CODE"/>
          <bitfield caption="PHY Register Address" mask="0x007C0000" name="REGA"/>
          <bitfield caption="PHY Address" mask="0x0F800000" name="PHYA"/>
          <bitfield caption="PHY Read/Write Command" mask="0x30000000" name="RW"/>
          <bitfield caption="Start of Frame" mask="0xC0000000" name="SOF"/>
        </register>
        <register caption="Pause Time Register" name="EMAC_PTR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Pause Time" mask="0x0000FFFF" name="PTIME"/>
        </register>
        <register caption="Pause Frames Received Register" name="EMAC_PFR" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Pause Frames Received OK" mask="0x0000FFFF" name="FROK"/>
        </register>
        <register caption="Frames Transmitted OK Register" name="EMAC_FTO" offset="0x40" rw="RW" size="4">
          <bitfield caption="Frames Transmitted OK" mask="0x00FFFFFF" name="FTOK"/>
        </register>
        <register caption="Single Collision Frames Register" name="EMAC_SCF" offset="0x44" rw="RW" size="4">
          <bitfield caption="Single Collision Frames" mask="0x0000FFFF" name="SCF"/>
        </register>
        <register caption="Multiple Collision Frames Register" name="EMAC_MCF" offset="0x48" rw="RW" size="4">
          <bitfield caption="Multicollision Frames" mask="0x0000FFFF" name="MCF"/>
        </register>
        <register caption="Frames Received OK Register" name="EMAC_FRO" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Frames Received OK" mask="0x00FFFFFF" name="FROK"/>
        </register>
        <register caption="Frame Check Sequence Errors Register" name="EMAC_FCSE" offset="0x50" rw="RW" size="4">
          <bitfield caption="Frame Check Sequence Errors" mask="0x000000FF" name="FCSE"/>
        </register>
        <register caption="Alignment Errors Register" name="EMAC_ALE" offset="0x54" rw="RW" size="4">
          <bitfield caption="Alignment Errors" mask="0x000000FF" name="ALE"/>
        </register>
        <register caption="Deferred Transmission Frames Register" name="EMAC_DTF" offset="0x58" rw="RW" size="4">
          <bitfield caption="Deferred Transmission Frames" mask="0x0000FFFF" name="DTF"/>
        </register>
        <register caption="Late Collisions Register" name="EMAC_LCOL" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Late Collisions" mask="0x000000FF" name="LCOL"/>
        </register>
        <register caption="Excessive Collisions Register" name="EMAC_ECOL" offset="0x60" rw="RW" size="4">
          <bitfield caption="Excessive Collisions" mask="0x000000FF" name="EXCOL"/>
        </register>
        <register caption="Transmit Underrun Errors Register" name="EMAC_TUND" offset="0x64" rw="RW" size="4">
          <bitfield caption="Transmit Underruns" mask="0x000000FF" name="TUND"/>
        </register>
        <register caption="Carrier Sense Errors Register" name="EMAC_CSE" offset="0x68" rw="RW" size="4">
          <bitfield caption="Carrier Sense Errors" mask="0x000000FF" name="CSE"/>
        </register>
        <register caption="Receive Resource Errors Register" name="EMAC_RRE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Receive Resource Errors" mask="0x0000FFFF" name="RRE"/>
        </register>
        <register caption="Receive Overrun Errors Register" name="EMAC_ROV" offset="0x70" rw="RW" size="4">
          <bitfield caption="Receive Overrun" mask="0x000000FF" name="ROVR"/>
        </register>
        <register caption="Receive Symbol Errors Register" name="EMAC_RSE" offset="0x74" rw="RW" size="4">
          <bitfield caption="Receive Symbol Errors" mask="0x000000FF" name="RSE"/>
        </register>
        <register caption="Excessive Length Errors Register" name="EMAC_ELE" offset="0x78" rw="RW" size="4">
          <bitfield caption="Excessive Length Errors" mask="0x000000FF" name="EXL"/>
        </register>
        <register caption="Receive Jabbers Register" name="EMAC_RJA" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Receive Jabbers" mask="0x000000FF" name="RJB"/>
        </register>
        <register caption="Undersize Frames Register" name="EMAC_USF" offset="0x80" rw="RW" size="4">
          <bitfield caption="Undersize Frames" mask="0x000000FF" name="USF"/>
        </register>
        <register caption="SQE Test Errors Register" name="EMAC_STE" offset="0x84" rw="RW" size="4">
          <bitfield caption="SQE Test Errors" mask="0x000000FF" name="SQER"/>
        </register>
        <register caption="Received Length Field Mismatch Register" name="EMAC_RLE" offset="0x88" rw="RW" size="4">
          <bitfield caption="Receive Length Field Mismatch" mask="0x000000FF" name="RLFM"/>
        </register>
        <register caption="Transmitted Pause Frames Register" name="EMAC_TPF" offset="0x8C" rw="RW" size="4">
          <bitfield caption="Transmitted Pause Frames" mask="0x0000FFFF" name="TPF"/>
        </register>
        <register caption="Hash Register Bottom [31:0] Register" name="EMAC_HRB" offset="0x90" rw="RW" size="4">
          <bitfield caption="Hash Address Bottom" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Hash Register Top [63:32] Register" name="EMAC_HRT" offset="0x94" rw="RW" size="4">
          <bitfield caption="Hash Address Top" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register-group name="EMAC_SA" size="8" name-in-module="EMAC_SA" offset="0x98" count="4"/>
        <register caption="Type ID Checking Register" name="EMAC_TID" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Type ID Checking" mask="0x0000FFFF" name="TID"/>
        </register>
        <register caption="Transmit Pause Quantum Register" name="EMAC_TPQ" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Transmit Pause Quantum" mask="0x0000FFFF" name="TPQ"/>
        </register>
        <register caption="User Input/Output Register" name="EMAC_USRIO" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Reduced MII" mask="0x00000001" name="RMII"/>
          <bitfield caption="Clock Enable" mask="0x00000002" name="CLKEN"/>
        </register>
        <register caption="Wake-on-LAN Register" name="EMAC_WOL" offset="0xC4" rw="RW" size="4">
          <bitfield caption="ARP Request IP Address" mask="0x0000FFFF" name="IP"/>
          <bitfield caption="Magic Packet Event Enable" mask="0x00010000" name="MAG"/>
          <bitfield caption="ARP Request Event Enable" mask="0x00020000" name="ARP"/>
          <bitfield caption="Specific Address Register 1 Event Enable" mask="0x00040000" name="SA1"/>
          <bitfield caption="Multicast Hash Event Enable" mask="0x00080000" name="MTI"/>
        </register>
      </register-group>
      <value-group caption="MDC Clock Divider" name="EMAC_NCFGR__CLK">
        <value caption="MCK divided by 8 (MCK up to 20 MHz)" name="MCK_8" value="0x0"/>
        <value caption="MCK divided by 16 (MCK up to 40 MHz)" name="MCK_16" value="0x1"/>
        <value caption="MCK divided by 32 (MCK up to 80 MHz)" name="MCK_32" value="0x2"/>
        <value caption="MCK divided by 64 (MCK up to 160 MHz)" name="MCK_64" value="0x3"/>
      </value-group>
      <value-group caption="Receive Buffer Offset" name="EMAC_NCFGR__RBOF">
        <value caption="No offset from start of receive buffer" name="OFFSET_0" value="0x0"/>
        <value caption="One-byte offset from start of receive buffer" name="OFFSET_1" value="0x1"/>
        <value caption="Two-byte offset from start of receive buffer" name="OFFSET_2" value="0x2"/>
        <value caption="Three-byte offset from start of receive buffer" name="OFFSET_3" value="0x3"/>
      </value-group>
    </module>
    <module caption="Flexible Serial Communication" name="FLEXCOM" id="11268" version="W">
      <register-group name="FLEXCOM">
        <register caption="FLEXCOM Mode Register" name="FLEX_MR" offset="0x000" rw="RW" size="4">
          <bitfield caption="FLEXCOM Operating Mode" mask="0x00000003" name="OPMODE" values="FLEX_MR__OPMODE"/>
        </register>
        <register caption="FLEXCOM Receive Holding Register" name="FLEX_RHR" offset="0x010" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RXDATA"/>
        </register>
        <register caption="FLEXCOM Transmit Holding Register" name="FLEX_THR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TXDATA"/>
        </register>
        <register caption="USART Control Register" name="FLEX_US_CR" offset="0x200" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Start Break" mask="0x00000200" name="STTBRK"/>
          <bitfield caption="Stop Break" mask="0x00000400" name="STPBRK"/>
          <bitfield caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x00000800" name="STTTO"/>
          <bitfield caption="Send Address" mask="0x00001000" name="SENDA"/>
          <bitfield caption="Reset Iterations" mask="0x00002000" name="RSTIT"/>
          <bitfield caption="Reset Non Acknowledge" mask="0x00004000" name="RSTNACK"/>
          <bitfield caption="Start Timeout Immediately" mask="0x00008000" name="RETTO"/>
          <bitfield caption="Request to Send Enable" mask="0x00040000" name="RTSEN"/>
          <bitfield caption="Request to Send Disable" mask="0x00080000" name="RTSDIS"/>
          <bitfield caption="Abort LIN Transmission" mask="0x00100000" name="LINABT"/>
          <bitfield caption="Send LIN Wakeup Signal" mask="0x00200000" name="LINWKUP"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" name="TXFLCLR"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x10000000" name="REQCLR"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="USART Mode Register" name="FLEX_US_MR" offset="0x204" rw="RW" size="4">
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" name="USART_MODE" values="FLEX_US_MR__USART_MODE"/>
          <bitfield caption="Clock Selection" mask="0x00000030" name="USCLKS" values="FLEX_US_MR__USCLKS"/>
          <bitfield caption="Character Length" mask="0x000000C0" name="CHRL" values="FLEX_US_MR__CHRL"/>
          <bitfield caption="Synchronous Mode Select" mask="0x00000100" name="SYNC"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="FLEX_US_MR__PAR"/>
          <bitfield caption="Number of Stop Bits" mask="0x00003000" name="NBSTOP" values="FLEX_US_MR__NBSTOP"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="FLEX_US_MR__CHMODE"/>
          <bitfield caption="Bit Order" mask="0x00010000" name="MSBF"/>
          <bitfield caption="9-bit Character Length" mask="0x00020000" name="MODE9"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" name="CLKO"/>
          <bitfield caption="Oversampling Mode" mask="0x00080000" name="OVER"/>
          <bitfield caption="Inhibit Non Acknowledge" mask="0x00100000" name="INACK"/>
          <bitfield caption="Disable Successive NACK" mask="0x00200000" name="DSNACK"/>
          <bitfield caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x00400000" name="VAR_SYNC"/>
          <bitfield caption="Inverted Data" mask="0x00800000" name="INVDATA"/>
          <bitfield caption="Maximum Number of Automatic Iteration" mask="0x07000000" name="MAX_ITERATION"/>
          <bitfield caption="Receive Line Filter" mask="0x10000000" name="FILTER"/>
          <bitfield caption="Manchester Encoder/Decoder Enable" mask="0x20000000" name="MAN"/>
          <bitfield caption="Manchester Synchronization Mode" mask="0x40000000" name="MODSYNC"/>
          <bitfield caption="Start Frame Delimiter Selector" mask="0x80000000" name="ONEBIT"/>
        </register>
        <register caption="USART Interrupt Enable Register" name="FLEX_US_IER" offset="0x208" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <mode name="LON_MODE"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max number of Repetitions Reached Interrupt Enable" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt Enable" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Manchester Error Interrupt Enable" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed Interrupt Enable" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Error Interrupt Enable" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Enable" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error Interrupt Enable" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Enable" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY" modes="LON_MODE"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY" modes="LON_MODE"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE" modes="LON_MODE"/>
          <bitfield caption="LON Short Frame Error Interrupt Enable" mask="0x00000040" name="LSFE" modes="LON_MODE"/>
          <bitfield caption="LON CRC Error Interrupt Enable" mask="0x00000080" name="LCRCE" modes="LON_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY" modes="LON_MODE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNRE" modes="LON_MODE"/>
          <bitfield caption="LON Transmission Done Interrupt Enable" mask="0x01000000" name="LTXD" modes="LON_MODE"/>
          <bitfield caption="LON Collision Interrupt Enable" mask="0x02000000" name="LCOL" modes="LON_MODE"/>
          <bitfield caption="LON Frame Early Termination Interrupt Enable" mask="0x04000000" name="LFET" modes="LON_MODE"/>
          <bitfield caption="LON Reception Done Interrupt Enable" mask="0x08000000" name="LRXD" modes="LON_MODE"/>
          <bitfield caption="LON Backlog Overflow Error Interrupt Enable" mask="0x10000000" name="LBLOVFE" modes="LON_MODE"/>
        </register>
        <register caption="USART Interrupt Disable Register" name="FLEX_US_IDR" offset="0x20C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <mode name="LON_MODE"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Receiver Break Interrupt Disable" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt Disable" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Interrupt Disable" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Manchester Error Interrupt Disable" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed Interrupt Disable" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Error Interrupt Disable" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Disable" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error Interrupt Disable" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Disable" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY" modes="LON_MODE"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY" modes="LON_MODE"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" name="OVRE" modes="LON_MODE"/>
          <bitfield caption="LON Short Frame Error Interrupt Disable" mask="0x00000040" name="LSFE" modes="LON_MODE"/>
          <bitfield caption="LON CRC Error Interrupt Disable" mask="0x00000080" name="LCRCE" modes="LON_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY" modes="LON_MODE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNRE" modes="LON_MODE"/>
          <bitfield caption="LON Transmission Done Interrupt Disable" mask="0x01000000" name="LTXD" modes="LON_MODE"/>
          <bitfield caption="LON Collision Interrupt Disable" mask="0x02000000" name="LCOL" modes="LON_MODE"/>
          <bitfield caption="LON Frame Early Termination Interrupt Disable" mask="0x04000000" name="LFET" modes="LON_MODE"/>
          <bitfield caption="LON Reception Done Interrupt Disable" mask="0x08000000" name="LRXD" modes="LON_MODE"/>
          <bitfield caption="LON Backlog Overflow Error Interrupt Disable" mask="0x10000000" name="LBLOVFE" modes="LON_MODE"/>
        </register>
        <register caption="USART Interrupt Mask Register" name="FLEX_US_IMR" offset="0x210" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <mode name="LON_MODE"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Receiver Break Interrupt Mask" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt Mask" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Interrupt Mask" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Manchester Error Interrupt Mask" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Mask" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed Interrupt Mask" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Error Interrupt Mask" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Mask" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error Interrupt Mask" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Mask" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY" modes="LON_MODE"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY" modes="LON_MODE"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE" modes="LON_MODE"/>
          <bitfield caption="LON Short Frame Error Interrupt Mask" mask="0x00000040" name="LSFE" modes="LON_MODE"/>
          <bitfield caption="LON CRC Error Interrupt Mask" mask="0x00000080" name="LCRCE" modes="LON_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY" modes="LON_MODE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNRE" modes="LON_MODE"/>
          <bitfield caption="LON Transmission Done Interrupt Mask" mask="0x01000000" name="LTXD" modes="LON_MODE"/>
          <bitfield caption="LON Collision Interrupt Mask" mask="0x02000000" name="LCOL" modes="LON_MODE"/>
          <bitfield caption="LON Frame Early Termination Interrupt Mask" mask="0x04000000" name="LFET" modes="LON_MODE"/>
          <bitfield caption="LON Reception Done Interrupt Mask" mask="0x08000000" name="LRXD" modes="LON_MODE"/>
          <bitfield caption="LON Backlog Overflow Error Interrupt Mask" mask="0x10000000" name="LBLOVFE" modes="LON_MODE"/>
        </register>
        <register caption="USART Channel Status Register" name="FLEX_US_CSR" offset="0x214" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <mode name="LON_MODE"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Break Received/End of Break" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max Number of Repetitions Reached" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Flag" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Status" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Image of CTS Input" mask="0x00800000" name="CTS" modes="DEFAULT"/>
          <bitfield caption="Manchester Error" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Line Status" mask="0x00800000" name="LINBLS" modes="LIN_MODE"/>
          <bitfield caption="LIN Bit Error" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Error" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Slave Not Responding Error" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" name="RXRDY" modes="LON_MODE"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" name="TXRDY" modes="LON_MODE"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE" modes="LON_MODE"/>
          <bitfield caption="LON Short Frame Error" mask="0x00000040" name="LSFE" modes="LON_MODE"/>
          <bitfield caption="LON CRC Error" mask="0x00000080" name="LCRCE" modes="LON_MODE"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" name="TXEMPTY" modes="LON_MODE"/>
          <bitfield caption="Underrun Error" mask="0x00000400" name="UNRE" modes="LON_MODE"/>
          <bitfield caption="LON Transmission End Flag" mask="0x01000000" name="LTXD" modes="LON_MODE"/>
          <bitfield caption="LON Collision Detected Flag" mask="0x02000000" name="LCOL" modes="LON_MODE"/>
          <bitfield caption="LON Frame Early Termination" mask="0x04000000" name="LFET" modes="LON_MODE"/>
          <bitfield caption="LON Reception End Flag" mask="0x08000000" name="LRXD" modes="LON_MODE"/>
          <bitfield caption="LON Backlog Overflow Error" mask="0x10000000" name="LBLOVFE" modes="LON_MODE"/>
        </register>
        <register caption="USART Receive Holding Register" name="FLEX_US_RHR" offset="0x218" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Character" mask="0x000001FF" name="RXCHR" modes="DEFAULT"/>
          <bitfield caption="Received Sync" mask="0x00008000" name="RXSYNH" modes="DEFAULT"/>
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR0" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Character" mask="0x0000FF00" name="RXCHR1" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Character" mask="0x00FF0000" name="RXCHR2" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Character" mask="0xFF000000" name="RXCHR3" modes="FIFO_MULTI_DATA"/>
        </register>
        <register caption="USART Transmit Holding Register" name="FLEX_US_THR" offset="0x21C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" name="TXCHR" modes="DEFAULT"/>
          <bitfield caption="Sync Field to be Transmitted" mask="0x00008000" name="TXSYNH" modes="DEFAULT"/>
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR0" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x0000FF00" name="TXCHR1" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x00FF0000" name="TXCHR2" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0xFF000000" name="TXCHR3" modes="FIFO_MULTI_DATA"/>
        </register>
        <register caption="USART Baud Rate Generator Register" name="FLEX_US_BRGR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="USART Receiver Timeout Register" name="FLEX_US_RTOR" offset="0x224" rw="RW" size="4">
          <bitfield caption="Timeout Value" mask="0x0001FFFF" name="TO"/>
        </register>
        <register caption="USART Transmitter Timeguard Register" name="FLEX_US_TTGR" offset="0x228" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="LON_MODE"/>
          <bitfield caption="Timeguard Value" mask="0x000000FF" name="TG" modes="DEFAULT"/>
          <bitfield caption="LON PCYCLE Length" mask="0x00FFFFFF" name="PCYCLE" modes="LON_MODE"/>
        </register>
        <register caption="USART FI DI Ratio Register" name="FLEX_US_FIDI" offset="0x240" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="LON_MODE"/>
          <bitfield caption="FI Over DI Ratio Value" mask="0x0000FFFF" name="FI_DI_RATIO" modes="DEFAULT"/>
          <bitfield caption="LON BETA2 Length" mask="0x00FFFFFF" name="BETA2" modes="LON_MODE"/>
        </register>
        <register caption="USART Number of Errors Register" name="FLEX_US_NER" offset="0x244" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="USART IrDA Filter Register" name="FLEX_US_IF" offset="0x24C" rw="RW" size="4">
          <bitfield caption="IrDA Filter" mask="0x000000FF" name="IRDA_FILTER"/>
        </register>
        <register caption="USART Manchester Configuration Register" name="FLEX_US_MAN" offset="0x250" rw="RW" size="4">
          <bitfield caption="Transmitter Preamble Length" mask="0x0000000F" name="TX_PL"/>
          <bitfield caption="Transmitter Preamble Pattern" mask="0x00000300" name="TX_PP" values="FLEX_US_MAN__TX_PP"/>
          <bitfield caption="Transmitter Manchester Polarity" mask="0x00001000" name="TX_MPOL"/>
          <bitfield caption="Receiver Preamble Length" mask="0x000F0000" name="RX_PL"/>
          <bitfield caption="Receiver Preamble Pattern detected" mask="0x03000000" name="RX_PP" values="FLEX_US_MAN__RX_PP"/>
          <bitfield caption="Receiver Manchester Polarity" mask="0x10000000" name="RX_MPOL"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
          <bitfield caption="Drift Compensation" mask="0x40000000" name="DRIFT"/>
          <bitfield caption="Receiver Idle Value" mask="0x80000000" name="RXIDLEV"/>
        </register>
        <register caption="USART LIN Mode Register" name="FLEX_US_LINMR" offset="0x254" rw="RW" size="4">
          <bitfield caption="LIN Node Action" mask="0x00000003" name="NACT" values="FLEX_US_LINMR__NACT"/>
          <bitfield caption="Parity Disable" mask="0x00000004" name="PARDIS"/>
          <bitfield caption="Checksum Disable" mask="0x00000008" name="CHKDIS"/>
          <bitfield caption="Checksum Type" mask="0x00000010" name="CHKTYP"/>
          <bitfield caption="Data Length Mode" mask="0x00000020" name="DLM"/>
          <bitfield caption="Frame Slot Mode Disable" mask="0x00000040" name="FSDIS"/>
          <bitfield caption="Wakeup Signal Type" mask="0x00000080" name="WKUPTYP"/>
          <bitfield caption="Data Length Control" mask="0x0000FF00" name="DLC"/>
          <bitfield caption="DMA Mode" mask="0x00010000" name="PDCM"/>
          <bitfield caption="Synchronization Disable" mask="0x00020000" name="SYNCDIS"/>
        </register>
        <register caption="USART LIN Identifier Register" name="FLEX_US_LINIR" offset="0x258" rw="RW" size="4">
          <bitfield caption="Identifier Character" mask="0x000000FF" name="IDCHR"/>
        </register>
        <register caption="USART LIN Baud Rate Register" name="FLEX_US_LINBRR" offset="0x25C" rw="R" size="4">
          <bitfield caption="Clock Divider after Synchronization" mask="0x0000FFFF" name="LINCD"/>
          <bitfield caption="Fractional Part after Synchronization" mask="0x00070000" name="LINFP"/>
        </register>
        <register caption="USART LON Mode Register" name="FLEX_US_LONMR" offset="0x260" rw="RW" size="4">
          <bitfield caption="LON comm_type Parameter Value" mask="0x00000001" name="COMMT"/>
          <bitfield caption="LON Collision Detection Feature" mask="0x00000002" name="COLDET"/>
          <bitfield caption="Terminate Frame upon Collision Notification" mask="0x00000004" name="TCOL"/>
          <bitfield caption="LON Collision Detection on Frame Tail" mask="0x00000008" name="CDTAIL"/>
          <bitfield caption="LON DMA Mode" mask="0x00000010" name="DMAM"/>
          <bitfield caption="LON Collision Detection Source" mask="0x00000020" name="LCDS"/>
          <bitfield caption="End of Frame Condition Size" mask="0x00FF0000" name="EOFS"/>
        </register>
        <register caption="USART LON Preamble Register" name="FLEX_US_LONPR" offset="0x264" rw="RW" size="4">
          <bitfield caption="LON Preamble Length" mask="0x00003FFF" name="LONPL"/>
        </register>
        <register caption="USART LON Data Length Register" name="FLEX_US_LONDL" offset="0x268" rw="RW" size="4">
          <bitfield caption="LON Data Length" mask="0x000000FF" name="LONDL"/>
        </register>
        <register caption="USART LON L2HDR Register" name="FLEX_US_LONL2HDR" offset="0x26C" rw="RW" size="4">
          <bitfield caption="LON Backlog Increment" mask="0x0000003F" name="BLI"/>
          <bitfield caption="LON Alternate Path Bit" mask="0x00000040" name="ALTP"/>
          <bitfield caption="LON Priority Bit" mask="0x00000080" name="PB"/>
        </register>
        <register caption="USART LON Backlog Register" name="FLEX_US_LONBL" offset="0x270" rw="R" size="4">
          <bitfield caption="LON Node Backlog Value" mask="0x0000003F" name="LONBL"/>
        </register>
        <register caption="USART LON Beta1 Tx Register" name="FLEX_US_LONB1TX" offset="0x274" rw="RW" size="4">
          <bitfield caption="LON Beta1 Length after Transmission" mask="0x00FFFFFF" name="BETA1TX"/>
        </register>
        <register caption="USART LON Beta1 Rx Register" name="FLEX_US_LONB1RX" offset="0x278" rw="RW" size="4">
          <bitfield caption="LON Beta1 Length after Reception" mask="0x00FFFFFF" name="BETA1RX"/>
        </register>
        <register caption="USART LON Priority Register" name="FLEX_US_LONPRIO" offset="0x27C" rw="RW" size="4">
          <bitfield caption="LON Priority Slot Number" mask="0x0000007F" name="PSNB"/>
          <bitfield caption="LON Node Priority Slot" mask="0x00007F00" name="NPS"/>
        </register>
        <register caption="USART LON IDT Tx Register" name="FLEX_US_IDTTX" offset="0x280" rw="RW" size="4">
          <bitfield caption="LON Indeterminate Time after Transmission (comm_type = 1 mode only)" mask="0x00FFFFFF" name="IDTTX"/>
        </register>
        <register caption="USART LON IDT Rx Register" name="FLEX_US_IDTRX" offset="0x284" rw="RW" size="4">
          <bitfield caption="LON Indeterminate Time after Reception (comm_type = 1 mode only)" mask="0x00FFFFFF" name="IDTRX"/>
        </register>
        <register caption="USART IC DIFF Register" name="FLEX_US_ICDIFF" offset="0x288" rw="RW" size="4">
          <bitfield caption="IC Differentiator Number" mask="0x0000000F" name="ICDIFF"/>
        </register>
        <register caption="USART Comparison Register" name="FLEX_US_CMPR" offset="0x290" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000001FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00003000" name="CMPMODE" values="FLEX_US_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x01FF0000" name="VAL2"/>
        </register>
        <register caption="USART FIFO Mode Register" name="FLEX_US_FMR" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_US_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_US_FMR__RXRDYM"/>
          <bitfield caption="FIFO RTS Pin Control enable (Hardware Handshaking mode only)" mask="0x00000080" name="FRTSC"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x00003F00" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x003F0000" name="RXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold 2" mask="0x3F000000" name="RXFTHRES2"/>
        </register>
        <register caption="USART FIFO Level Register" name="FLEX_US_FLR" offset="0x2A4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="USART FIFO Interrupt Enable Register" name="FLEX_US_FIER" offset="0x2A8" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Enable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Disable Register" name="FLEX_US_FIDR" offset="0x2AC" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Disable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Mask Register" name="FLEX_US_FIMR" offset="0x2B0" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Mask" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Event Status Register" name="FLEX_US_FESR" offset="0x2B4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00000100" name="TXFLOCK"/>
          <bitfield caption="Receive FIFO Threshold Flag 2 (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART Write Protection Mode Register" name="FLEX_US_WPMR" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_US_WPMR__WPKEY"/>
        </register>
        <register caption="USART Write Protection Status Register" name="FLEX_US_WPSR" offset="0x2E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="SPI Control Register" name="FLEX_SPI_CR" offset="0x400" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x00010000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x00020000" name="RXFCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="SPI Mode Register" name="FLEX_SPI_MR" offset="0x404" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00000008" name="BRSRCCLK" values="FLEX_SPI_MR__BRSRCCLK"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_SPI_MR__CMPMODE"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="SPI Receive Data Register" name="FLEX_SPI_RDR" offset="0x408" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA_8"/>
          <mode name="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD" modes="DEFAULT"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" modes="DEFAULT"/>
          <bitfield caption="Receive Data" mask="0x000000FF" name="RD0" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x0000FF00" name="RD1" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x00FF0000" name="RD2" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0xFF000000" name="RD3" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD0" modes="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0xFFFF0000" name="RD1" modes="FIFO_MULTI_DATA_16"/>
        </register>
        <register caption="SPI Transmit Data Register" name="FLEX_SPI_TDR" offset="0x40C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD" modes="DEFAULT"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" modes="DEFAULT"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER" modes="DEFAULT"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD0" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0xFFFF0000" name="TD1" modes="FIFO_MULTI_DATA"/>
        </register>
        <register caption="SPI Status Register" name="FLEX_SPI_SR" offset="0x410" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading FLEX_SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Status (cleared on read)" mask="0x00000800" name="CMP"/>
          <bitfield caption="Slave Frame Error (cleared on read)" mask="0x00001000" name="SFERR"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Enable Register" name="FLEX_SPI_IER" offset="0x414" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Enable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Disable Register" name="FLEX_SPI_IDR" offset="0x418" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Disable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Mask Register" name="FLEX_SPI_IMR" offset="0x41C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Mask" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Chip Select Register" name="FLEX_SPI_CSR" offset="0x430" rw="RW" size="4" count="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="FLEX_SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="SPI FIFO Mode Register" name="FLEX_SPI_FMR" offset="0x440" rw="RW" size="4">
          <bitfield caption="Transmit Data Register Empty Mode" mask="0x00000003" name="TXRDYM" values="FLEX_SPI_FMR__TXRDYM"/>
          <bitfield caption="Receive Data Register Full Mode" mask="0x00000030" name="RXRDYM" values="FLEX_SPI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="SPI FIFO Level Register" name="FLEX_SPI_FLR" offset="0x444" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="SPI Comparison Register" name="FLEX_SPI_CMPR" offset="0x448" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x0000FFFF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0xFFFF0000" name="VAL2"/>
        </register>
        <register caption="SPI Write Protection Mode Register" name="FLEX_SPI_WPMR" offset="0x4E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_SPI_WPMR__WPKEY"/>
        </register>
        <register caption="SPI Write Protection Status Register" name="FLEX_SPI_WPSR" offset="0x4E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="TWI Control Register" name="FLEX_TWI_CR" offset="0x600" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START" modes="DEFAULT"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP" modes="DEFAULT"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" name="MSEN" modes="DEFAULT"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" name="MSDIS" modes="DEFAULT"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" name="SVEN" modes="DEFAULT"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" name="SVDIS" modes="DEFAULT"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK" modes="DEFAULT"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST" modes="DEFAULT"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" name="HSEN" modes="DEFAULT"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" name="HSDIS" modes="DEFAULT"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" name="SMBEN" modes="DEFAULT"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" name="SMBDIS" modes="DEFAULT"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" name="PECEN" modes="DEFAULT"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" name="PECDIS" modes="DEFAULT"/>
          <bitfield caption="PEC Request" mask="0x00004000" name="PECRQ" modes="DEFAULT"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR" modes="DEFAULT"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN" modes="DEFAULT"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS" modes="DEFAULT"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" name="THRCLR" modes="DEFAULT"/>
          <bitfield caption="Lock Clear" mask="0x04000000" name="LOCKCLR" modes="DEFAULT"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" name="FIFOEN" modes="DEFAULT"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" name="FIFODIS" modes="DEFAULT"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START" modes="FIFO_ENABLED"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" name="MSEN" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" name="MSDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" name="SVEN" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" name="SVDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK" modes="FIFO_ENABLED"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" name="HSEN" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" name="HSDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" name="SMBEN" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" name="SMBDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" name="PECEN" modes="FIFO_ENABLED"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" name="PECDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="PEC Request" mask="0x00004000" name="PECRQ" modes="FIFO_ENABLED"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR" modes="FIFO_ENABLED"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN" modes="FIFO_ENABLED"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" name="TXFCLR" modes="FIFO_ENABLED"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" name="RXFCLR" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" name="TXFLCLR" modes="FIFO_ENABLED"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" name="FIFOEN" modes="FIFO_ENABLED"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" name="FIFODIS" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI Master Mode Register" name="FLEX_TWI_MMR" offset="0x604" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="FLEX_TWI_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
          <bitfield caption="No Auto-Stop On NACK Error" mask="0x01000000" name="NOAP"/>
        </register>
        <register caption="TWI Slave Mode Register" name="FLEX_TWI_SMR" offset="0x608" rw="RW" size="4">
          <bitfield caption="Slave Receiver Data Phase NACK Enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Slave Address Treated as Data" mask="0x00000010" name="SADAT"/>
          <bitfield caption="TWI Bus Selection" mask="0x00000020" name="BSEL"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Sniffer Mode" mask="0x00000080" name="SNIFF"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
        </register>
        <register caption="TWI Internal Address Register" name="FLEX_TWI_IADR" offset="0x60C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="TWI Clock Waveform Generator Register" name="FLEX_TWI_CWGR" offset="0x610" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00100000" name="BRSRCCLK" values="FLEX_TWI_CWGR__BRSRCCLK"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x3F000000" name="HOLD"/>
        </register>
        <register caption="TWI Status Register" name="FLEX_TWI_SR" offset="0x620" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" name="TXCOMP" modes="DEFAULT"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Slave Read" mask="0x00000008" name="SVREAD" modes="DEFAULT"/>
          <bitfield caption="Slave Access" mask="0x00000010" name="SVACC" modes="DEFAULT"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC" modes="DEFAULT"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE" modes="DEFAULT"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST" modes="DEFAULT"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS" modes="DEFAULT"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" name="EOSACC" modes="DEFAULT"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" name="MCACK" modes="DEFAULT"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" name="TOUT" modes="DEFAULT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" name="PECERR" modes="DEFAULT"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" name="SMBDAM" modes="DEFAULT"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" name="SMBHHM" modes="DEFAULT"/>
          <bitfield caption="TWI Lock Due to Frame Errors" mask="0x00800000" name="LOCK" modes="DEFAULT"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" name="SCL" modes="DEFAULT"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" name="SDA" modes="DEFAULT"/>
          <bitfield caption="Start Repeated" mask="0x04000000" name="SR" modes="DEFAULT"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" name="TXCOMP" modes="FIFO_ENABLED"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" name="RXRDY" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" name="TXRDY" modes="FIFO_ENABLED"/>
          <bitfield caption="Slave Read" mask="0x00000008" name="SVREAD" modes="FIFO_ENABLED"/>
          <bitfield caption="Slave Access" mask="0x00000010" name="SVACC" modes="FIFO_ENABLED"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC" modes="FIFO_ENABLED"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE" modes="FIFO_ENABLED"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE" modes="FIFO_ENABLED"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK" modes="FIFO_ENABLED"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST" modes="FIFO_ENABLED"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS" modes="FIFO_ENABLED"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" name="EOSACC" modes="FIFO_ENABLED"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" name="MCACK" modes="FIFO_ENABLED"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" name="TOUT" modes="FIFO_ENABLED"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" name="PECERR" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" name="SMBDAM" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" name="SMBHHM" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00800000" name="TXFLOCK" modes="FIFO_ENABLED"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" name="SCL" modes="FIFO_ENABLED"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" name="SDA" modes="FIFO_ENABLED"/>
          <bitfield caption="Start Repeated" mask="0x04000000" name="SR" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI Interrupt Enable Register" name="FLEX_TWI_IER" offset="0x624" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Disable Register" name="FLEX_TWI_IDR" offset="0x628" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Mask Register" name="FLEX_TWI_IMR" offset="0x62C" rw="R" size="4">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Receive Holding Register" name="FLEX_TWI_RHR" offset="0x630" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" name="RXDATA" modes="DEFAULT"/>
          <bitfield caption="Start State (Slave Sniffer Mode only)" mask="0x00000300" name="SSTATE" values="FLEX_TWI_RHR__SSTATE" modes="DEFAULT"/>
          <bitfield caption="Stop State (Slave Sniffer Mode only)" mask="0x00000400" name="PSTATE" modes="DEFAULT"/>
          <bitfield caption="Acknowledge State (Slave Sniffer Mode only)" mask="0x00001800" name="ASTATE" values="FLEX_TWI_RHR__ASTATE" modes="DEFAULT"/>
          <bitfield caption="Master or Slave Receive Holding Data 0" mask="0x000000FF" name="RXDATA0" modes="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Receive Holding Data 1" mask="0x0000FF00" name="RXDATA1" modes="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Receive Holding Data 2" mask="0x00FF0000" name="RXDATA2" modes="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Receive Holding Data 3" mask="0xFF000000" name="RXDATA3" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI Transmit Holding Register" name="FLEX_TWI_THR" offset="0x634" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" name="TXDATA" modes="DEFAULT"/>
          <bitfield caption="Master or Slave Transmit Holding Data 0" mask="0x000000FF" name="TXDATA0" modes="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Transmit Holding Data 1" mask="0x0000FF00" name="TXDATA1" modes="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Transmit Holding Data 2" mask="0x00FF0000" name="TXDATA2" modes="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Transmit Holding Data 3" mask="0xFF000000" name="TXDATA3" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI SMBus Timing Register" name="FLEX_TWI_SMBTR" offset="0x638" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Slave Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Master Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="TWI Alternative Command Register" name="FLEX_TWI_ACR" offset="0x640" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x000000FF" name="DATAL"/>
          <bitfield caption="Transfer Direction" mask="0x00000100" name="DIR"/>
          <bitfield caption="PEC Request (SMBus Mode only)" mask="0x00000200" name="PEC"/>
          <bitfield caption="Next Data Length" mask="0x00FF0000" name="NDATAL"/>
          <bitfield caption="Next Transfer Direction" mask="0x01000000" name="NDIR"/>
          <bitfield caption="Next PEC Request (SMBus Mode only)" mask="0x02000000" name="NPEC"/>
        </register>
        <register caption="TWI Filter Register" name="FLEX_TWI_FILTR" offset="0x644" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="TWI FIFO Mode Register" name="FLEX_TWI_FMR" offset="0x650" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_TWI_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_TWI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="TWI FIFO Level Register" name="FLEX_TWI_FLR" offset="0x654" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="TWI FIFO Status Register" name="FLEX_TWI_FSR" offset="0x660" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Enable Register" name="FLEX_TWI_FIER" offset="0x664" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Disable Register" name="FLEX_TWI_FIDR" offset="0x668" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Mask Register" name="FLEX_TWI_FIMR" offset="0x66C" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI Write Protection Mode Register" name="FLEX_TWI_WPMR" offset="0x6E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_TWI_WPMR__WPKEY"/>
        </register>
        <register caption="TWI Write Protection Status Register" name="FLEX_TWI_WPSR" offset="0x6E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="FLEXCOM Operating Mode" name="FLEX_MR__OPMODE">
        <value caption="No communication" name="NO_COM" value="0x0"/>
        <value caption="All UART related protocols are selected (RS232, RS485, IrDA, ISO7816, LIN, LON) SPI/TWI related registers are not accessible and have no impact on IOs." name="USART" value="0x1"/>
        <value caption="SPI operating mode is selected. USART/TWI related registers are not accessible and have no impact on IOs." name="SPI" value="0x2"/>
        <value caption="All TWI related protocols are selected (TWI, SMBus). USART/SPI related registers are not accessible and have no impact on IOs." name="TWI" value="0x3"/>
      </value-group>
      <value-group caption="USART Mode of Operation" name="FLEX_US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485" name="RS485" value="0x1"/>
        <value caption="Hardware handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="IS07816 Protocol: T = 0" name="IS07816_T_0" value="0x4"/>
        <value caption="IS07816 Protocol: T = 1" name="IS07816_T_1" value="0x6"/>
        <value caption="IrDA" name="IRDA" value="0x8"/>
        <value caption="LON" name="LON" value="0x9"/>
        <value caption="LIN Master mode" name="LIN_MASTER" value="0xA"/>
        <value caption="LIN Slave mode" name="LIN_SLAVE" value="0xB"/>
        <value caption="16-bit data master" name="DATA16BIT_MASTER" value="0xC"/>
        <value caption="16-bit data slave" name="DATA16BIT_SLAVE" value="0xD"/>
      </value-group>
      <value-group caption="Clock Selection" name="FLEX_US_MR__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV = 8) is selected" name="DIV" value="0x1"/>
        <value caption="PMC generic clock is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." name="GCLK" value="0x2"/>
        <value caption="External pin SCK is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="Character Length" name="FLEX_US_MR__CHRL">
        <value caption="Character length is 5 bits" name="_5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="_6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="_7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="Parity Type" name="FLEX_US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="Number of Stop Bits" name="FLEX_US_MR__NBSTOP">
        <value caption="1 stop bit" name="_1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="_1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="_2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="Channel Mode" name="FLEX_US_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="Transmitter Preamble Pattern" name="FLEX_US_MAN__TX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="Receiver Preamble Pattern detected" name="FLEX_US_MAN__RX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="LIN Node Action" name="FLEX_US_LINMR__NACT">
        <value caption="The USART transmits the response." name="PUBLISH" value="0x0"/>
        <value caption="The USART receives the response." name="SUBSCRIBE" value="0x1"/>
        <value caption="The USART does not transmit and does not receive the response." name="IGNORE" value="0x2"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_US_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0x0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="0x1"/>
        <value caption="Comparison must be met to receive the current data only" name="FILTER" value="0x2"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_US_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_US_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_US_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." name="PASSWD" value="0x555341"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_SPI_MR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_SPI_MR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Bits Per Transfer" name="FLEX_SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Transmit Data Register Empty Mode" name="FLEX_SPI_FMR__TXRDYM">
        <value caption="TDRE will be at level '1' when at least one data can be written in the Transmit FIFO." name="ONE_DATA" value="0"/>
        <value caption="TDRE will be at level '1' when at least two data can be written in the Transmit FIFO. Cannot be used if FLEX_SPI_MR.PS =1." name="TWO_DATA" value="1"/>
      </value-group>
      <value-group caption="Receive Data Register Full Mode" name="FLEX_SPI_FMR__RXRDYM">
        <value caption="RDRF will be at level '1' when at least one unread data is in the Receive FIFO." name="ONE_DATA" value="0x0"/>
        <value caption="RDRF will be at level '1' when at least two unread data are in the Receive FIFO. Cannot be used when FLEX_SPI_MR.MSTR =1, or if FLEX_SPI_MR.PS =1." name="TWO_DATA" value="0x1"/>
        <value caption="RDRF will be at level '1' when at least four unread data are in the Receive FIFO. Cannot be used when FLEX_SPI_CSRx.BITS is greater than 0, or if FLEX_SPI_MR.MSTR =1, or if FLEX_SPI_MR.PS =1." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" name="PASSWD" value="0x535049"/>
      </value-group>
      <value-group caption="Internal Device Address Size" name="FLEX_TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_TWI_CWGR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Start State (Slave Sniffer Mode only)" name="FLEX_TWI_RHR__SSTATE">
        <value caption="No START detected with the logged data" name="NOSTART" value="0x0"/>
        <value caption="START (S) detected with the logged data" name="START" value="0x1"/>
        <value caption="Repeated START (Sr) detected with the logged data" name="RSTART" value="0x2"/>
        <value caption="Not defined" name="UNDEF" value="0x3"/>
      </value-group>
      <value-group caption="Acknowledge State (Slave Sniffer Mode only)" name="FLEX_TWI_RHR__ASTATE">
        <value caption="No Acknowledge or Nacknowledge detected after previously logged data" name="NONE" value="0x0"/>
        <value caption="Acknowledge (A) detected after previously logged data" name="ACK" value="0x1"/>
        <value caption="Nacknowledge (NA) detected after previously logged data" name="NACK" value="0x2"/>
        <value caption="Not defined" name="UNDEF" value="0x3"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_TWI_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_TWI_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_TWI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module caption="2D Graphics Engine" name="GFX2D" id="44061" version="D">
      <register-group name="GFX2D_CHID" size="16">
        <register caption="Surface Physical Address Register" name="GFX2D_PA" offset="0x0" rw="RW" size="4">
          <bitfield caption="Surface Physical Start Address" mask="0xFFFFFFFF" name="PA"/>
        </register>
        <register caption="Surface Pitch Register" name="GFX2D_PITCH" offset="0x4" rw="RW" size="4">
          <bitfield caption="Surface Pitch" mask="0x0000FFFF" name="PITCH"/>
        </register>
        <register caption="Surface Configuration Register" name="GFX2D_CFG" offset="0x8" rw="RW" size="4">
          <bitfield caption="Pixel Format" mask="0x0000000F" name="PF" values="GFX2D_CFG0__PF"/>
          <bitfield caption="Color Look-Up Table Selection" mask="0x00000010" name="IDXCX"/>
        </register>
      </register-group>
      <register-group name="GFX2D_SUB0" size="8">
        <register caption="Performance Configuration 0 Register" name="GFX2D_PC" offset="0x0" rw="RW" size="4">
          <bitfield caption="Performance Metrics Selection" mask="0x00000003" name="SEL" values="GFX2D_PC0__SEL"/>
          <bitfield caption="Filter Configuration" mask="0x00000070" name="FILT" values="GFX2D_PC0__FILT"/>
        </register>
        <register caption="Metrics Counter 0 Register" name="GFX2D_MC" offset="0x4" rw="R" size="4">
          <bitfield caption="Metrics Counter" mask="0xFFFFFFFF" name="COUNTER"/>
        </register>
      </register-group>
      <register-group name="GFX2D">
        <register caption="Global Configuration Register" name="GFX2D_GC" offset="0x00" rw="RW" size="4">
          <bitfield caption="Clock Gating Disable Core" mask="0x00000001" name="CGDISCORE"/>
          <bitfield caption="Clock Gating Disable AXI" mask="0x00000002" name="CGDISAXI"/>
          <bitfield caption="Clock Gating Disable FIFO" mask="0x00000004" name="CGDISFIFO"/>
          <bitfield caption="Outstanding Regulation Enable" mask="0x00000010" name="REGEN"/>
          <bitfield caption="Memory Tile Access" mask="0x00000040" name="MTY"/>
          <bitfield caption="Regulation for QoS Level 1" mask="0x00000F00" name="REGQOS1"/>
          <bitfield caption="Regulation for QoS Level 2" mask="0x0000F000" name="REGQOS2"/>
          <bitfield caption="Regulation for QoS Level 3" mask="0x000F0000" name="REGQOS3"/>
        </register>
        <register caption="Global Enable Register" name="GFX2D_GE" offset="0x04" rw="W" size="4">
          <bitfield caption="GFX2D Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Global Disable Register" name="GFX2D_GD" offset="0x08" rw="W" size="4">
          <bitfield caption="GFX2D Disable Bit" mask="0x00000001" name="DISABLE"/>
          <bitfield caption="WFE Software Resume bit" mask="0x00000100" name="WFERES"/>
        </register>
        <register caption="Global Status Register" name="GFX2D_GS" offset="0x0C" rw="R" size="4">
          <bitfield caption="GFX2D Status Bit" mask="0x00000001" name="STATUS"/>
          <bitfield caption="GFX2D Busy Bit" mask="0x00000010" name="BUSY"/>
          <bitfield caption="Wait For Event Status bit" mask="0x00000100" name="WFEIP"/>
        </register>
        <register caption="Interrupt Enable Register" name="GFX2D_IE" offset="0x10" rw="W" size="4">
          <bitfield caption="Ring Buffer Empty Interrupt Enable Bit" mask="0x00000001" name="RBEMPTY"/>
          <bitfield caption="End of Execution Interrupt Enable Bit" mask="0x00000002" name="EXEND"/>
          <bitfield caption="Read Data Bus Error Interrupt Enable Bit" mask="0x00000004" name="RERR"/>
          <bitfield caption="Write Data Bus Error Interrupt Enable Bit" mask="0x00000008" name="BERR"/>
          <bitfield caption="Illegal Instruction Interrupt Enable Bit" mask="0x00000010" name="IERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="GFX2D_ID" offset="0x14" rw="W" size="4">
          <bitfield caption="Ring Buffer Empty Interrupt Disable Bit" mask="0x00000001" name="RBEMPTY"/>
          <bitfield caption="End of Execution Interrupt Disable Bit" mask="0x00000002" name="EXEND"/>
          <bitfield caption="Read Access Error Interrupt Disable Bit" mask="0x00000004" name="RERR"/>
          <bitfield caption="Write Access Error Interrupt Disable bit" mask="0x00000008" name="BERR"/>
          <bitfield caption="Illegal Instruction Interrupt Disable bit" mask="0x00000010" name="IERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="GFX2D_IM" offset="0x18" rw="R" size="4">
          <bitfield caption="Ring Buffer Empty Interrupt Mask Bit" mask="0x00000001" name="RBEMPTY"/>
          <bitfield caption="Execution Ended Empty Interrupt Mask Bit" mask="0x00000002" name="EXEND"/>
          <bitfield caption="Read Error Interrupt Mask Bit" mask="0x00000004" name="RERR"/>
          <bitfield caption="Write Error Interrupt Mask Bit" mask="0x00000008" name="BERR"/>
          <bitfield caption="Illegal Instruction Interrupt Mask Bit" mask="0x00000010" name="IERR"/>
        </register>
        <register caption="Interrupt Status Register" name="GFX2D_IS" offset="0x1C" rw="R" size="4">
          <bitfield caption="Ring Buffer Empty Interrupt Status Bit" mask="0x00000001" name="RBEMPTY"/>
          <bitfield caption="End of Execution Status Bit" mask="0x00000002" name="EXEND"/>
          <bitfield caption="Read Error Interrupt Status Bit" mask="0x00000004" name="RERR"/>
          <bitfield caption="Write Error Interrupt Status Bit" mask="0x00000008" name="BERR"/>
          <bitfield caption="Illegal Instruction Interrupt Status Bit" mask="0x00000010" name="IERR"/>
        </register>
        <register-group name="GFX2D_SUB0" size="8" name-in-module="GFX2D_SUB0" offset="0x20" count="2"/>
        <register caption="Ring Buffer Base Register" name="GFX2D_BASE" offset="0x30" rw="RW" size="4">
          <bitfield caption="Ring Buffer Base Register" mask="0xFFFFFF00" name="BASE"/>
        </register>
        <register caption="Ring Buffer Length Register" name="GFX2D_LEN" offset="0x34" rw="RW" size="4">
          <bitfield caption="Ring Buffer Length Multiplier" mask="0x0000000F" name="LEN"/>
        </register>
        <register caption="Ring Buffer Head Register" name="GFX2D_HEAD" offset="0x38" rw="RW" size="4">
          <bitfield caption="Ring Buffer Head Pointer" mask="0x000003FF" name="HEAD"/>
        </register>
        <register caption="Ring Buffer Tail Register" name="GFX2D_TAIL" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Ring Buffer Tail Pointer" mask="0x000003FF" name="TAIL"/>
        </register>
        <register-group name="GFX2D_CHID" size="16" name-in-module="GFX2D_CHID" offset="0x40" count="4"/>
      </register-group>
      <value-group caption="Pixel Format" name="GFX2D_CFG0__PF">
        <value caption="4-bit indexed color, with 4-bit alpha value" name="A4IDX4" value="0x0"/>
        <value caption="8 bits per pixel alpha, with user-defined constant color" name="A8" value="0x1"/>
        <value caption="8 bits indexed color, uses the Color Look-Up Table to expand to true color" name="IDX8" value="0x2"/>
        <value caption="8-bit indexed color, with 8-bit alpha value" name="A8IDX8" value="0x3"/>
        <value caption="12 bits per pixel, 4 bits per color channel" name="RGB12" value="0x4"/>
        <value caption="16 bits per pixel with 4-bit width alpha value, and 4 bits per color channel" name="ARGB16" value="0x5"/>
        <value caption="15 bits per pixel, 5 bits per color channel" name="RGB15" value="0x6"/>
        <value caption="16 bits per pixel, 5 bits for the red and blue channels and 6 bits for the green channel" name="TRGB16" value="0x7"/>
        <value caption="16 bits per pixel, with 1 bit for transparency and 5 bits for color channels" name="RGBT16" value="0x8"/>
        <value caption="16 bits per pixel, 5 bits for the red and blue channels and 6 bits for the green channel" name="RGB16" value="0x9"/>
        <value caption="24 bits per pixel, 8 bits for alpha and color channels" name="RGB24" value="0xA"/>
        <value caption="32 bits per pixel, 8 bits for alpha and color channels" name="ARGB32" value="0xB"/>
        <value caption="32 bits per pixel, 8 bits for alpha and color channels" name="RGBA32" value="0xC"/>
      </value-group>
      <value-group caption="Performance Metrics Selection" name="GFX2D_PC0__SEL">
        <value caption="The performance counter is disabled and reset." name="DISABLED" value="0x0"/>
        <value caption="The performance counter is incremented when a Read access is performed." name="READ" value="0x1"/>
        <value caption="The performance counter is incremented when a Write access is performed." name="WRITE" value="0x2"/>
        <value caption="Number of clock cycles" name="CYCLE" value="0x3"/>
      </value-group>
      <value-group caption="Filter Configuration" name="GFX2D_PC0__FILT">
        <value caption="The filter is disabled." name="DISABLED" value="0x0"/>
        <value caption="Events are valid when input QoS is equal to 0." name="QOS0" value="0x1"/>
        <value caption="Events are valid when input QoS is equal to 1." name="QOS1" value="0x2"/>
        <value caption="Events are valid when input QoS is equal to 2." name="QOS2" value="0x3"/>
        <value caption="Events are valid when input QoS is equal to 3." name="QOS3" value="0x4"/>
      </value-group>
    </module>
    <module caption="General Purpose Backup Registers" name="GPBR" id="6378" version="N">
      <register-group name="GPBR">
        <register caption="GPBR Mode Register" name="GPBR_MR" offset="0x0" rw="RW" size="4">
          <bitfield caption="GPBRx Write Protection" mask="0x00000001" name="GPBRWP0"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000002" name="GPBRWP1"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000004" name="GPBRWP2"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000008" name="GPBRWP3"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000010" name="GPBRWP4"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000020" name="GPBRWP5"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000040" name="GPBRWP6"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000080" name="GPBRWP7"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000100" name="GPBRWP8"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000200" name="GPBRWP9"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000400" name="GPBRWP10"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000800" name="GPBRWP11"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00001000" name="GPBRWP12"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00002000" name="GPBRWP13"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00004000" name="GPBRWP14"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00008000" name="GPBRWP15"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00010000" name="GPBRRP0"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00020000" name="GPBRRP1"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00040000" name="GPBRRP2"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00080000" name="GPBRRP3"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00100000" name="GPBRRP4"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00200000" name="GPBRRP5"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00400000" name="GPBRRP6"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00800000" name="GPBRRP7"/>
          <bitfield caption="GPBRx Read Protection" mask="0x01000000" name="GPBRRP8"/>
          <bitfield caption="GPBRx Read Protection" mask="0x02000000" name="GPBRRP9"/>
          <bitfield caption="GPBRx Read Protection" mask="0x04000000" name="GPBRRP10"/>
          <bitfield caption="GPBRx Read Protection" mask="0x08000000" name="GPBRRP11"/>
          <bitfield caption="GPBRx Read Protection" mask="0x10000000" name="GPBRRP12"/>
          <bitfield caption="GPBRx Read Protection" mask="0x20000000" name="GPBRRP13"/>
          <bitfield caption="GPBRx Read Protection" mask="0x40000000" name="GPBRRP14"/>
          <bitfield caption="GPBRx Read Protection" mask="0x80000000" name="GPBRRP15"/>
        </register>
        <register caption="GPBR Full Clear Register" name="GPBR_FCLR" offset="0x4" rw="RW" size="4">
          <bitfield caption="Full Clear Enable" mask="0x00000001" name="FCLR"/>
        </register>
        <register caption="General Purpose Backup Register" name="SYS_GPBR" offset="0x8" rw="RW" size="4" count="8">
          <bitfield caption="Value of SYS_GPBR x" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
      </register-group>
    </module>
    <module caption="Inter-IC Sound Multi Channel Controller" name="I2SMCC" id="44157" version="C">
      <register-group name="I2SMCC">
        <register caption="Control Register" name="I2SMCC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Receiver Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Clocks Enable" mask="0x00000004" name="CKEN"/>
          <bitfield caption="Clocks Disable" mask="0x00000008" name="CKDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000020" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Mode Register A" name="I2SMCC_MRA" offset="0x04" rw="RW" size="4">
          <bitfield caption="Inter-IC Sound Multi Channel Controller Mode" mask="0x00000001" name="MODE" values="I2SMCC_MRA__MODE"/>
          <bitfield caption="Data Word Length" mask="0x0000000E" name="DATALENGTH" values="I2SMCC_MRA__DATALENGTH"/>
          <bitfield caption="Must always be written to 0." mask="0x00000030" name="ZERO"/>
          <bitfield caption="Data Format" mask="0x000000C0" name="FORMAT" values="I2SMCC_MRA__FORMAT"/>
          <bitfield caption="Receive Mono" mask="0x00000100" name="RXMONO"/>
          <bitfield caption="Loop-back Test Mode" mask="0x00000200" name="RXLOOP"/>
          <bitfield caption="Transmit Mono" mask="0x00000400" name="TXMONO"/>
          <bitfield caption="Transmit Data when Underrun" mask="0x00000800" name="TXSAME"/>
          <bitfield caption="Source Clock Selection" mask="0x00001000" name="SRCCLK"/>
          <bitfield caption="Number of TDM Channels-1" mask="0x0000E000" name="NBCHAN"/>
          <bitfield caption="Selected Clock to I2SMCC Master Clock Ratio" mask="0x003F0000" name="IMCKDIV"/>
          <bitfield caption="TDM Frame Synchronization" mask="0x00C00000" name="TDMFS" values="I2SMCC_MRA__TDMFS"/>
          <bitfield caption="Selected Clock to I2SMCC Serial Clock Ratio" mask="0x3F000000" name="ISCKDIV"/>
          <bitfield caption="Master Clock Mode" mask="0x40000000" name="IMCKMODE"/>
          <bitfield caption="I2SMCC_WS Slot Length" mask="0x80000000" name="IWS"/>
        </register>
        <register caption="Mode Register B" name="I2SMCC_MRB" offset="0x08" rw="RW" size="4">
          <bitfield caption="DMA Chunk Size" mask="0x00000300" name="DMACHUNK" values="I2SMCC_MRB__DMACHUNK"/>
          <bitfield caption="Serial Clock Selection" mask="0x00010000" name="CLKSEL"/>
        </register>
        <register caption="Status Register" name="I2SMCC_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Receiver Enabled" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Transmitter Enabled" mask="0x00000010" name="TXEN"/>
        </register>
        <register caption="Interrupt Enable Register A" name="I2SMCC_IERA" offset="0x10" rw="W" size="4">
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00000001" name="TXLRDY0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00000002" name="TXRRDY0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00000004" name="TXLRDY1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00000008" name="TXRRDY1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00000010" name="TXLRDY2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00000020" name="TXRRDY2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00000040" name="TXLRDY3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00000080" name="TXRRDY3"/>
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x00000100" name="TXLUNF0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x00000200" name="TXRUNF0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x00000400" name="TXLUNF1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x00000800" name="TXRUNF1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x00001000" name="TXLUNF2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x00002000" name="TXRUNF2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x00004000" name="TXLUNF3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x00008000" name="TXRUNF3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00010000" name="RXLRDY0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00020000" name="RXRRDY0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00040000" name="RXLRDY1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00080000" name="RXRRDY1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00100000" name="RXLRDY2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00200000" name="RXRRDY2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x00400000" name="RXLRDY3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x00800000" name="RXRRDY3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x01000000" name="RXLOVF0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x02000000" name="RXROVF0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x04000000" name="RXLOVF1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x08000000" name="RXROVF1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x10000000" name="RXLOVF2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x20000000" name="RXROVF2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x40000000" name="RXLOVF3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x80000000" name="RXROVF3"/>
        </register>
        <register caption="Interrupt Disable Register A" name="I2SMCC_IDRA" offset="0x14" rw="W" size="4">
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00000001" name="TXLRDY0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00000002" name="TXRRDY0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00000004" name="TXLRDY1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00000008" name="TXRRDY1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00000010" name="TXLRDY2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00000020" name="TXRRDY2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00000040" name="TXLRDY3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00000080" name="TXRRDY3"/>
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x00000100" name="TXLUNF0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x00000200" name="TXRUNF0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x00000400" name="TXLUNF1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x00000800" name="TXRUNF1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x00001000" name="TXLUNF2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x00002000" name="TXRUNF2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x00004000" name="TXLUNF3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x00008000" name="TXRUNF3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00010000" name="RXLRDY0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00020000" name="RXRRDY0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00040000" name="RXLRDY1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00080000" name="RXRRDY1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00100000" name="RXLRDY2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00200000" name="RXRRDY2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x00400000" name="RXLRDY3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x00800000" name="RXRRDY3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x01000000" name="RXLOVF0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x02000000" name="RXROVF0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x04000000" name="RXLOVF1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x08000000" name="RXROVF1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x10000000" name="RXLOVF2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x20000000" name="RXROVF2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x40000000" name="RXLOVF3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x80000000" name="RXROVF3"/>
        </register>
        <register caption="Interrupt Mask Register A" name="I2SMCC_IMRA" offset="0x18" rw="R" size="4">
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00000001" name="TXLRDY0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00000002" name="TXRRDY0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00000004" name="TXLRDY1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00000008" name="TXRRDY1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00000010" name="TXLRDY2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00000020" name="TXRRDY2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00000040" name="TXLRDY3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00000080" name="TXRRDY3"/>
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x00000100" name="TXLUNF0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x00000200" name="TXRUNF0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x00000400" name="TXLUNF1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x00000800" name="TXRUNF1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x00001000" name="TXLUNF2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x00002000" name="TXRUNF2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x00004000" name="TXLUNF3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x00008000" name="TXRUNF3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00010000" name="RXLRDY0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00020000" name="RXRRDY0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00040000" name="RXLRDY1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00080000" name="RXRRDY1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00100000" name="RXLRDY2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00200000" name="RXRRDY2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x00400000" name="RXLRDY3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x00800000" name="RXRRDY3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x01000000" name="RXLOVF0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x02000000" name="RXROVF0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x04000000" name="RXLOVF1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x08000000" name="RXROVF1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x10000000" name="RXLOVF2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x20000000" name="RXROVF2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x40000000" name="RXLOVF3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x80000000" name="RXROVF3"/>
        </register>
        <register caption="Interrupt Status Register A" name="I2SMCC_ISRA" offset="0x1C" rw="R" size="4">
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000001" name="TXLRDY0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000002" name="TXRRDY0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000004" name="TXLRDY1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000008" name="TXRRDY1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000010" name="TXLRDY2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000020" name="TXRRDY2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000040" name="TXLRDY3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x00000080" name="TXRRDY3"/>
          <bitfield caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x00000100" name="TXLUNF0"/>
          <bitfield caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x00000200" name="TXRUNF0"/>
          <bitfield caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x00000400" name="TXLUNF1"/>
          <bitfield caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x00000800" name="TXRUNF1"/>
          <bitfield caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x00001000" name="TXLUNF2"/>
          <bitfield caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x00002000" name="TXRUNF2"/>
          <bitfield caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x00004000" name="TXLUNF3"/>
          <bitfield caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x00008000" name="TXRUNF3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00010000" name="RXLRDY0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00020000" name="RXRRDY0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00040000" name="RXLRDY1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00080000" name="RXRRDY1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00100000" name="RXLRDY2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00200000" name="RXRRDY2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00400000" name="RXLRDY3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x00800000" name="RXRRDY3"/>
          <bitfield caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x01000000" name="RXLOVF0"/>
          <bitfield caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x02000000" name="RXROVF0"/>
          <bitfield caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x04000000" name="RXLOVF1"/>
          <bitfield caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x08000000" name="RXROVF1"/>
          <bitfield caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x10000000" name="RXLOVF2"/>
          <bitfield caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x20000000" name="RXROVF2"/>
          <bitfield caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x40000000" name="RXLOVF3"/>
          <bitfield caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x80000000" name="RXROVF3"/>
        </register>
        <register caption="Interrupt Enable Register B" name="I2SMCC_IERB" offset="0x20" rw="W" size="4">
          <bitfield caption="Write Error Interrupt Enable" mask="0x00000001" name="WERR"/>
        </register>
        <register caption="Interrupt Disable Register B" name="I2SMCC_IDRB" offset="0x24" rw="W" size="4">
          <bitfield caption="Write Error Interrupt Disable" mask="0x00000001" name="WERR"/>
        </register>
        <register caption="Interrupt Mask Register B" name="I2SMCC_IMRB" offset="0x28" rw="R" size="4">
          <bitfield caption="Write Error Interrupt Enable" mask="0x00000001" name="WERR"/>
        </register>
        <register caption="Interrupt Status Register B" name="I2SMCC_ISRB" offset="0x2C" rw="R" size="4">
          <bitfield caption="Write Error Flag (cleared on read)" mask="0x00000001" name="WERR"/>
        </register>
        <register caption="Receiver Holding Register" name="I2SMCC_RHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Receiver Holding Register" mask="0xFFFFFFFF" name="RHR"/>
        </register>
        <register caption="Transmitter Holding Register" name="I2SMCC_THR" offset="0x34" rw="W" size="4">
          <bitfield caption="Transmitter Holding Register" mask="0xFFFFFFFF" name="THR"/>
        </register>
        <register caption="Write Protection Mode Register" name="I2SMCC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPCFEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCTEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="I2SMCC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="I2SMCC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Inter-IC Sound Multi Channel Controller Mode" name="I2SMCC_MRA__MODE">
        <value caption="I2SMCC_CK and I2SMCC_WS pin inputs used as bit clock and word select/frame synchronization." name="SLAVE" value="0"/>
        <value caption="Bit clock and word select/frame synchronization generated by I2SMCC from MCK and output to I2SMCC_CK and I2SMCC_WS pins. MCK is output as master clock on I2SMCC_MCK if I2SMCC_MRA.IMCKMODE is set." name="MASTER" value="1"/>
      </value-group>
      <value-group caption="Data Word Length" name="I2SMCC_MRA__DATALENGTH">
        <value caption="Data length is set to 32 bits." name="_32_BITS" value="0x0"/>
        <value caption="Data length is set to 24 bits." name="_24_BITS" value="0x1"/>
        <value caption="Data length is set to 20 bits." name="_20_BITS" value="0x2"/>
        <value caption="Data length is set to 18 bits." name="_18_BITS" value="0x3"/>
        <value caption="Data length is set to 16 bits." name="_16_BITS" value="0x4"/>
        <value caption="Data length is set to 16-bit compact stereo. Left sample in bits [15:0] and right sample in bits [31:16] of same word." name="_16_BITS_COMPACT" value="0x5"/>
        <value caption="Data length is set to 8 bits." name="_8_BITS" value="0x6"/>
        <value caption="Data length is set to 8-bit compact stereo. Left sample in bits [7:0] and right sample in bits [15:8] of the same word." name="_8_BITS_COMPACT" value="0x7"/>
      </value-group>
      <value-group caption="Data Format" name="I2SMCC_MRA__FORMAT">
        <value caption="I2S format, stereo with I2SMCC_WS low for left channel, and MSB of sample starting one I2SMCC_CK period after I2SMCC_WS edge." name="I2S" value="0x0"/>
        <value caption="Left-justified format, stereo with I2SMCC_WS high for left channel, and MSB of sample starting on I2SMCC_WS edge." name="LJ" value="0x1"/>
        <value caption="TDM format, with (NBCHAN + 1) channels, I2SMCC_WS high at beginning of first channel, and MSB of sample starting one I2SMCC_CK period after I2SMCC_WS edge." name="TDM" value="0x2"/>
        <value caption="TDM format, left-justified, with (NBCHAN + 1) channels, I2SMCC_WS high at beginning of first channel, and MSB of sample starting on I2SMCC_WS edge." name="TDMLJ" value="0x3"/>
      </value-group>
      <value-group caption="TDM Frame Synchronization" name="I2SMCC_MRA__TDMFS">
        <value caption="I2SMCC_WS pulse is high for one time slot at beginning of frame." name="SLOT" value="0x0"/>
        <value caption="I2SMCC_WS pulse is high for half the time slots at beginning of frame." name="HALF" value="0x1"/>
        <value caption="I2SMCC_WS pulse is high for one bit period at beginning of frame, i.e., one ISCK period." name="BIT" value="0x2"/>
      </value-group>
      <value-group caption="DMA Chunk Size" name="I2SMCC_MRB__DMACHUNK">
        <value caption="Each DMA transfer contains 1 word." name="_1_WORD" value="0x0"/>
        <value caption="Each DMA transfer contains 2 words." name="_2_WORDS" value="0x1"/>
        <value caption="Each DMA transfer contains 4 words." name="_4_WORDS" value="0x2"/>
        <value caption="Each DMA transfer contains 8 words." name="_8_WORDS" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="I2SMCC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x493253"/>
      </value-group>
    </module>
    <module name="ICE" caption="In-Circuit Emulator (JTAG/SWD/SWO)"/>
    <module caption="Image Sensor Interface" name="ISI" id="6350" version="K">
      <register-group name="ISI">
        <register caption="ISI Configuration 1 Register" name="ISI_CFG1" offset="0x00" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Polarity" mask="0x00000004" name="HSYNC_POL"/>
          <bitfield caption="Vertical Synchronization Polarity" mask="0x00000008" name="VSYNC_POL"/>
          <bitfield caption="Pixel Clock Polarity" mask="0x00000010" name="PIXCLK_POL"/>
          <bitfield caption="Embedded Synchronization" mask="0x00000040" name="EMB_SYNC"/>
          <bitfield caption="Embedded Synchronization Correction" mask="0x00000080" name="CRC_SYNC"/>
          <bitfield caption="Frame Rate [0..7]" mask="0x00000700" name="FRATE"/>
          <bitfield caption="Disable Codec Request" mask="0x00000800" name="DISCR"/>
          <bitfield caption="Full Mode is Allowed" mask="0x00001000" name="FULL"/>
          <bitfield caption="Threshold Mask" mask="0x00006000" name="THMASK" values="ISI_CFG1__THMASK"/>
          <bitfield caption="Start of Line Delay" mask="0x00FF0000" name="SLD"/>
          <bitfield caption="Start of Frame Delay" mask="0xFF000000" name="SFD"/>
        </register>
        <register caption="ISI Configuration 2 Register" name="ISI_CFG2" offset="0x04" rw="RW" size="4">
          <bitfield caption="Vertical Size of the Image Sensor [0..2047]" mask="0x000007FF" name="IM_VSIZE"/>
          <bitfield caption="Grayscale Pixel Format Mode" mask="0x00000800" name="GS_MODE"/>
          <bitfield caption="RGB Input Mode" mask="0x00001000" name="RGB_MODE"/>
          <bitfield caption="Grayscale Mode Format Enable" mask="0x00002000" name="GRAYSCALE"/>
          <bitfield caption="RGB Format Swap Mode" mask="0x00004000" name="RGB_SWAP"/>
          <bitfield caption="Color Space for the Image Data" mask="0x00008000" name="COL_SPACE"/>
          <bitfield caption="Horizontal Size of the Image Sensor [0..2047]" mask="0x07FF0000" name="IM_HSIZE"/>
          <bitfield caption="YCrCb Format Swap Mode" mask="0x30000000" name="YCC_SWAP" values="ISI_CFG2__YCC_SWAP"/>
          <bitfield caption="RGB Pixel Mapping Configuration" mask="0xC0000000" name="RGB_CFG" values="ISI_CFG2__RGB_CFG"/>
        </register>
        <register caption="ISI Preview Size Register" name="ISI_PSIZE" offset="0x08" rw="RW" size="4">
          <bitfield caption="Vertical Size for the Preview Path" mask="0x000003FF" name="PREV_VSIZE"/>
          <bitfield caption="Horizontal Size for the Preview Path" mask="0x03FF0000" name="PREV_HSIZE"/>
        </register>
        <register caption="ISI Preview Decimation Factor Register" name="ISI_PDECF" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Decimation Factor" mask="0x000000FF" name="DEC_FACTOR"/>
        </register>
        <register caption="ISI Color Space Conversion YCrCb To RGB Set 0 Register" name="ISI_Y2R_SET0" offset="0x10" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C0" mask="0x000000FF" name="C0"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C1" mask="0x0000FF00" name="C1"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C2" mask="0x00FF0000" name="C2"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C3" mask="0xFF000000" name="C3"/>
        </register>
        <register caption="ISI Color Space Conversion YCrCb To RGB Set 1 Register" name="ISI_Y2R_SET1" offset="0x14" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C4" mask="0x000001FF" name="C4"/>
          <bitfield caption="Color Space Conversion Luminance Default Offset" mask="0x00001000" name="Yoff"/>
          <bitfield caption="Color Space Conversion Red Chrominance Default Offset" mask="0x00002000" name="Croff"/>
          <bitfield caption="Color Space Conversion Blue Chrominance Default Offset" mask="0x00004000" name="Cboff"/>
        </register>
        <register caption="ISI Color Space Conversion RGB To YCrCb Set 0 Register" name="ISI_R2Y_SET0" offset="0x18" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C0" mask="0x0000007F" name="C0"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C1" mask="0x00007F00" name="C1"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C2" mask="0x007F0000" name="C2"/>
          <bitfield caption="Color Space Conversion Red Component Offset" mask="0x01000000" name="Roff"/>
        </register>
        <register caption="ISI Color Space Conversion RGB To YCrCb Set 1 Register" name="ISI_R2Y_SET1" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C3" mask="0x0000007F" name="C3"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C4" mask="0x00007F00" name="C4"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C5" mask="0x007F0000" name="C5"/>
          <bitfield caption="Color Space Conversion Green Component Offset" mask="0x01000000" name="Goff"/>
        </register>
        <register caption="ISI Color Space Conversion RGB To YCrCb Set 2 Register" name="ISI_R2Y_SET2" offset="0x20" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C6" mask="0x0000007F" name="C6"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C7" mask="0x00007F00" name="C7"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C8" mask="0x007F0000" name="C8"/>
          <bitfield caption="Color Space Conversion Blue Component Offset" mask="0x01000000" name="Boff"/>
        </register>
        <register caption="ISI Control Register" name="ISI_CR" offset="0x24" rw="W" size="4">
          <bitfield caption="ISI Module Enable Request" mask="0x00000001" name="ISI_EN"/>
          <bitfield caption="ISI Module Disable Request" mask="0x00000002" name="ISI_DIS"/>
          <bitfield caption="ISI Software Reset Request" mask="0x00000004" name="ISI_SRST"/>
          <bitfield caption="ISI Codec Request" mask="0x00000100" name="ISI_CDC"/>
        </register>
        <register caption="ISI Status Register" name="ISI_SR" offset="0x28" rw="R" size="4">
          <bitfield caption="Module Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Module Disable Request has Terminated (cleared on read)" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Module Software Reset Request has Terminated (cleared on read)" mask="0x00000004" name="SRST"/>
          <bitfield caption="Pending Codec Request" mask="0x00000100" name="CDC_PND"/>
          <bitfield caption="Vertical Synchronization (cleared on read)" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer has Terminated (cleared on read)" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer has Terminated (cleared on read)" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Synchronization in Progress" mask="0x00080000" name="SIP"/>
          <bitfield caption="Preview Datapath Overflow (cleared on read)" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow (cleared on read)" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="CRC Synchronization Error (cleared on read)" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overrun (cleared on read)" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Enable Register" name="ISI_IER" offset="0x2C" rw="W" size="4">
          <bitfield caption="Disable Done Interrupt Enable" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Interrupt Enable" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization Interrupt Enable" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Done Interrupt Enable" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Done Interrupt Enable" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview Datapath Overflow Interrupt Enable" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow Interrupt Enable" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="Embedded Synchronization CRC Error Interrupt Enable" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overflow Interrupt Enable" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Disable Register" name="ISI_IDR" offset="0x30" rw="W" size="4">
          <bitfield caption="Disable Done Interrupt Disable" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Interrupt Disable" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization Interrupt Disable" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Done Interrupt Disable" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Done Interrupt Disable" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview Datapath Overflow Interrupt Disable" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow Interrupt Disable" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="Embedded Synchronization CRC Error Interrupt Disable" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overflow Interrupt Disable" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Mask Register" name="ISI_IMR" offset="0x34" rw="R" size="4">
          <bitfield caption="Module Disable Operation Completed" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Completed" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Completed" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Completed" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview FIFO Overflow" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec FIFO Overflow" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="CRC Synchronization Error" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overrun" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="DMA Channel Enable Register" name="ISI_DMA_CHER" offset="0x38" rw="W" size="4">
          <bitfield caption="Preview Channel Enable" mask="0x00000001" name="P_CH_EN"/>
          <bitfield caption="Codec Channel Enable" mask="0x00000002" name="C_CH_EN"/>
        </register>
        <register caption="DMA Channel Disable Register" name="ISI_DMA_CHDR" offset="0x3C" rw="W" size="4">
          <bitfield caption="Preview Channel Disable Request" mask="0x00000001" name="P_CH_DIS"/>
          <bitfield caption="Codec Channel Disable Request" mask="0x00000002" name="C_CH_DIS"/>
        </register>
        <register caption="DMA Channel Status Register" name="ISI_DMA_CHSR" offset="0x40" rw="R" size="4">
          <bitfield caption="Preview DMA Channel Status" mask="0x00000001" name="P_CH_S"/>
          <bitfield caption="Code DMA Channel Status" mask="0x00000002" name="C_CH_S"/>
        </register>
        <register caption="DMA Preview Base Address Register" name="ISI_DMA_P_ADDR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Preview Image Base Address" mask="0xFFFFFFFC" name="P_ADDR"/>
        </register>
        <register caption="DMA Preview Control Register" name="ISI_DMA_P_CTRL" offset="0x48" rw="RW" size="4">
          <bitfield caption="Descriptor Fetch Control Bit" mask="0x00000001" name="P_FETCH"/>
          <bitfield caption="Descriptor Writeback Control Bit" mask="0x00000002" name="P_WB"/>
          <bitfield caption="Transfer Done Flag Control" mask="0x00000004" name="P_IEN"/>
          <bitfield caption="Preview Transfer Done" mask="0x00000008" name="P_DONE"/>
        </register>
        <register caption="DMA Preview Descriptor Address Register" name="ISI_DMA_P_DSCR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Preview Descriptor Base Address" mask="0xFFFFFFFC" name="P_DSCR"/>
        </register>
        <register caption="DMA Codec Base Address Register" name="ISI_DMA_C_ADDR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Codec Image Base Address" mask="0xFFFFFFFC" name="C_ADDR"/>
        </register>
        <register caption="DMA Codec Control Register" name="ISI_DMA_C_CTRL" offset="0x54" rw="RW" size="4">
          <bitfield caption="Descriptor Fetch Control Bit" mask="0x00000001" name="C_FETCH"/>
          <bitfield caption="Descriptor Writeback Control Bit" mask="0x00000002" name="C_WB"/>
          <bitfield caption="Transfer Done Flag Control" mask="0x00000004" name="C_IEN"/>
          <bitfield caption="Codec Transfer Done" mask="0x00000008" name="C_DONE"/>
        </register>
        <register caption="DMA Codec Descriptor Address Register" name="ISI_DMA_C_DSCR" offset="0x58" rw="RW" size="4">
          <bitfield caption="Codec Descriptor Base Address" mask="0xFFFFFFFC" name="C_DSCR"/>
        </register>
        <register caption="Write Protection Mode Register" name="ISI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key Password" mask="0xFFFFFF00" name="WPKEY" values="ISI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ISI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Threshold Mask" name="ISI_CFG1__THMASK">
        <value caption="Only 4 beats AHB burst allowed" name="BEATS_4" value="0x0"/>
        <value caption="Only 4 and 8 beats AHB burst allowed" name="BEATS_8" value="0x1"/>
        <value caption="4, 8 and 16 beats AHB burst allowed" name="BEATS_16" value="0x2"/>
      </value-group>
      <value-group caption="YCrCb Format Swap Mode" name="ISI_CFG2__YCC_SWAP">
        <value caption="Byte 0 Cb(i) Byte 1 Y(i) Byte 2 Cr(i) Byte 3 Y(i+1)" name="DEFAULT" value="0x0"/>
        <value caption="Byte 0 Cr(i) Byte 1 Y(i) Byte 2 Cb(i) Byte 3 Y(i+1)" name="MODE1" value="0x1"/>
        <value caption="Byte 0 Y(i) Byte 1 Cb(i) Byte 2 Y(i+1) Byte 3 Cr(i)" name="MODE2" value="0x2"/>
        <value caption="Byte 0 Y(i) Byte 1 Cr(i) Byte 2 Y(i+1) Byte 3 Cb(i)" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="RGB Pixel Mapping Configuration" name="ISI_CFG2__RGB_CFG">
        <value caption="Byte 0 R/G(MSB) Byte 1 G(LSB)/B Byte 2 R/G(MSB) Byte 3 G(LSB)/B" name="DEFAULT" value="0x0"/>
        <value caption="Byte 0 B/G(MSB) Byte 1 G(LSB)/R Byte 2 B/G(MSB) Byte 3 G(LSB)/R" name="MODE1" value="0x1"/>
        <value caption="Byte 0 G(LSB)/R Byte 1 B/G(MSB) Byte 2 G(LSB)/R Byte 3 B/G(MSB)" name="MODE2" value="0x2"/>
        <value caption="Byte 0 G(LSB)/B Byte 1 R/G(MSB) Byte 2 G(LSB)/B Byte 3 R/G(MSB)" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key Password" name="ISI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x495349"/>
      </value-group>
    </module>
    <module caption="LCD Controller" name="LCDC" id="11062" version="V">
      <register-group name="LCDC">
        <register caption="LCD Controller Configuration Register 0" name="LCDC_LCDCFG0" offset="0x00000000" rw="RW" size="4">
          <bitfield caption="LCD Controller Clock Polarity" mask="0x00000001" name="CLKPOL"/>
          <bitfield caption="LCD Controller PWM Clock Source Selection" mask="0x00000008" name="CLKPWMSEL"/>
          <bitfield caption="Clock Gating Disable Control for the Base Layer" mask="0x00000100" name="CGDISBASE"/>
          <bitfield caption="Clock Gating Disable Control for the Overlay 1 Layer" mask="0x00000200" name="CGDISOVR1"/>
          <bitfield caption="Clock Gating Disable Control for the Overlay 2 Layer" mask="0x00000400" name="CGDISOVR2"/>
          <bitfield caption="Clock Gating Disable Control for the High-End Overlay" mask="0x00000800" name="CGDISHEO"/>
          <bitfield caption="LCD Controller Clock Divider" mask="0x00FF0000" name="CLKDIV"/>
        </register>
        <register caption="LCD Controller Configuration Register 1" name="LCDC_LCDCFG1" offset="0x00000004" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Pulse Width" mask="0x000003FF" name="HSPW"/>
          <bitfield caption="Vertical Synchronization Pulse Width" mask="0x03FF0000" name="VSPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 2" name="LCDC_LCDCFG2" offset="0x00000008" rw="RW" size="4">
          <bitfield caption="Vertical Front Porch Width" mask="0x000003FF" name="VFPW"/>
          <bitfield caption="Vertical Back Porch Width" mask="0x03FF0000" name="VBPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 3" name="LCDC_LCDCFG3" offset="0x0000000C" rw="RW" size="4">
          <bitfield caption="Horizontal Front Porch Width" mask="0x000003FF" name="HFPW"/>
          <bitfield caption="Horizontal Back Porch Width" mask="0x03FF0000" name="HBPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 4" name="LCDC_LCDCFG4" offset="0x00000010" rw="RW" size="4">
          <bitfield caption="Number of Pixels Per Line" mask="0x000007FF" name="PPL"/>
          <bitfield caption="Number of Active Row Per Frame" mask="0x07FF0000" name="RPF"/>
        </register>
        <register caption="LCD Controller Configuration Register 5" name="LCDC_LCDCFG5" offset="0x00000014" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Pulse Polarity" mask="0x00000001" name="HSPOL"/>
          <bitfield caption="Vertical Synchronization Pulse Polarity" mask="0x00000002" name="VSPOL"/>
          <bitfield caption="Vertical Synchronization Pulse Start" mask="0x00000004" name="VSPDLYS"/>
          <bitfield caption="Vertical Synchronization Pulse End" mask="0x00000008" name="VSPDLYE"/>
          <bitfield caption="Display Signal Polarity" mask="0x00000010" name="DISPPOL"/>
          <bitfield caption="LCD Controller Dithering" mask="0x00000040" name="DITHER"/>
          <bitfield caption="LCD Controller Display Power Signal Synchronization" mask="0x00000080" name="DISPDLY"/>
          <bitfield caption="LCD Controller Output Mode" mask="0x00000300" name="MODE" values="LCDC_LCDCFG5__MODE"/>
          <bitfield caption="LCD Controller Vertical synchronization Pulse Setup Configuration" mask="0x00001000" name="VSPSU"/>
          <bitfield caption="LCD Controller Vertical synchronization Pulse Hold Configuration" mask="0x00002000" name="VSPHO"/>
          <bitfield caption="LCD DISPLAY Guard Time" mask="0x00FF0000" name="GUARDTIME"/>
        </register>
        <register caption="LCD Controller Configuration Register 6" name="LCDC_LCDCFG6" offset="0x00000018" rw="RW" size="4">
          <bitfield caption="PWM Clock Prescaler" mask="0x00000007" name="PWMPS" values="LCDC_LCDCFG6__PWMPS"/>
          <bitfield caption="LCD Controller PWM Signal Polarity" mask="0x00000010" name="PWMPOL"/>
          <bitfield caption="LCD Controller PWM Compare Value" mask="0x0000FF00" name="PWMCVAL"/>
        </register>
        <register caption="LCD Controller Configuration Register 7" name="LCDC_LCDCFG7" offset="0x0000001C" rw="RW" size="4">
          <bitfield caption="Row Identifier For Row Interrupt Signal" mask="0x000007FF" name="ROW"/>
        </register>
        <register caption="LCD Controller Enable Register" name="LCDC_LCDEN" offset="0x00000020" rw="W" size="4">
          <bitfield caption="LCD Controller Pixel Clock Enable" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Enable" mask="0x00000002" name="SYNCEN"/>
          <bitfield caption="LCD Controller DISP Signal Enable" mask="0x00000004" name="DISPEN"/>
          <bitfield caption="LCD Controller Pulse Width Modulation Enable" mask="0x00000008" name="PWMEN"/>
        </register>
        <register caption="LCD Controller Disable Register" name="LCDC_LCDDIS" offset="0x00000024" rw="W" size="4">
          <bitfield caption="LCD Controller Pixel Clock Disable" mask="0x00000001" name="CLKDIS"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Disable" mask="0x00000002" name="SYNCDIS"/>
          <bitfield caption="LCD Controller DISP Signal Disable" mask="0x00000004" name="DISPDIS"/>
          <bitfield caption="LCD Controller Pulse Width Modulation Disable" mask="0x00000008" name="PWMDIS"/>
          <bitfield caption="LCD Controller Clock Reset" mask="0x00000100" name="CLKRST"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Reset" mask="0x00000200" name="SYNCRST"/>
          <bitfield caption="LCD Controller DISP Signal Reset" mask="0x00000400" name="DISPRST"/>
          <bitfield caption="LCD Controller PWM Reset" mask="0x00000800" name="PWMRST"/>
        </register>
        <register caption="LCD Controller Status Register" name="LCDC_LCDSR" offset="0x00000028" rw="R" size="4">
          <bitfield caption="Clock Status" mask="0x00000001" name="CLKSTS"/>
          <bitfield caption="LCD Controller Synchronization status" mask="0x00000002" name="LCDSTS"/>
          <bitfield caption="LCD Controller DISP Signal Status" mask="0x00000004" name="DISPSTS"/>
          <bitfield caption="LCD Controller PWM Signal Status" mask="0x00000008" name="PWMSTS"/>
          <bitfield caption="Synchronization In Progress" mask="0x00000010" name="SIPSTS"/>
        </register>
        <register caption="LCD Controller Interrupt Enable Register" name="LCDC_LCDIER" offset="0x0000002C" rw="W" size="4">
          <bitfield caption="Start of Frame Interrupt Enable" mask="0x00000001" name="SOFIE"/>
          <bitfield caption="LCD Disable Interrupt Enable" mask="0x00000002" name="DISIE"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Enable" mask="0x00000004" name="DISPIE"/>
          <bitfield caption="Row Interrupt Enable" mask="0x00000008" name="ROWIE"/>
          <bitfield caption="Output FIFO Error Interrupt Enable" mask="0x00000010" name="FIFOERRIE"/>
          <bitfield caption="Base Layer Interrupt Enable" mask="0x00000100" name="BASEIE"/>
          <bitfield caption="Overlay 1 Interrupt Enable" mask="0x00000200" name="OVR1IE"/>
          <bitfield caption="Overlay 2 Interrupt Enable" mask="0x00000400" name="OVR2IE"/>
          <bitfield caption="High-End Overlay Interrupt Enable" mask="0x00000800" name="HEOIE"/>
        </register>
        <register caption="LCD Controller Interrupt Disable Register" name="LCDC_LCDIDR" offset="0x00000030" rw="W" size="4">
          <bitfield caption="Start of Frame Interrupt Disable" mask="0x00000001" name="SOFID"/>
          <bitfield caption="LCD Disable Interrupt Disable" mask="0x00000002" name="DISID"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Disable" mask="0x00000004" name="DISPID"/>
          <bitfield caption="Row Interrupt Disable" mask="0x00000008" name="ROWID"/>
          <bitfield caption="Output FIFO Error Interrupt Disable" mask="0x00000010" name="FIFOERRID"/>
          <bitfield caption="Base Layer Interrupt Disable" mask="0x00000100" name="BASEID"/>
          <bitfield caption="Overlay 1 Interrupt Disable" mask="0x00000200" name="OVR1ID"/>
          <bitfield caption="Overlay 2 Interrupt Disable" mask="0x00000400" name="OVR2ID"/>
          <bitfield caption="High-End Overlay Interrupt Disable" mask="0x00000800" name="HEOID"/>
        </register>
        <register caption="LCD Controller Interrupt Mask Register" name="LCDC_LCDIMR" offset="0x00000034" rw="R" size="4">
          <bitfield caption="Start of Frame Interrupt Mask" mask="0x00000001" name="SOFIM"/>
          <bitfield caption="LCD Disable Interrupt Mask" mask="0x00000002" name="DISIM"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Mask" mask="0x00000004" name="DISPIM"/>
          <bitfield caption="Row Interrupt Mask" mask="0x00000008" name="ROWIM"/>
          <bitfield caption="Output FIFO Error Interrupt Mask" mask="0x00000010" name="FIFOERRIM"/>
          <bitfield caption="Base Layer Interrupt Mask" mask="0x00000100" name="BASEIM"/>
          <bitfield caption="Overlay 1 Interrupt Mask" mask="0x00000200" name="OVR1IM"/>
          <bitfield caption="Overlay 2 Interrupt Mask" mask="0x00000400" name="OVR2IM"/>
          <bitfield caption="High-End Overlay Interrupt Mask" mask="0x00000800" name="HEOIM"/>
        </register>
        <register caption="LCD Controller Interrupt Status Register" name="LCDC_LCDISR" offset="0x00000038" rw="R" size="4">
          <bitfield caption="Start of Frame Interrupt Status" mask="0x00000001" name="SOF"/>
          <bitfield caption="LCD Disable Interrupt Status" mask="0x00000002" name="DIS"/>
          <bitfield caption="Powerup/Powerdown Sequence Terminated Interrupt Status" mask="0x00000004" name="DISP"/>
          <bitfield caption="Row Interrupt Status" mask="0x00000008" name="ROW"/>
          <bitfield caption="Output FIFO Error" mask="0x00000010" name="FIFOERR"/>
          <bitfield caption="Base Layer Raw Interrupt Status" mask="0x00000100" name="BASE"/>
          <bitfield caption="Overlay 1 Raw Interrupt Status" mask="0x00000200" name="OVR1"/>
          <bitfield caption="Overlay 2 Raw Interrupt Status" mask="0x00000400" name="OVR2"/>
          <bitfield caption="High-End Overlay Raw Interrupt Status" mask="0x00000800" name="HEO"/>
        </register>
        <register caption="LCD Controller Attribute Register" name="LCDC_ATTR" offset="0x0000003C" rw="W" size="4">
          <bitfield caption="Base Layer Update Attribute" mask="0x00000001" name="BASE"/>
          <bitfield caption="Overlay 1 Update Attribute" mask="0x00000002" name="OVR1"/>
          <bitfield caption="Overlay 2 Update Attribute" mask="0x00000004" name="OVR2"/>
          <bitfield caption="High-End Overlay Update Attribute" mask="0x00000008" name="HEO"/>
          <bitfield caption="Base Layer Update Add To Queue" mask="0x00000100" name="BASEA2Q"/>
          <bitfield caption="Overlay 1 Update Add To Queue" mask="0x00000200" name="OVR1A2Q"/>
          <bitfield caption="Overlay 2 Update Add to Queue" mask="0x00000400" name="OVR2A2Q"/>
          <bitfield caption="High-End Overlay Update Add To Queue" mask="0x00000800" name="HEOA2Q"/>
        </register>
        <register caption="LCD Controller QoS Configuration Register" name="LCDC_QOSCFG" offset="0x00000040" rw="RW" size="4">
          <bitfield caption="Quality Of Service Lock" mask="0x00000001" name="QOSLOCK"/>
          <bitfield caption="Quality Of Service for 0 to 1 Transition" mask="0x00000030" name="QOS1CFG"/>
          <bitfield caption="Quality Of Service for 1 to 2 Transition" mask="0x00000300" name="QOS2CFG"/>
          <bitfield caption="Quality Of Service for 2 to 3 Transition" mask="0x00003000" name="QOS3CFG"/>
        </register>
        <register caption="LCD Controller QoS 1 Metrics Register" name="LCDC_QOS1M" offset="0x00000044" rw="R" size="4">
          <bitfield caption="Metrics QoS 1" mask="0x000FFFFF" name="MET1"/>
        </register>
        <register caption="LCD Controller QoS 2 Metrics Register" name="LCDC_QOS2M" offset="0x00000048" rw="R" size="4">
          <bitfield caption="Metrics QoS 2" mask="0x000FFFFF" name="MET2"/>
        </register>
        <register caption="LCD Controller QoS 3 Metrics Register" name="LCDC_QOS3M" offset="0x0000004C" rw="R" size="4">
          <bitfield caption="Metrics QoS 3" mask="0x000FFFFF" name="MET3"/>
        </register>
        <register caption="LCD Controller QoS Min FIFO Level Register" name="LCDC_QOSMIN" offset="0x00000050" rw="R" size="4">
          <bitfield caption="Minimum FIFO Level" mask="0x000001FF" name="LEVEL"/>
        </register>
        <register caption="Base Layer Channel Enable Register" name="LCDC_BASECHER" offset="0x00000060" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Base Layer Channel Disable Register" name="LCDC_BASECHDR" offset="0x00000064" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Base Layer Channel Status Register" name="LCDC_BASECHSR" offset="0x00000068" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Base Layer Interrupt Enable Register" name="LCDC_BASEIER" offset="0x0000006C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Disabled Register" name="LCDC_BASEIDR" offset="0x00000070" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Mask Register" name="LCDC_BASEIMR" offset="0x00000074" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Status Register" name="LCDC_BASEISR" offset="0x00000078" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base DMA Head Register" name="LCDC_BASEHEAD" offset="0x0000007C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Base DMA Address Register" name="LCDC_BASEADDR" offset="0x00000080" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Base DMA Control Register" name="LCDC_BASECTRL" offset="0x00000084" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Base DMA Next Register" name="LCDC_BASENEXT" offset="0x00000088" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Base Layer Configuration Register 0" name="LCDC_BASECFG0" offset="0x0000008C" rw="RW" size="4">
          <bitfield caption="System Bus Burst Length" mask="0x00000030" name="BLEN" values="LCDC_BASECFG0__BLEN"/>
          <bitfield caption="defined length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
        </register>
        <register caption="Base Layer Configuration Register 1" name="LCDC_BASECFG1" offset="0x00000090" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_BASECFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_BASECFG1__CLUTMODE"/>
        </register>
        <register caption="Base Layer Configuration Register 2" name="LCDC_BASECFG2" offset="0x00000094" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Base Layer Configuration Register 3" name="LCDC_BASECFG3" offset="0x00000098" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Base Layer Configuration Register 4" name="LCDC_BASECFG4" offset="0x0000009C" rw="RW" size="4">
          <bitfield caption="Use DMA Data Path" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Discard Area Enable" mask="0x00000800" name="DISCEN"/>
        </register>
        <register caption="Base Layer Configuration Register 5" name="LCDC_BASECFG5" offset="0x000000A0" rw="RW" size="4">
          <bitfield caption="Discard Area Horizontal Coordinate" mask="0x000007FF" name="DISCXPOS"/>
          <bitfield caption="Discard Area Vertical Coordinate" mask="0x07FF0000" name="DISCYPOS"/>
        </register>
        <register caption="Base Layer Configuration Register 6" name="LCDC_BASECFG6" offset="0x000000A4" rw="RW" size="4">
          <bitfield caption="Discard Area Horizontal Size" mask="0x000007FF" name="DISCXSIZE"/>
          <bitfield caption="Discard Area Vertical Size" mask="0x07FF0000" name="DISCYSIZE"/>
        </register>
        <register caption="Overlay 1 Channel Enable Register" name="LCDC_OVR1CHER" offset="0x00000160" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Overlay 1 Channel Disable Register" name="LCDC_OVR1CHDR" offset="0x00000164" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Overlay 1 Channel Status Register" name="LCDC_OVR1CHSR" offset="0x00000168" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Overlay 1 Interrupt Enable Register" name="LCDC_OVR1IER" offset="0x0000016C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Disable Register" name="LCDC_OVR1IDR" offset="0x00000170" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Mask Register" name="LCDC_OVR1IMR" offset="0x00000174" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Status Register" name="LCDC_OVR1ISR" offset="0x00000178" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 DMA Head Register" name="LCDC_OVR1HEAD" offset="0x0000017C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Overlay 1 DMA Address Register" name="LCDC_OVR1ADDR" offset="0x00000180" rw="RW" size="4">
          <bitfield caption="DMA Transfer Overlay 1 Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Overlay 1 DMA Control Register" name="LCDC_OVR1CTRL" offset="0x00000184" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Overlay 1 DMA Next Register" name="LCDC_OVR1NEXT" offset="0x00000188" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Overlay 1 Configuration Register 0" name="LCDC_OVR1CFG0" offset="0x0000018C" rw="RW" size="4">
          <bitfield caption="System Bus Burst Length" mask="0x00000030" name="BLEN" values="LCDC_OVR1CFG0__BLEN"/>
          <bitfield caption="defined length Burst Only for Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="Overlay 1 Configuration Register 1" name="LCDC_OVR1CFG1" offset="0x00000190" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_OVR1CFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_OVR1CFG1__CLUTMODE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 2" name="LCDC_OVR1CFG2" offset="0x00000194" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="Overlay 1 Configuration Register 3" name="LCDC_OVR1CFG3" offset="0x00000198" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 4" name="LCDC_OVR1CFG4" offset="0x0000019C" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 5" name="LCDC_OVR1CFG5" offset="0x000001A0" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 6" name="LCDC_OVR1CFG6" offset="0x000001A4" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Overlay 1 Configuration Register 7" name="LCDC_OVR1CFG7" offset="0x000001A8" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="Overlay 1 Configuration Register 8" name="LCDC_OVR1CFG8" offset="0x000001AC" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="Overlay 1 Configuration Register 9" name="LCDC_OVR1CFG9" offset="0x000001B0" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="Overlay 2 Channel Enable Register" name="LCDC_OVR2CHER" offset="0x00000260" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Overlay 2 Channel Disable Register" name="LCDC_OVR2CHDR" offset="0x00000264" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Overlay 2 Channel Status Register" name="LCDC_OVR2CHSR" offset="0x00000268" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Overlay 2 Interrupt Enable Register" name="LCDC_OVR2IER" offset="0x0000026C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Disable Register" name="LCDC_OVR2IDR" offset="0x00000270" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Mask Register" name="LCDC_OVR2IMR" offset="0x00000274" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Status Register" name="LCDC_OVR2ISR" offset="0x00000278" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 DMA Head Register" name="LCDC_OVR2HEAD" offset="0x0000027C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Overlay 2 DMA Address Register" name="LCDC_OVR2ADDR" offset="0x00000280" rw="RW" size="4">
          <bitfield caption="DMA Transfer Overlay 2 Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Overlay 2 DMA Control Register" name="LCDC_OVR2CTRL" offset="0x00000284" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Overlay 2 DMA Next Register" name="LCDC_OVR2NEXT" offset="0x00000288" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Overlay 2 Configuration Register 0" name="LCDC_OVR2CFG0" offset="0x0000028C" rw="RW" size="4">
          <bitfield caption="System Bus Burst Length" mask="0x00000030" name="BLEN" values="LCDC_OVR2CFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="Overlay 2 Configuration Register 1" name="LCDC_OVR2CFG1" offset="0x00000290" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_OVR2CFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_OVR2CFG1__CLUTMODE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 2" name="LCDC_OVR2CFG2" offset="0x00000294" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="Overlay 2 Configuration Register 3" name="LCDC_OVR2CFG3" offset="0x00000298" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 4" name="LCDC_OVR2CFG4" offset="0x0000029C" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 5" name="LCDC_OVR2CFG5" offset="0x000002A0" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 6" name="LCDC_OVR2CFG6" offset="0x000002A4" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Overlay 2 Configuration Register 7" name="LCDC_OVR2CFG7" offset="0x000002A8" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="Overlay 2 Configuration Register 8" name="LCDC_OVR2CFG8" offset="0x000002AC" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="Overlay 2 Configuration Register 9" name="LCDC_OVR2CFG9" offset="0x000002B0" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="High-End Overlay Channel Enable Register" name="LCDC_HEOCHER" offset="0x00000360" rw="W" size="4">
          <bitfield caption="Channel Enable" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="High-End Overlay Channel Disable Register" name="LCDC_HEOCHDR" offset="0x00000364" rw="W" size="4">
          <bitfield caption="Channel Disable" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="High-End Overlay Channel Status Register" name="LCDC_HEOCHSR" offset="0x00000368" rw="R" size="4">
          <bitfield caption="Channel Status" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="High-End Overlay Interrupt Enable Register" name="LCDC_HEOIER" offset="0x0000036C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Interrupt Enable" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Interrupt Enable" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Interrupt Enable" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List for U or UV Chrominance Interrupt Enable" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow for U or UV Chrominance Interrupt Enable" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA for V Chrominance Transfer Interrupt Enable" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Interrupt Enable" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Interrupt Enable" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Interrupt Enable" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Interrupt Enable" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay Interrupt Disable Register" name="LCDC_HEOIDR" offset="0x00000370" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Component Interrupt Disable" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Component Interrupt Disable" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Component Interrupt Disable" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List Interrupt for U or UV Chrominance Component Disable" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow Interrupt for U or UV Chrominance Component Disable" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Chrominance Component Interrupt Disable" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Component Interrupt Disable" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Component Interrupt Disable" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Component Interrupt Disable" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Component Interrupt Disable" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay Interrupt Mask Register" name="LCDC_HEOIMR" offset="0x00000374" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Component Interrupt Mask" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Component Interrupt Mask" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Component Mask" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List for U or UV Chrominance Component Mask" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow for U Chrominance Interrupt Mask" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Chrominance Component Interrupt Mask" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Component Interrupt Mask" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Component Mask" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Component Mask" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Interrupt Mask" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay Interrupt Status Register" name="LCDC_HEOISR" offset="0x00000378" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U Component" mask="0x00000400" name="UDMA"/>
          <bitfield caption="DMA Descriptor Loaded for U Component" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U Component" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List Detected for U Component" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow Detected for U Component" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Component" mask="0x00040000" name="VDMA"/>
          <bitfield caption="DMA Descriptor Loaded for V Component" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Component" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List Detected for V Component" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow Detected for V Component" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High-End Overlay DMA Head Register" name="LCDC_HEOHEAD" offset="0x0000037C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="High-End Overlay DMA Address Register" name="LCDC_HEOADDR" offset="0x00000380" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="High-End Overlay DMA Control Register" name="LCDC_HEOCTRL" offset="0x00000384" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="High-End Overlay DMA Next Register" name="LCDC_HEONEXT" offset="0x00000388" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Head Register" name="LCDC_HEOUHEAD" offset="0x0000038C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFF" name="UHEAD"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Address Register" name="LCDC_HEOUADDR" offset="0x00000390" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address for U or UV Chrominance" mask="0xFFFFFFFF" name="UADDR"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Control Register" name="LCDC_HEOUCTRL" offset="0x00000394" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="UDFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="UDMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="UDSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="UADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="UDONEIEN"/>
        </register>
        <register caption="High-End Overlay U-UV DMA Next Register" name="LCDC_HEOUNEXT" offset="0x00000398" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="UNEXT"/>
        </register>
        <register caption="High-End Overlay V DMA Head Register" name="LCDC_HEOVHEAD" offset="0x0000039C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFF" name="VHEAD"/>
        </register>
        <register caption="High-End Overlay V DMA Address Register" name="LCDC_HEOVADDR" offset="0x000003A0" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address for V Chrominance" mask="0xFFFFFFFF" name="VADDR"/>
        </register>
        <register caption="High-End Overlay V DMA Control Register" name="LCDC_HEOVCTRL" offset="0x000003A4" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="VDFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="VDMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="VDSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="VADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="VDONEIEN"/>
        </register>
        <register caption="High-End Overlay V DMA Next Register" name="LCDC_HEOVNEXT" offset="0x000003A8" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="VNEXT"/>
        </register>
        <register caption="High-End Overlay Configuration Register 0" name="LCDC_HEOCFG0" offset="0x000003AC" rw="RW" size="4">
          <bitfield caption="System Bus Burst Length" mask="0x00000030" name="BLEN" values="LCDC_HEOCFG0__BLEN"/>
          <bitfield caption="System Bus Burst Length for U-V Channel" mask="0x000000C0" name="BLENUV" values="LCDC_HEOCFG0__BLENUV"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="High-End Overlay Configuration Register 1" name="LCDC_HEOCFG1" offset="0x000003B0" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="YUV Color Space Enable" mask="0x00000002" name="YUVEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_HEOCFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_HEOCFG1__CLUTMODE"/>
          <bitfield caption="YUV Mode Input Selection" mask="0x0000F000" name="YUVMODE"/>
          <bitfield caption="YUV 4:2:2 Rotation" mask="0x00010000" name="YUV422ROT"/>
          <bitfield caption="YUV 4:2:2 Swap" mask="0x00020000" name="YUV422SWP"/>
          <bitfield caption="Down Scaling Bandwidth Optimization" mask="0x00100000" name="DSCALEOPT"/>
        </register>
        <register caption="High-End Overlay Configuration Register 2" name="LCDC_HEOCFG2" offset="0x000003B4" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="High-End Overlay Configuration Register 3" name="LCDC_HEOCFG3" offset="0x000003B8" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 4" name="LCDC_HEOCFG4" offset="0x000003BC" rw="RW" size="4">
          <bitfield caption="Horizontal image Size in Memory" mask="0x000007FF" name="XMEMSIZE"/>
          <bitfield caption="Vertical image Size in Memory" mask="0x07FF0000" name="YMEMSIZE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 5" name="LCDC_HEOCFG5" offset="0x000003C0" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 6" name="LCDC_HEOCFG6" offset="0x000003C4" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 7" name="LCDC_HEOCFG7" offset="0x000003C8" rw="RW" size="4">
          <bitfield caption="UV Horizontal Stride" mask="0xFFFFFFFF" name="UVXSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 8" name="LCDC_HEOCFG8" offset="0x000003CC" rw="RW" size="4">
          <bitfield caption="UV Pixel Stride" mask="0xFFFFFFFF" name="UVPSTRIDE"/>
        </register>
        <register caption="High-End Overlay Configuration Register 9" name="LCDC_HEOCFG9" offset="0x000003D0" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 10" name="LCDC_HEOCFG10" offset="0x000003D4" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="High-End Overlay Configuration Register 11" name="LCDC_HEOCFG11" offset="0x000003D8" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="High-End Overlay Configuration Register 12" name="LCDC_HEOCFG12" offset="0x000003DC" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Video Priority" mask="0x00001000" name="VIDPRI"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="High-End Overlay Configuration Register 13" name="LCDC_HEOCFG13" offset="0x000003E0" rw="RW" size="4">
          <bitfield caption="Horizontal Scaling Factor" mask="0x00003FFF" name="XFACTOR"/>
          <bitfield caption="Vertical Scaling Factor" mask="0x3FFF0000" name="YFACTOR"/>
          <bitfield caption="Hardware Scaler Enable" mask="0x80000000" name="SCALEN"/>
        </register>
        <register caption="High-End Overlay Configuration Register 14" name="LCDC_HEOCFG14" offset="0x000003E4" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Red Component 1:2:7 format" mask="0x000003FF" name="CSCRY"/>
          <bitfield caption="Color Space Conversion U coefficient for Red Component 1:2:7 format" mask="0x000FFC00" name="CSCRU"/>
          <bitfield caption="Color Space Conversion V coefficient for Red Component 1:2:7 format" mask="0x3FF00000" name="CSCRV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCYOFF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 15" name="LCDC_HEOCFG15" offset="0x000003E8" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Green Component 1:2:7 format" mask="0x000003FF" name="CSCGY"/>
          <bitfield caption="Color Space Conversion U coefficient for Green Component 1:2:7 format" mask="0x000FFC00" name="CSCGU"/>
          <bitfield caption="Color Space Conversion V coefficient for Green Component 1:2:7 format" mask="0x3FF00000" name="CSCGV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCUOFF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 16" name="LCDC_HEOCFG16" offset="0x000003EC" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Blue Component 1:2:7 format" mask="0x000003FF" name="CSCBY"/>
          <bitfield caption="Color Space Conversion U coefficient for Blue Component 1:2:7 format" mask="0x000FFC00" name="CSCBU"/>
          <bitfield caption="Color Space Conversion V coefficient for Blue Component 1:2:7 format" mask="0x3FF00000" name="CSCBV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCVOFF"/>
        </register>
        <register caption="High-End Overlay Configuration Register 17" name="LCDC_HEOCFG17" offset="0x000003F0" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 0 tap 0" mask="0x000000FF" name="XPHI0COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 1" mask="0x0000FF00" name="XPHI0COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 2" mask="0x00FF0000" name="XPHI0COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 3" mask="0xFF000000" name="XPHI0COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 18" name="LCDC_HEOCFG18" offset="0x000003F4" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 0 tap 4" mask="0x000000FF" name="XPHI0COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 19" name="LCDC_HEOCFG19" offset="0x000003F8" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 1 tap 0" mask="0x000000FF" name="XPHI1COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 1" mask="0x0000FF00" name="XPHI1COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 2" mask="0x00FF0000" name="XPHI1COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 3" mask="0xFF000000" name="XPHI1COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 20" name="LCDC_HEOCFG20" offset="0x000003FC" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 1 tap 4" mask="0x000000FF" name="XPHI1COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 21" name="LCDC_HEOCFG21" offset="0x00000400" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 2 tap 0" mask="0x000000FF" name="XPHI2COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 1" mask="0x0000FF00" name="XPHI2COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 2" mask="0x00FF0000" name="XPHI2COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 3" mask="0xFF000000" name="XPHI2COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 22" name="LCDC_HEOCFG22" offset="0x00000404" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 2 tap 4" mask="0x000000FF" name="XPHI2COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 23" name="LCDC_HEOCFG23" offset="0x00000408" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 3 tap 0" mask="0x000000FF" name="XPHI3COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 1" mask="0x0000FF00" name="XPHI3COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 2" mask="0x00FF0000" name="XPHI3COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 3" mask="0xFF000000" name="XPHI3COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 24" name="LCDC_HEOCFG24" offset="0x0000040C" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 3 tap 4" mask="0x000000FF" name="XPHI3COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 25" name="LCDC_HEOCFG25" offset="0x00000410" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 4 tap 0" mask="0x000000FF" name="XPHI4COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 1" mask="0x0000FF00" name="XPHI4COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 2" mask="0x00FF0000" name="XPHI4COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 3" mask="0xFF000000" name="XPHI4COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 26" name="LCDC_HEOCFG26" offset="0x00000414" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 4 tap 4" mask="0x000000FF" name="XPHI4COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 27" name="LCDC_HEOCFG27" offset="0x00000418" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 5 tap 0" mask="0x000000FF" name="XPHI5COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 1" mask="0x0000FF00" name="XPHI5COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 2" mask="0x00FF0000" name="XPHI5COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 3" mask="0xFF000000" name="XPHI5COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 28" name="LCDC_HEOCFG28" offset="0x0000041C" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 5 tap 4" mask="0x000000FF" name="XPHI5COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 29" name="LCDC_HEOCFG29" offset="0x00000420" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 6 tap 0" mask="0x000000FF" name="XPHI6COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 1" mask="0x0000FF00" name="XPHI6COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 2" mask="0x00FF0000" name="XPHI6COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 3" mask="0xFF000000" name="XPHI6COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 30" name="LCDC_HEOCFG30" offset="0x00000424" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 6 tap 4" mask="0x000000FF" name="XPHI6COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 31" name="LCDC_HEOCFG31" offset="0x00000428" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 7 tap 0" mask="0x000000FF" name="XPHI7COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 1" mask="0x0000FF00" name="XPHI7COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 2" mask="0x00FF0000" name="XPHI7COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 3" mask="0xFF000000" name="XPHI7COEFF3"/>
        </register>
        <register caption="High-End Overlay Configuration Register 32" name="LCDC_HEOCFG32" offset="0x0000042C" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 7 tap 4" mask="0x000000FF" name="XPHI7COEFF4"/>
        </register>
        <register caption="High-End Overlay Configuration Register 33" name="LCDC_HEOCFG33" offset="0x00000430" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 0 tap 0" mask="0x000000FF" name="YPHI0COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 0 tap 1" mask="0x0000FF00" name="YPHI0COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 0 tap 2" mask="0x00FF0000" name="YPHI0COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 34" name="LCDC_HEOCFG34" offset="0x00000434" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 1 tap 0" mask="0x000000FF" name="YPHI1COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 1 tap 1" mask="0x0000FF00" name="YPHI1COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 1 tap 2" mask="0x00FF0000" name="YPHI1COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 35" name="LCDC_HEOCFG35" offset="0x00000438" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 2 tap 0" mask="0x000000FF" name="YPHI2COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 2 tap 1" mask="0x0000FF00" name="YPHI2COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 2 tap 2" mask="0x00FF0000" name="YPHI2COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 36" name="LCDC_HEOCFG36" offset="0x0000043C" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 3 tap 0" mask="0x000000FF" name="YPHI3COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 3 tap 1" mask="0x0000FF00" name="YPHI3COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 3 tap 2" mask="0x00FF0000" name="YPHI3COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 37" name="LCDC_HEOCFG37" offset="0x00000440" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 4 tap 0" mask="0x000000FF" name="YPHI4COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 4 tap 1" mask="0x0000FF00" name="YPHI4COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 4 tap 2" mask="0x00FF0000" name="YPHI4COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 38" name="LCDC_HEOCFG38" offset="0x00000444" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 5 tap 0" mask="0x000000FF" name="YPHI5COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 5 tap 1" mask="0x0000FF00" name="YPHI5COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 5 tap 2" mask="0x00FF0000" name="YPHI5COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 39" name="LCDC_HEOCFG39" offset="0x00000448" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 6 tap 0" mask="0x000000FF" name="YPHI6COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 6 tap 1" mask="0x0000FF00" name="YPHI6COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 6 tap 2" mask="0x00FF0000" name="YPHI6COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 40" name="LCDC_HEOCFG40" offset="0x0000044C" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 7 tap 0" mask="0x000000FF" name="YPHI7COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 7 tap 1" mask="0x0000FF00" name="YPHI7COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 7 tap 2" mask="0x00FF0000" name="YPHI7COEFF2"/>
        </register>
        <register caption="High-End Overlay Configuration Register 41" name="LCDC_HEOCFG41" offset="0x00000450" rw="RW" size="4">
          <bitfield caption="Horizontal Filter Phase Offset" mask="0x00000007" name="XPHIDEF"/>
          <bitfield caption="Vertical Filter Phase Offset" mask="0x00070000" name="YPHIDEF"/>
        </register>
        <register caption="Base CLUT Register" name="LCDC_BASECLUT" offset="0x00000600" rw="RW" size="4" count="256">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register" name="LCDC_OVR1CLUT" offset="0x00000A00" rw="RW" size="4" count="256">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color Entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register" name="LCDC_OVR2CLUT" offset="0x00000E00" rw="RW" size="4" count="256">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color Entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High-End Overlay CLUT Register" name="LCDC_HEOCLUT" offset="0x00001200" rw="RW" size="4" count="256">
          <bitfield caption="Blue Color Entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color Entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color Entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color Entry" mask="0xFF000000" name="ACLUT"/>
        </register>
      </register-group>
      <value-group caption="LCD Controller Output Mode" name="LCDC_LCDCFG5__MODE">
        <value caption="LCD Output mode is set to 12 bits per pixel" name="OUTPUT_12BPP" value="0x0"/>
        <value caption="LCD Output mode is set to 16 bits per pixel" name="OUTPUT_16BPP" value="0x1"/>
        <value caption="LCD Output mode is set to 18 bits per pixel" name="OUTPUT_18BPP" value="0x2"/>
        <value caption="LCD Output mode is set to 24 bits per pixel" name="OUTPUT_24BPP" value="0x3"/>
      </value-group>
      <value-group caption="PWM Clock Prescaler" name="LCDC_LCDCFG6__PWMPS">
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK" name="DIV_1" value="0x0"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/2" name="DIV_2" value="0x1"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/4" name="DIV_4" value="0x2"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/8" name="DIV_8" value="0x3"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/16" name="DIV_16" value="0x4"/>
        <value caption="The counter advances at a of rate fCOUNTER = fPWM_SELECTED_CLOCK/32" name="DIV_32" value="0x5"/>
        <value caption="The counter advances at a of rate fCOUNTER = fPWM_SELECTED_CLOCK/64" name="DIV_64" value="0x6"/>
      </value-group>
      <value-group caption="System Bus Burst Length" name="LCDC_BASECFG0__BLEN">
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. A system bus INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. A system bus INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. A system bus INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_BASECFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_BASECFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="System Bus Burst Length" name="LCDC_OVR1CFG0__BLEN">
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_SINGLE" value="0x0"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. A system bus INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR4" value="0x1"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. A system bus INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR8" value="0x2"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. A system bus INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_OVR1CFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_OVR1CFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="System Bus Burst Length" name="LCDC_OVR2CFG0__BLEN">
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. A system bus INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. A system bus INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. A system bus INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_OVR2CFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_OVR2CFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="System Bus Burst Length" name="LCDC_HEOCFG0__BLEN">
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_SINGLE" value="0x0"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. A system bus INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR4" value="0x1"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. A system bus INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR8" value="0x2"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. A system bus INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="System Bus Burst Length for U-V Channel" name="LCDC_HEOCFG0__BLENUV">
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. A system bus INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. A system bus INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="System bus access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. A system bus INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="RGB Mode Input Selection" name="LCDC_HEOCFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="Color Lookup Table Mode Input Selection" name="LCDC_HEOCFG1__CLUTMODE">
        <value caption="Color Lookup Table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color Lookup Table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color Lookup Table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color Lookup Table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
    </module>
    <module caption="AHB Bus Matrix" name="MATRIX" id="44156" version="E">
      <register-group name="MATRIX_PR" size="8">
        <register caption="Priority Register A for Slave 0" name="MATRIX_PRAS" offset="0x0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 0" mask="0x00000004" name="LQOSEN0"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 1" mask="0x00000040" name="LQOSEN1"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 2" mask="0x00000400" name="LQOSEN2"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 3" mask="0x00004000" name="LQOSEN3"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 4" mask="0x00040000" name="LQOSEN4"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 5" mask="0x00400000" name="LQOSEN5"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 6" mask="0x04000000" name="LQOSEN6"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 7" mask="0x40000000" name="LQOSEN7"/>
        </register>
        <register caption="Priority Register B for Slave 0" name="MATRIX_PRBS" offset="0x4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 8" mask="0x00000004" name="LQOSEN8"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 9" mask="0x00000040" name="LQOSEN9"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 10" mask="0x00000400" name="LQOSEN10"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 11" mask="0x00004000" name="LQOSEN11"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 12" mask="0x00040000" name="LQOSEN12"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 13" mask="0x00400000" name="LQOSEN13"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 14" mask="0x04000000" name="LQOSEN14"/>
        </register>
      </register-group>
      <register-group name="MATRIX">
        <register caption="Master Configuration Register" name="MATRIX_MCFG" offset="0x0000" rw="RW" size="4" count="15">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register caption="Slave Configuration Register" name="MATRIX_SCFG" offset="0x0040" rw="RW" size="4" count="13">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register-group name="MATRIX_PR" size="8" name-in-module="MATRIX_PR" offset="0x0080" count="13"/>
        <register caption="Master Remap Control Register" name="MATRIX_MRCR" offset="0x0100" rw="RW" size="4">
          <bitfield caption="Remap Command Bit for Master 0" mask="0x00000001" name="RCB0"/>
          <bitfield caption="Remap Command Bit for Master 1" mask="0x00000002" name="RCB1"/>
          <bitfield caption="Remap Command Bit for Master 2" mask="0x00000004" name="RCB2"/>
          <bitfield caption="Remap Command Bit for Master 3" mask="0x00000008" name="RCB3"/>
          <bitfield caption="Remap Command Bit for Master 4" mask="0x00000010" name="RCB4"/>
          <bitfield caption="Remap Command Bit for Master 5" mask="0x00000020" name="RCB5"/>
          <bitfield caption="Remap Command Bit for Master 6" mask="0x00000040" name="RCB6"/>
          <bitfield caption="Remap Command Bit for Master 7" mask="0x00000080" name="RCB7"/>
          <bitfield caption="Remap Command Bit for Master 8" mask="0x00000100" name="RCB8"/>
          <bitfield caption="Remap Command Bit for Master 9" mask="0x00000200" name="RCB9"/>
          <bitfield caption="Remap Command Bit for Master 10" mask="0x00000400" name="RCB10"/>
          <bitfield caption="Remap Command Bit for Master 11" mask="0x00000800" name="RCB11"/>
          <bitfield caption="Remap Command Bit for Master 12" mask="0x00001000" name="RCB12"/>
          <bitfield caption="Remap Command Bit for Master 13" mask="0x00002000" name="RCB13"/>
          <bitfield caption="Remap Command Bit for Master 14" mask="0x00004000" name="RCB14"/>
        </register>
        <register caption="Master Error Interrupt Enable Register" name="MATRIX_MEIER" offset="0x0150" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
        </register>
        <register caption="Master Error Interrupt Disable Register" name="MATRIX_MEIDR" offset="0x0154" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
        </register>
        <register caption="Master Error Interrupt Mask Register" name="MATRIX_MEIMR" offset="0x0158" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
        </register>
        <register caption="Master Error Status Register" name="MATRIX_MESR" offset="0x015C" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
        </register>
        <register caption="Master 0 Error Address Register" name="MATRIX_MEAR" offset="0x0160" rw="R" size="4" count="15">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Write Protect Mode Register" name="MATRIX_WPMR" offset="0x01E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Configuration Freeze" mask="0x00000080" name="CFGFRZ"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="MATRIX_WPSR" offset="0x01E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Undefined Length Burst Type" name="MATRIX_MCFG__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next system bus 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts. This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="Default Master Type" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters. This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it. This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field. This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MATRIX_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN and CFGFRZ bits. Always reads as 0." name="PASSWD" value="0x4D4154"/>
      </value-group>
    </module>
    <module caption="AHB Multiport DDR-SDRAM Controller" name="MPDDRC" id="11043" version="ZI">
      <register-group name="MPDDRC">
        <register caption="Mode Register" name="MPDDRC_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="MPDDRC Command Mode" mask="0x00000007" name="MODE" values="MPDDRC_MR__MODE"/>
        </register>
        <register caption="Refresh Timer Register" name="MPDDRC_RTR" offset="0x04" rw="RW" size="4">
          <bitfield caption="MPDDRC Refresh Timer Count" mask="0x00000FFF" name="COUNT"/>
        </register>
        <register caption="Configuration Register" name="MPDDRC_CR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Number of Column Bits" mask="0x00000003" name="NC" values="MPDDRC_CR__NC"/>
          <bitfield caption="Number of Row Bits." mask="0x0000000C" name="NR" values="MPDDRC_CR__NR"/>
          <bitfield caption="CAS Latency" mask="0x00000070" name="CAS" values="MPDDRC_CR__CAS"/>
          <bitfield caption="Reset DLL" mask="0x00000080" name="DLL" values="MPDDRC_CR__DLL"/>
          <bitfield caption="Output Driver Impedance Control (Drive Strength)" mask="0x00000100" name="DIC_DS" values="MPDDRC_CR__DIC_DS"/>
          <bitfield caption="DISABLE DLL" mask="0x00000200" name="DIS_DLL"/>
          <bitfield caption="Off-chip Driver" mask="0x00007000" name="OCD" values="MPDDRC_CR__OCD"/>
          <bitfield caption="Mask Data is Shared" mask="0x00010000" name="DQMS" values="MPDDRC_CR__DQMS"/>
          <bitfield caption="Low-cost Low-power DDR1" mask="0x00080000" name="LC_LPDDR1" values="MPDDRC_CR__LC_LPDDR1"/>
          <bitfield caption="Number of Banks" mask="0x00100000" name="NB" values="MPDDRC_CR__NB"/>
          <bitfield caption="Not DQS." mask="0x00200000" name="NDQS" values="MPDDRC_CR__NDQS"/>
          <bitfield caption="Type of Decoding" mask="0x00400000" name="DECOD" values="MPDDRC_CR__DECOD"/>
          <bitfield caption="This bit must always be written to 1" mask="0x00800000" name="UNAL"/>
        </register>
        <register caption="Timing Parameter 0 Register" name="MPDDRC_TPR0" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Active to Precharge Delay" mask="0x0000000F" name="TRAS"/>
          <bitfield caption="Row to Column Delay" mask="0x000000F0" name="TRCD"/>
          <bitfield caption="Write Recovery Delay" mask="0x00000F00" name="TWR"/>
          <bitfield caption="Row Cycle Delay" mask="0x0000F000" name="TRC"/>
          <bitfield caption="Row Precharge Delay" mask="0x000F0000" name="TRP"/>
          <bitfield caption="Active BankA to Active BankB" mask="0x00F00000" name="TRRD"/>
          <bitfield caption="Internal Write to Read Delay" mask="0x07000000" name="TWTR"/>
          <bitfield caption="Load Mode Register Command to Activate or Refresh Command" mask="0xF0000000" name="TMRD"/>
        </register>
        <register caption="Timing Parameter 1 Register" name="MPDDRC_TPR1" offset="0x10" rw="RW" size="4">
          <bitfield caption="Row Refresh Cycle" mask="0x0000007F" name="TRFC"/>
          <bitfield caption="Exit Self-refresh Delay to Non-Read Command" mask="0x0000FF00" name="TXSNR"/>
          <bitfield caption="Exit Self-refresh Delay to Read Command" mask="0x00FF0000" name="TXSRD"/>
          <bitfield caption="Exit Powerdown Delay to First Command" mask="0x0F000000" name="TXP"/>
        </register>
        <register caption="Timing Parameter 2 Register" name="MPDDRC_TPR2" offset="0x14" rw="RW" size="4">
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Fast Exit&quot;" mask="0x0000000F" name="TXARD"/>
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Slow Exit&quot;" mask="0x000000F0" name="TXARDS"/>
          <bitfield caption="Row Precharge All Delay" mask="0x00000F00" name="TRPA"/>
          <bitfield caption="Read to Precharge" mask="0x00007000" name="TRTP"/>
          <bitfield caption="Four Active Windows" mask="0x000F0000" name="TFAW"/>
        </register>
        <register caption="Low-Power Register" name="MPDDRC_LPR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Low-power Command Bit" mask="0x00000003" name="LPCB" values="MPDDRC_LPR__LPCB"/>
          <bitfield caption="Clock Frozen Command Bit" mask="0x00000004" name="CLK_FR" values="MPDDRC_LPR__CLK_FR"/>
          <bitfield caption="Partial Array Self-refresh" mask="0x00000070" name="PASR"/>
          <bitfield caption="Drive Strength" mask="0x00000700" name="DS" values="MPDDRC_LPR__DS"/>
          <bitfield caption="Time Between Last Transfer and Low-Power Mode" mask="0x00003000" name="TIMEOUT" values="MPDDRC_LPR__TIMEOUT"/>
          <bitfield caption="Self-refresh Exit Autorefresh" mask="0x00004000" name="SELFAUTO"/>
          <bitfield caption="Active Power Down Exit Time" mask="0x00010000" name="APDE" values="MPDDRC_LPR__APDE"/>
          <bitfield caption="Update Load Mode Register and Extended Mode Register" mask="0x00300000" name="UPD_MR" values="MPDDRC_LPR__UPD_MR"/>
          <bitfield caption="Change Clock Frequency During Self-refresh Mode" mask="0x01000000" name="CHG_FRQ"/>
          <bitfield caption="Self-refresh is Done (read-only)" mask="0x02000000" name="SELF_DONE"/>
        </register>
        <register caption="Memory Device Register" name="MPDDRC_MD" offset="0x20" rw="RW" size="4">
          <bitfield caption="Memory Device" mask="0x00000007" name="MD" values="MPDDRC_MD__MD"/>
          <bitfield caption="Data Bus Width" mask="0x00000010" name="DBW" values="MPDDRC_MD__DBW"/>
        </register>
        <register caption="I/O Calibration Register" name="MPDDRC_IO_CALIBR" offset="0x34" rw="RW" size="4">
          <bitfield caption="DDRCK Maximum Clock Frequency Range Indicator" mask="0x00000007" name="CK_F_RANGE"/>
          <bitfield caption="IO Calibration" mask="0x00007F00" name="TZQIO"/>
          <bitfield caption="Number of P-type Transistors (read-only)" mask="0x000F0000" name="CALCODEP"/>
          <bitfield caption="Number of N-type Transistors (read-only)" mask="0x00F00000" name="CALCODEN"/>
        </register>
        <register caption="OCMS Register" name="MPDDRC_OCMS" offset="0x38" rw="RW" size="4">
          <bitfield caption="Scrambling Enable" mask="0x00000001" name="SCR_EN"/>
          <bitfield caption="Tamper Clear Enable" mask="0x00000010" name="TAMPCLR"/>
        </register>
        <register caption="OCMS KEY1 Register" name="MPDDRC_OCMS_KEY1" offset="0x3C" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="OCMS KEY2 Register" name="MPDDRC_OCMS_KEY2" offset="0x40" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="Configuration Arbiter Register" name="MPDDRC_CONF_ARBITER" offset="0x44" rw="RW" size="4">
          <bitfield caption="Type of Arbitration" mask="0x00000003" name="ARB" values="MPDDRC_CONF_ARBITER__ARB"/>
          <bitfield caption="Bandwidth Max or Current" mask="0x00000008" name="BDW_MAX_CUR"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000100" name="RQ_WD_P0"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000200" name="RQ_WD_P1"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000400" name="RQ_WD_P2"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000800" name="RQ_WD_P3"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00010000" name="MA_PR_P0"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00020000" name="MA_PR_P1"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00040000" name="MA_PR_P2"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00080000" name="MA_PR_P3"/>
          <bitfield caption="Bandwidth Arbitration Mode on Port X" mask="0x01000000" name="BDW_BURST_P0"/>
          <bitfield caption="Bandwidth Arbitration Mode on Port X" mask="0x02000000" name="BDW_BURST_P1"/>
          <bitfield caption="Bandwidth Arbitration Mode on Port X" mask="0x04000000" name="BDW_BURST_P2"/>
          <bitfield caption="Bandwidth Arbitration Mode on Port X" mask="0x08000000" name="BDW_BURST_P3"/>
        </register>
        <register caption="Timeout Register" name="MPDDRC_TIMEOUT" offset="0x48" rw="RW" size="4">
          <bitfield caption="Timeout for Ports 0, 1, 2, 3" mask="0x0000000F" name="TIMEOUT_P0"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3" mask="0x000000F0" name="TIMEOUT_P1"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3" mask="0x00000F00" name="TIMEOUT_P2"/>
          <bitfield caption="Timeout for Ports 0, 1, 2, 3" mask="0x0000F000" name="TIMEOUT_P3"/>
        </register>
        <register caption="Request Port 0-1-2-3 Register" name="MPDDRC_REQ_PORT_0123" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x000000FF" name="NRQ_NWD_BDW_P0"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x0000FF00" name="NRQ_NWD_BDW_P1"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x00FF0000" name="NRQ_NWD_BDW_P2"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0xFF000000" name="NRQ_NWD_BDW_P3"/>
        </register>
        <register caption="Current/Maximum Bandwidth Port 0-1-2-3 Register" name="MPDDRC_BDW_PORT_0123" offset="0x54" rw="R" size="4">
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x0000007F" name="BDW_P0"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x00007F00" name="BDW_P1"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x007F0000" name="BDW_P2"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x7F000000" name="BDW_P3"/>
        </register>
        <register caption="Read Data Path Register" name="MPDDRC_RD_DATA_PATH" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Shift Sampling Point of Data" mask="0x00000003" name="SHIFT_SAMPLING" values="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING"/>
        </register>
        <register caption="Monitor Configuration Register" name="MPDDRC_MCFGR" offset="0x60" rw="RW" size="4">
          <bitfield caption="Enable Monitor" mask="0x00000001" name="EN_MONI"/>
          <bitfield caption="Soft Reset" mask="0x00000002" name="SOFT_RESET"/>
          <bitfield caption="Control Monitor" mask="0x00000010" name="RUN"/>
          <bitfield caption="Read/Write Access" mask="0x00000300" name="READ_WRITE" values="MPDDRC_MCFGR__READ_WRITE"/>
          <bitfield caption="Refresh Calibration" mask="0x00000400" name="REFR_CALIB"/>
          <bitfield caption="Information Type" mask="0x00003800" name="INFO" values="MPDDRC_MCFGR__INFO"/>
        </register>
        <register caption="Monitor Address High/Low Port 0 Register" name="MPDDRC_MADDR0" offset="0x64" rw="RW" size="4">
          <bitfield caption="Address Low on Port 0" mask="0x0000FFFF" name="ADDR_LOW_PORT0"/>
          <bitfield caption="Address High on Port 0" mask="0xFFFF0000" name="ADDR_HIGH_PORT0"/>
        </register>
        <register caption="Monitor Address High/Low Port 1 Register" name="MPDDRC_MADDR1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Address Low on Port 1" mask="0x0000FFFF" name="ADDR_LOW_PORT1"/>
          <bitfield caption="Address High on Port 1" mask="0xFFFF0000" name="ADDR_HIGH_PORT1"/>
        </register>
        <register caption="Monitor Address High/Low Port 2 Register" name="MPDDRC_MADDR2" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Address Low on Port 2" mask="0x0000FFFF" name="ADDR_LOW_PORT2"/>
          <bitfield caption="Address High on Port 2" mask="0xFFFF0000" name="ADDR_HIGH_PORT2"/>
        </register>
        <register caption="Monitor Address High/Low Port 3 Register" name="MPDDRC_MADDR3" offset="0x70" rw="RW" size="4">
          <bitfield caption="Address Low on Port 3" mask="0x0000FFFF" name="ADDR_LOW_PORT3"/>
          <bitfield caption="Address High on Port 3" mask="0xFFFF0000" name="ADDR_HIGH_PORT3"/>
        </register>
        <register caption="Monitor Information Port 0 Register" name="MPDDRC_MINFO0" offset="0x84" rw="R" size="4">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Address High on Port 0" mask="0x0000FFFF" name="MAX_PORT0_WAITING" modes="MAX_WAIT"/>
          <bitfield caption="Type of Burst on Port 0" mask="0x00070000" name="BURST" values="MPDDRC_MINFO0__BURST" modes="MAX_WAIT"/>
          <bitfield caption="Transfer Size on Port 0" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO0__SIZE" modes="MAX_WAIT"/>
          <bitfield caption="Read or Write Access on Port 0" mask="0x01000000" name="READ_WRITE" modes="MAX_WAIT"/>
          <bitfield caption="Value of Quality Of Service on Port 0" mask="0x06000000" name="LQOS" values="MPDDRC_MINFO0__LQOS" modes="MAX_WAIT"/>
          <bitfield caption="Number of Transfers on Port 0" mask="0xFFFFFFFF" name="P0_NB_TRANSFERS" modes="NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port 0" mask="0xFFFFFFFF" name="P0_TOTAL_LATENCY" modes="TOTAL_LATENCY"/>
          <bitfield caption="Total Latency on Port 0 when value of qos is 0" mask="0x0000FFFF" name="P0_TOTAL_LATENCY_QOS0" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 1 when value of qos is 1" mask="0xFFFF0000" name="P0_TOTAL_LATENCY_QOS1" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 2 when value of qos is 2" mask="0x0000FFFF" name="P0_TOTAL_LATENCY_QOS2" modes="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Total Latency on Port 3 when value of qos is 3" mask="0xFFFF0000" name="P0_TOTAL_LATENCY_QOS3" modes="TOTAL_LATENCY_QOS23"/>
        </register>
        <register caption="Monitor Information Port 1 Register" name="MPDDRC_MINFO1" offset="0x88" rw="R" size="4">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Address High on Port 1" mask="0x0000FFFF" name="MAX_PORT1_WAITING" modes="MAX_WAIT"/>
          <bitfield caption="Type of Burst on Port 1" mask="0x00070000" name="BURST" values="MPDDRC_MINFO1__BURST" modes="MAX_WAIT"/>
          <bitfield caption="Transfer Size on Port 1" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO1__SIZE" modes="MAX_WAIT"/>
          <bitfield caption="Read or Write Access on Port 1" mask="0x01000000" name="READ_WRITE" modes="MAX_WAIT"/>
          <bitfield caption="Value of Quality Of Service on Port 1" mask="0x06000000" name="LQOS" values="MPDDRC_MINFO1__LQOS" modes="MAX_WAIT"/>
          <bitfield caption="Number of Transfers on Port 1" mask="0xFFFFFFFF" name="P1_NB_TRANSFERS" modes="NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port 1" mask="0xFFFFFFFF" name="P1_TOTAL_LATENCY" modes="TOTAL_LATENCY"/>
          <bitfield caption="Total Latency on Port 0 when value of qos is 0" mask="0x0000FFFF" name="P1_TOTAL_LATENCY_QOS0" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 1 when value of qos is 1" mask="0xFFFF0000" name="P1_TOTAL_LATENCY_QOS1" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 2 when value of qos is 2" mask="0x0000FFFF" name="P1_TOTAL_LATENCY_QOS2" modes="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Total Latency on Port 3 when value of qos is 3" mask="0xFFFF0000" name="P1_TOTAL_LATENCY_QOS3" modes="TOTAL_LATENCY_QOS23"/>
        </register>
        <register caption="Monitor Information Port 2 Register" name="MPDDRC_MINFO2" offset="0x8C" rw="R" size="4">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Address High on Port 2" mask="0x0000FFFF" name="MAX_PORT2_WAITING" modes="MAX_WAIT"/>
          <bitfield caption="Type of Burst on Port 2" mask="0x00070000" name="BURST" values="MPDDRC_MINFO2__BURST" modes="MAX_WAIT"/>
          <bitfield caption="Transfer Size on Port 2" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO2__SIZE" modes="MAX_WAIT"/>
          <bitfield caption="Read or Write Access on Port 2" mask="0x01000000" name="READ_WRITE" modes="MAX_WAIT"/>
          <bitfield caption="Value of Quality Of Service on Port 2" mask="0x06000000" name="LQOS" values="MPDDRC_MINFO2__LQOS" modes="MAX_WAIT"/>
          <bitfield caption="Number of Transfers on Port 2" mask="0xFFFFFFFF" name="P2_NB_TRANSFERS" modes="NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port 2" mask="0xFFFFFFFF" name="P2_TOTAL_LATENCY" modes="TOTAL_LATENCY"/>
          <bitfield caption="Total Latency on Port 0 when value of qos is 0" mask="0x0000FFFF" name="P2_TOTAL_LATENCY_QOS0" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 1 when value of qos is 1" mask="0xFFFF0000" name="P2_TOTAL_LATENCY_QOS1" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 2 when value of qos is 2" mask="0x0000FFFF" name="P2_TOTAL_LATENCY_QOS2" modes="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Total Latency on Port 3 when value of qos is 3" mask="0xFFFF0000" name="P2_TOTAL_LATENCY_QOS3" modes="TOTAL_LATENCY_QOS23"/>
        </register>
        <register caption="Monitor Information Port 3 Register" name="MPDDRC_MINFO3" offset="0x90" rw="R" size="4">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Address High on Port 3" mask="0x0000FFFF" name="MAX_PORT3_WAITING" modes="MAX_WAIT"/>
          <bitfield caption="Type of Burst on Port 3" mask="0x00070000" name="BURST" values="MPDDRC_MINFO3__BURST" modes="MAX_WAIT"/>
          <bitfield caption="Transfer Size on Port 3" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO3__SIZE" modes="MAX_WAIT"/>
          <bitfield caption="Read or Write Access on Port 3" mask="0x01000000" name="READ_WRITE" modes="MAX_WAIT"/>
          <bitfield caption="Value of Quality Of Service on Port 3" mask="0x06000000" name="LQOS" values="MPDDRC_MINFO3__LQOS" modes="MAX_WAIT"/>
          <bitfield caption="Number of Transfers on Port 3" mask="0xFFFFFFFF" name="P3_NB_TRANSFERS" modes="NB_TRANSFERS"/>
          <bitfield caption="Total Latency on Port 3" mask="0xFFFFFFFF" name="P3_TOTAL_LATENCY" modes="TOTAL_LATENCY"/>
          <bitfield caption="Total Latency on Port 0 when value of qos is 0" mask="0x0000FFFF" name="P3_TOTAL_LATENCY_QOS0" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 1 when value of qos is 1" mask="0xFFFF0000" name="P3_TOTAL_LATENCY_QOS1" modes="TOTAL_LATENCY_QOS01"/>
          <bitfield caption="Total Latency on Port 2 when value of qos is 2" mask="0x0000FFFF" name="P3_TOTAL_LATENCY_QOS2" modes="TOTAL_LATENCY_QOS23"/>
          <bitfield caption="Total Latency on Port 3 when value of qos is 3" mask="0xFFFF0000" name="P3_TOTAL_LATENCY_QOS3" modes="TOTAL_LATENCY_QOS23"/>
        </register>
        <register caption="Interrupt Enable Register" name="MPDDRC_IER" offset="0xC0" rw="W" size="4">
          <bitfield caption="Security and /or Safety Interrupt Enable" mask="0x00000001" name="SEC"/>
          <bitfield caption="Read Error Interrupt Enable" mask="0x00000002" name="RD_ERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="MPDDRC_IDR" offset="0xC4" rw="W" size="4">
          <bitfield caption="Security and /or Safety Interrupt Disable" mask="0x00000001" name="SEC"/>
          <bitfield caption="Read Error Interrupt Disable" mask="0x00000002" name="RD_ERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="MPDDRC_IMR" offset="0xC8" rw="R" size="4">
          <bitfield caption="Security and /or Safety Interrupt Mask" mask="0x00000001" name="SEC"/>
          <bitfield caption="Read Error Interrupt Mask" mask="0x00000002" name="RD_ERR"/>
        </register>
        <register caption="Interrupt Status Register" name="MPDDRC_ISR" offset="0xCC" rw="R" size="4">
          <bitfield caption="Security and /or Safety Event" mask="0x00000001" name="SEC"/>
          <bitfield caption="Read Error" mask="0x00000002" name="RD_ERR"/>
        </register>
        <register caption="Safety Register" name="MPDDRC_SAFETY" offset="0xD0" rw="RW" size="4">
          <bitfield caption="Memory Device Address" mask="0x0FFFFFFF" name="ADDRESS"/>
          <bitfield caption="Enable Periodic Check of Memory Device" mask="0x10000000" name="EN"/>
        </register>
        <register caption="Write Protection Mode Register" name="MPDDRC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interruption Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MPDDRC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="MPDDRC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x03000000" name="SWETYP" values="MPDDRC_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class (cleared on read)" mask="0x80000000" name="ECLASS" values="MPDDRC_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="MPDDRC Command Mode" name="MPDDRC_MR__MODE">
        <value caption="Normal Mode. Any access to the MPDDRC is decoded normally. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NORMAL_CMD" value="0x0"/>
        <value caption="The MPDDRC issues a NOP command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NOP_CMD" value="0x1"/>
        <value caption="The MPDDRC issues the All Banks Precharge command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="PRCGALL_CMD" value="0x2"/>
        <value caption="The MPDDRC issues a Load Mode Register command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="LMR_CMD" value="0x3"/>
        <value caption="The MPDDRC issues an Autorefresh command when the DDR-SDRAM device is accessed regardless of the cycle. Previously, an All Banks Precharge command must be issued. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="RFSH_CMD" value="0x4"/>
        <value caption="The MPDDRC issues an Extended Load Mode Register command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM. The write in the DDR-SDRAM must be done in the appropriate bank." name="EXT_LMR_CMD" value="0x5"/>
        <value caption="Deep Power mode: Access to Deep Powerdown mode" name="DEEP_MD" value="0x6"/>
      </value-group>
      <value-group caption="Number of Column Bits" name="MPDDRC_CR__NC">
        <value caption="9 bits to define the column number, up to 512 columns, for DDR2-SDRAM 8 bits to define the column number, up to 256 columns, for LPDDR1-SDRAM" name="DDR9_MDDR8_COL_BITS" value="0x0"/>
        <value caption="10 bits to define the column number, up to 1024 columns, for DDR2-SDRAM 9 bits to define the column number, up to 512 columns, for LPDDR1-SDRAM" name="DDR10_MDDR9_COL_BITS" value="0x1"/>
        <value caption="11 bits to define the column number, up to 2048 columns, for DDR2-SDRAM 10 bits to define the column number, up to 1024 columns, for LPDDR1-SDRAM" name="DDR11_MDDR10_COL_BITS" value="0x2"/>
        <value caption="12 bits to define the column number, up to 4096 columns, for DDR2-SDRAM 11 bits to define the column number, up to 2048 columns, for LPDDR1-SDRAM" name="DDR12_MDDR11_COL_BITS" value="0x3"/>
      </value-group>
      <value-group caption="Number of Row Bits." name="MPDDRC_CR__NR">
        <value caption="11 bits to define the row number, up to 2048 rows" name="_11_ROW_BITS" value="0x0"/>
        <value caption="12 bits to define the row number, up to 4096 rows" name="_12_ROW_BITS" value="0x1"/>
        <value caption="13 bits to define the row number, up to 8192 rows" name="_13_ROW_BITS" value="0x2"/>
        <value caption="14 bits to define the row number, up to 16384 rows" name="_14_ROW_BITS" value="0x3"/>
      </value-group>
      <value-group caption="CAS Latency" name="MPDDRC_CR__CAS">
        <value caption="LPDDR1 CAS Latency 2" name="DDR_CAS2" value="0x2"/>
        <value caption="DDR2/LPDDR1 CAS Latency 3" name="DDR_CAS3" value="0x3"/>
      </value-group>
      <value-group caption="Reset DLL" name="MPDDRC_CR__DLL">
        <value caption="Disable DLL reset" name="RESET_DISABLED" value="0"/>
        <value caption="Enable DLL reset" name="RESET_ENABLED" value="1"/>
      </value-group>
      <value-group caption="Output Driver Impedance Control (Drive Strength)" name="MPDDRC_CR__DIC_DS">
        <value caption="Normal drive strength (DDR2)" name="DDR2_NORMALSTRENGTH" value="0"/>
        <value caption="Weak drive strength (DDR2)" name="DDR2_WEAKSTRENGTH" value="1"/>
      </value-group>
      <value-group caption="Off-chip Driver" name="MPDDRC_CR__OCD">
        <value caption="Exit from OCD Calibration mode and maintain settings" name="DDR2_EXITCALIB" value="0x0"/>
        <value caption="OCD calibration default" name="DDR2_DEFAULT_CALIB" value="0x7"/>
      </value-group>
      <value-group caption="Mask Data is Shared" name="MPDDRC_CR__DQMS">
        <value caption="DQM is not shared with another controller" name="NOT_SHARED" value="0"/>
        <value caption="DQM is shared with another controller" name="SHARED" value="1"/>
      </value-group>
      <value-group caption="Low-cost Low-power DDR1" name="MPDDRC_CR__LC_LPDDR1">
        <value caption="Any type of memory devices except of low cost, low density Low Power DDR1." name="NOT_2_BANKS" value="0"/>
        <value caption="Low-cost and low-density low-power DDR1. These devices have a density of 32 Mbits and are organized as two internal banks. To use this feature, the user has to define the type of memory and the data bus width (see Section 8.8 &quot;MPDDRC Memory Device Register&quot;). The 16-bit memory device is organized as 2 banks, 9 columns and 11 rows." name="_2_BANKS_LPDDR1" value="1"/>
      </value-group>
      <value-group caption="Number of Banks" name="MPDDRC_CR__NB">
        <value caption="4-bank memory devices" name="_4_BANKS" value="0"/>
        <value caption="8 banks. Only possible when using DDR2-SDRAM devices." name="_8_BANKS" value="1"/>
      </value-group>
      <value-group caption="Not DQS." name="MPDDRC_CR__NDQS">
        <value caption="'Not DQS' is enabled." name="ENABLED" value="0"/>
        <value caption="'Not DQS' is disabled." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="Type of Decoding" name="MPDDRC_CR__DECOD">
        <value caption="Method for address mapping where banks alternate at each last DDR-SDRAM page of the current bank." name="SEQUENTIAL" value="0"/>
        <value caption="Method for address mapping where banks alternate at each DDR-SDRAM end of page of the current bank." name="INTERLEAVED" value="1"/>
      </value-group>
      <value-group caption="Low-power Command Bit" name="MPDDRC_LPR__LPCB">
        <value caption="Low-power feature is inhibited. No Powerdown, Self-refresh and Deep power modes are issued to the DDR-SDRAM device." name="NOLOWPOWER" value="0x0"/>
        <value caption="The MPDDRC issues a self-refresh command to the DDR-SDRAM device, the clock(s) is/are deactivated and the CKE signal is set low. The DDR-SDRAM device leaves the Self-refresh mode when accessed and reenters it after the access." name="SELFREFRESH" value="0x1"/>
        <value caption="The MPDDRC issues a Powerdown command to the DDR-SDRAM device after each access, the CKE signal is set low. The DDR-SDRAM device leaves the Powerdown mode when accessed and reenters it after the access." name="POWERDOWN" value="0x2"/>
        <value caption="The MPDDRC issues a Deep Powerdown command to the low-power DDR-SDRAM device." name="DEEPPOWERDOWN" value="0x3"/>
      </value-group>
      <value-group caption="Clock Frozen Command Bit" name="MPDDRC_LPR__CLK_FR">
        <value caption="Clock(s) is/are not frozen." name="DISABLED" value="0"/>
        <value caption="Clock(s) is/are frozen." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Drive Strength" name="MPDDRC_LPR__DS">
        <value caption="Full drive strength" name="DS_FULL" value="0x0"/>
        <value caption="Half drive strength" name="DS_HALF" value="0x1"/>
        <value caption="Quarter drive strength" name="DS_QUARTER" value="0x2"/>
        <value caption="Octant drive strength" name="DS_OCTANT" value="0x3"/>
      </value-group>
      <value-group caption="Time Between Last Transfer and Low-Power Mode" name="MPDDRC_LPR__TIMEOUT">
        <value caption="SDRAM Low-power mode is activated immediately after the end of the last transfer." name="NONE" value="0x0"/>
        <value caption="SDRAM Low-power mode is activated 64 clock cycles after the end of the last transfer." name="DELAY_64_CLK" value="0x1"/>
        <value caption="SDRAM Low-power mode is activated 128 clock cycles after the end of the last transfer." name="DELAY_128_CLK" value="0x2"/>
      </value-group>
      <value-group caption="Active Power Down Exit Time" name="MPDDRC_LPR__APDE">
        <value caption="Fast Exit from Power Down. DDR2-SDRAM devices only." name="DDR2_FAST_EXIT" value="0"/>
        <value caption="Slow Exit from Power Down. DDR2-SDRAM devices only." name="DDR2_SLOW_EXIT" value="1"/>
      </value-group>
      <value-group caption="Update Load Mode Register and Extended Mode Register" name="MPDDRC_LPR__UPD_MR">
        <value caption="Update of Load Mode and Extended Mode registers is disabled." name="NO_UPDATE" value="0x0"/>
        <value caption="MPDDRC shares an external bus. Automatic update is done during a refresh command and a pending read or write access in the SDRAM device." name="UPDATE_SHAREDBUS" value="0x1"/>
        <value caption="MPDDRC does not share an external bus. Automatic update is done before entering Self-refresh mode." name="UPDATE_NOSHAREDBUS" value="0x2"/>
      </value-group>
      <value-group caption="Memory Device" name="MPDDRC_MD__MD">
        <value caption="Low-power DDR1-SDRAM" name="LPDDR_SDRAM" value="0x3"/>
        <value caption="DDR2-SDRAM" name="DDR2_SDRAM" value="0x6"/>
      </value-group>
      <value-group caption="Data Bus Width" name="MPDDRC_MD__DBW">
        <value caption="Data bus width is 16 bits." name="DBW_16_BITS" value="1"/>
      </value-group>
      <value-group caption="Type of Arbitration" name="MPDDRC_CONF_ARBITER__ARB">
        <value caption="Round-Robin Policy" name="ROUND" value="0x0"/>
        <value caption="Request Policy" name="NB_REQUEST" value="0x1"/>
        <value caption="Bandwidth Policy" name="BANDWIDTH" value="0x2"/>
        <value caption="Quality of Service Policy" name="LQOS" value="0x3"/>
      </value-group>
      <value-group caption="Shift Sampling Point of Data" name="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING">
        <value caption="Initial sampling point." name="NO_SHIFT" value="0x0"/>
        <value caption="Sampling point is shifted by one cycle." name="SHIFT_ONE_CYCLE" value="0x1"/>
        <value caption="Sampling point is shifted by two cycles." name="SHIFT_TWO_CYCLES" value="0x2"/>
        <value caption="Not applicable for DDR2 and LPDDR1 devices." name="SHIFT_THREE_CYCLES" value="0x3"/>
      </value-group>
      <value-group caption="Read/Write Access" name="MPDDRC_MCFGR__READ_WRITE">
        <value caption="Read and Write accesses are triggered." name="TRIG_RD_WR" value="0x0"/>
        <value caption="Only Write accesses are triggered." name="TRIG_WR" value="0x1"/>
        <value caption="Only Read accesses are triggered." name="TRIG_RD" value="0x2"/>
      </value-group>
      <value-group caption="Information Type" name="MPDDRC_MCFGR__INFO">
        <value caption="Information concerning the transfer with the longest waiting time" name="MAX_WAIT" value="0x0"/>
        <value caption="Number of transfers on the port" name="NB_TRANSFERS" value="0x1"/>
        <value caption="Total latency on the port" name="TOTAL_LATENCY" value="0x2"/>
        <value caption="Information concerning the transfer with the longest waiting time, depending on QOS values (0 and 1)" name="MAX_WAIT_QOS01" value="0x4"/>
        <value caption="Information concerning the transfer with the longest waiting time, depending on QOS values (2 and 3)" name="MAX_WAIT_QOS23" value="0x5"/>
      </value-group>
      <value-group caption="Type of Burst on Port 0" name="MPDDRC_MINFO0__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port 0" name="MPDDRC_MINFO0__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Value of Quality Of Service on Port 0" name="MPDDRC_MINFO0__LQOS">
        <value caption="Background transfers" name="BACKGROUND" value="0x0"/>
        <value caption="Bandwidth sensitive" name="BANDWIDTH" value="0x1"/>
        <value caption="Latency sensitive" name="SENSITIVE_LAT" value="0x2"/>
        <value caption="Latency critical" name="CRITICAL_LAT" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port 1" name="MPDDRC_MINFO1__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port 1" name="MPDDRC_MINFO1__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Value of Quality Of Service on Port 1" name="MPDDRC_MINFO1__LQOS">
        <value caption="Background transfers" name="BACKGROUND" value="0x0"/>
        <value caption="Bandwidth sensitive" name="BANDWIDTH" value="0x1"/>
        <value caption="Latency sensitive" name="SENSITIVE_LAT" value="0x2"/>
        <value caption="Latency critical" name="CRITICAL_LAT" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port 2" name="MPDDRC_MINFO2__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port 2" name="MPDDRC_MINFO2__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Value of Quality Of Service on Port 2" name="MPDDRC_MINFO2__LQOS">
        <value caption="Background transfers" name="BACKGROUND" value="0x0"/>
        <value caption="Bandwidth sensitive" name="BANDWIDTH" value="0x1"/>
        <value caption="Latency sensitive" name="SENSITIVE_LAT" value="0x2"/>
        <value caption="Latency critical" name="CRITICAL_LAT" value="0x3"/>
      </value-group>
      <value-group caption="Type of Burst on Port 3" name="MPDDRC_MINFO3__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="Transfer Size on Port 3" name="MPDDRC_MINFO3__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="Value of Quality Of Service on Port 3" name="MPDDRC_MINFO3__LQOS">
        <value caption="Background transfers" name="BACKGROUND" value="0x0"/>
        <value caption="Bandwidth sensitive" name="BANDWIDTH" value="0x1"/>
        <value caption="Latency sensitive" name="SENSITIVE_LAT" value="0x2"/>
        <value caption="Latency critical" name="CRITICAL_LAT" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MPDDRC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always reads as 0." name="PASSWD" value="0x444452"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="MPDDRC_WPSR__SWETYP">
        <value caption="A write-only register has been read (warning)." name="READ_WO" value="0x0"/>
        <value caption="MPDDRC is enabled and a write access has been performed on a read-only register (warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address (warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="Abnormal use of MPDDRC user interface when memory device is already configured and initialized, i.e., if MPDDRC_RTR.COUNT &gt; 0 (error)." name="W_AFTER_INIT" value="0x3"/>
      </value-group>
      <value-group caption="Software Error Class (cleared on read)" name="MPDDRC_WPSR__ECLASS">
        <value caption="An abnormal access that does not affect system functionality is performed." name="WARNING" value="0"/>
        <value caption="An access is performed into some registers after memory device initialization sequence." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="OTP Memory Controller" name="OTPC" id="44105" version="E">
      <register-group name="OTPC">
        <register caption="Control Register" name="OTPC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Program Packet" mask="0x00000001" name="PGM"/>
          <bitfield caption="Generate Checksum" mask="0x00000002" name="CKSGEN"/>
          <bitfield caption="Invalidate Packet" mask="0x00000004" name="INVLD"/>
          <bitfield caption="Hide Packet" mask="0x00000010" name="HIDE"/>
          <bitfield caption="Read Area" mask="0x00000040" name="READ"/>
          <bitfield caption="Flush Temporary Registers" mask="0x00000080" name="FLUSH"/>
          <bitfield caption="Key Bus Transfer Start" mask="0x00000100" name="KBSTART"/>
          <bitfield caption="Key Bus Transfer Stop" mask="0x00000200" name="KBSTOP"/>
          <bitfield caption="Refresh the Area" mask="0x00008000" name="REFRESH"/>
          <bitfield caption="Programming Key" mask="0xFFFF0000" name="KEY"/>
        </register>
        <register caption="Mode Register" name="OTPC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="User Hardware Configuration Register Read Disable" mask="0x00000001" name="UHCRRDIS"/>
          <bitfield caption="New Packet" mask="0x00000010" name="NPCKT"/>
          <bitfield caption="Emulation Enable" mask="0x00000080" name="EMUL"/>
          <bitfield caption="Read Disable" mask="0x00000100" name="RDDIS"/>
          <bitfield caption="Write Disable" mask="0x00000200" name="WRDIS"/>
          <bitfield caption="Key Bus Destination" mask="0x00001000" name="KBDST" values="OTPC_MR__KBDST"/>
          <bitfield caption="Lock Register" mask="0x00008000" name="LOCK"/>
          <bitfield caption="Address" mask="0xFFFF0000" name="ADDR"/>
        </register>
        <register caption="Address Register" name="OTPC_AR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Data Address" mask="0x000000FF" name="DADDR"/>
          <bitfield caption="Increment Type" mask="0x00010000" name="INCRT" values="OTPC_AR__INCRT"/>
        </register>
        <register caption="Status Register" name="OTPC_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Programming On-Going" mask="0x00000001" name="PGM"/>
          <bitfield caption="Lock On-Going" mask="0x00000002" name="LOCK"/>
          <bitfield caption="Invalidation On-Going" mask="0x00000004" name="INVLD"/>
          <bitfield caption="Emulation Enabled" mask="0x00000008" name="EMUL"/>
          <bitfield caption="Master Key Bus Busy" mask="0x00000010" name="MKBB"/>
          <bitfield caption="Slave Key Bus Busy" mask="0x00000020" name="SKBB"/>
          <bitfield caption="Read On-Going" mask="0x00000040" name="READ"/>
          <bitfield caption="Flush On-Going" mask="0x00000080" name="FLUSH"/>
          <bitfield caption="Hiding On-Going" mask="0x00000100" name="HIDE"/>
          <bitfield caption="One Found" mask="0x00000200" name="ONEF"/>
          <bitfield caption="OTP Registers Unlocked" mask="0x00000800" name="UNLOCK"/>
        </register>
        <register caption="Interrupt Enable Register" name="OTPC_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="End Of Programming Interrupt Enable" mask="0x00000001" name="EOP"/>
          <bitfield caption="End Of Locking Interrupt Enable" mask="0x00000002" name="EOL"/>
          <bitfield caption="End Of Invalidation Interrupt Enable" mask="0x00000004" name="EOI"/>
          <bitfield caption="End Of Key Transfer Interrupt Enable" mask="0x00000008" name="EOKT"/>
          <bitfield caption="Programming Error Interrupt Enable" mask="0x00000010" name="PGERR"/>
          <bitfield caption="Locking Error Interrupt Enable" mask="0x00000020" name="LKERR"/>
          <bitfield caption="Invalidation Error Interrupt Enable" mask="0x00000040" name="IVERR"/>
          <bitfield caption="Write Error Interrupt Enable" mask="0x00000080" name="WERR"/>
          <bitfield caption="End Of Read Interrupt Enable" mask="0x00000100" name="EOR"/>
          <bitfield caption="End Of Flush Interrupt Enable" mask="0x00000200" name="EOF"/>
          <bitfield caption="End Of Hide Interrupt Enable" mask="0x00000400" name="EOH"/>
          <bitfield caption="End Of Refresh Interrupt Enable" mask="0x00000800" name="EORF"/>
          <bitfield caption="Checksum Check Error Interrupt Enable" mask="0x00001000" name="CKERR"/>
          <bitfield caption="Corruption Error Interrupt Enable" mask="0x00002000" name="COERR"/>
          <bitfield caption="Hide Error Interrupt Enable" mask="0x00004000" name="HDERR"/>
          <bitfield caption="Key Bus Error Interrupt Enable" mask="0x00010000" name="KBERR"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x10000000" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="OTPC_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="End Of Programming Interrupt Disable" mask="0x00000001" name="EOP"/>
          <bitfield caption="End Of Locking Interrupt Disable" mask="0x00000002" name="EOL"/>
          <bitfield caption="End Of Invalidation Interrupt Disable" mask="0x00000004" name="EOI"/>
          <bitfield caption="End Of Key Transfer Interrupt Disable" mask="0x00000008" name="EOKT"/>
          <bitfield caption="Programming Error Interrupt Disable" mask="0x00000010" name="PGERR"/>
          <bitfield caption="Locking Error Interrupt Disable" mask="0x00000020" name="LKERR"/>
          <bitfield caption="Invalidation Error Interrupt Disable" mask="0x00000040" name="IVERR"/>
          <bitfield caption="Write Error Interrupt Disable" mask="0x00000080" name="WERR"/>
          <bitfield caption="End Of Read Interrupt Disable" mask="0x00000100" name="EOR"/>
          <bitfield caption="End Of Flush Interrupt Disable" mask="0x00000200" name="EOF"/>
          <bitfield caption="End Of Hide Interrupt Disable" mask="0x00000400" name="EOH"/>
          <bitfield caption="End Of Refresh Interrupt Disable" mask="0x00000800" name="EORF"/>
          <bitfield caption="Checksum Check Error Interrupt Disable" mask="0x00001000" name="CKERR"/>
          <bitfield caption="Corruption Error Interrupt Disable" mask="0x00002000" name="COERR"/>
          <bitfield caption="Hide Error Interrupt Disable" mask="0x00004000" name="HDERR"/>
          <bitfield caption="Key Bus Error Interrupt Disable" mask="0x00010000" name="KBERR"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x10000000" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="OTPC_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="End Of Programming Interrupt Mask" mask="0x00000001" name="EOP"/>
          <bitfield caption="End Of Locking Interrupt Mask" mask="0x00000002" name="EOL"/>
          <bitfield caption="End Of Invalidation Interrupt Mask" mask="0x00000004" name="EOI"/>
          <bitfield caption="End Of Key Transfer Interrupt Mask" mask="0x00000008" name="EOKT"/>
          <bitfield caption="Programming Error Interrupt Mask" mask="0x00000010" name="PGERR"/>
          <bitfield caption="Locking Error Interrupt Mask" mask="0x00000020" name="LKERR"/>
          <bitfield caption="Invalidation Error Interrupt Mask" mask="0x00000040" name="IVERR"/>
          <bitfield caption="Write Error Interrupt Mask" mask="0x00000080" name="WERR"/>
          <bitfield caption="End Of Read Interrupt Mask" mask="0x00000100" name="EOR"/>
          <bitfield caption="End Of Flush Interrupt Mask" mask="0x00000200" name="EOF"/>
          <bitfield caption="End Of Hide Interrupt Mask" mask="0x00000400" name="EOH"/>
          <bitfield caption="End Of Refresh Interrupt Mask" mask="0x00000800" name="EORF"/>
          <bitfield caption="Checksum Check Error Interrupt Mask" mask="0x00001000" name="CKERR"/>
          <bitfield caption="Corruption Error Interrupt Mask" mask="0x00002000" name="COERR"/>
          <bitfield caption="Hide Error Interrupt Mask" mask="0x00004000" name="HDERR"/>
          <bitfield caption="Key Bus Error Interrupt Mask" mask="0x00010000" name="KBERR"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x10000000" name="SECE"/>
        </register>
        <register caption="Interrupt Status Register" name="OTPC_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="End Of Programming (cleared on read)" mask="0x00000001" name="EOP"/>
          <bitfield caption="End Of Locking (cleared on read)" mask="0x00000002" name="EOL"/>
          <bitfield caption="End Of Invalidation (cleared on read)" mask="0x00000004" name="EOI"/>
          <bitfield caption="End Of Key Transfer (cleared on read)" mask="0x00000008" name="EOKT"/>
          <bitfield caption="Programming Error (cleared on read)" mask="0x00000010" name="PGERR"/>
          <bitfield caption="Locking Error (cleared on read)" mask="0x00000020" name="LKERR"/>
          <bitfield caption="Invalidation Error (cleared on read)" mask="0x00000040" name="IVERR"/>
          <bitfield caption="Write Error (cleared on read)" mask="0x00000080" name="WERR"/>
          <bitfield caption="End Of Read (cleared on read)" mask="0x00000100" name="EOR"/>
          <bitfield caption="End Of Flush (cleared on read)" mask="0x00000200" name="EOF"/>
          <bitfield caption="End Of Hide (cleared on read)" mask="0x00000400" name="EOH"/>
          <bitfield caption="End Of Refresh (cleared on read)" mask="0x00000800" name="EORF"/>
          <bitfield caption="Checksum Check Error (cleared on read)" mask="0x00001000" name="CKERR"/>
          <bitfield caption="Corruption Error (cleared on read)" mask="0x00002000" name="COERR"/>
          <bitfield caption="Hide Error (cleared on read)" mask="0x00004000" name="HDERR"/>
          <bitfield caption="Key Bus Error (cleared on read)" mask="0x00010000" name="KBERR"/>
          <bitfield caption="Security and/or Safety Event (cleared on read)" mask="0x10000000" name="SECE"/>
        </register>
        <register caption="Header Register" name="OTPC_HR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Packet Type" mask="0x00000007" name="PACKET" values="OTPC_HR__PACKET"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="LOCK"/>
          <bitfield caption="Invalid Status" mask="0x00000030" name="INVLD"/>
          <bitfield caption="One" mask="0x00000080" name="ONE"/>
          <bitfield caption="Packet Size" mask="0x0000FF00" name="SIZE"/>
          <bitfield caption="Packet Checksum" mask="0xFFFF0000" name="CHECKSUM"/>
        </register>
        <register caption="Data Register" name="OTPC_DR" offset="0x24" rw="RW" size="4">
          <bitfield caption="Packet Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Boot Addresses Register" name="OTPC_BAR" offset="0x30" rw="R" size="4">
          <bitfield caption="Boot Configuration Address" mask="0x0000FFFF" name="BCADDR"/>
          <bitfield caption="Secure Boot Configuration Address" mask="0xFFFF0000" name="SBCADDR"/>
        </register>
        <register caption="Custom Address Register" name="OTPC_CAR" offset="0x34" rw="R" size="4">
          <bitfield caption="Custom Address" mask="0x0000FFFF" name="CADDR"/>
        </register>
        <register caption="User Hardware Configuration 0 Register" name="OTPC_UHC0R" offset="0x50" rw="R" size="4">
          <bitfield caption="JTAG Disable" mask="0x000000FF" name="JTAGDIS"/>
        </register>
        <register caption="User Hardware Configuration 1 Register" name="OTPC_UHC1R" offset="0x54" rw="R" size="4">
          <bitfield caption="User Read Disable" mask="0x00000001" name="URDDIS"/>
          <bitfield caption="User programming Disable" mask="0x00000002" name="UPGDIS"/>
          <bitfield caption="User Hardware Configuration Packet Invalidation Disable" mask="0x00000004" name="UHCINVDIS"/>
          <bitfield caption="User Hardware Configuration Packet Lock Disable" mask="0x00000008" name="UHCLKDIS"/>
          <bitfield caption="User Hardware Configuration Packet Program Disable" mask="0x00000010" name="UHCPGDIS"/>
          <bitfield caption="Boot Configuration Packet Invalidation Disable" mask="0x00000020" name="BCINVDIS"/>
          <bitfield caption="Boot Configuration Packet Lock Disable" mask="0x00000040" name="BCLKDIS"/>
          <bitfield caption="Boot Configuration Packet Program Disable" mask="0x00000080" name="BCPGDIS"/>
          <bitfield caption="Secure Boot Configuration Packet Invalidation Disable" mask="0x00000100" name="SBCINVDIS"/>
          <bitfield caption="Secure Boot Configuration Packet Lock Disable" mask="0x00000200" name="SBCLKDIS"/>
          <bitfield caption="Secure Boot Configuration Packet Program Disable" mask="0x00000400" name="SBCPGDIS"/>
          <bitfield caption="Custom Packet Invalidation Disable" mask="0x00004000" name="CINVDIS"/>
          <bitfield caption="Custom Packet Lock Disable" mask="0x00008000" name="CLKDIS"/>
          <bitfield caption="Custom Packet Program Disable" mask="0x00010000" name="CPGDIS"/>
          <bitfield caption="User Refresh Disable" mask="0x00020000" name="URFDIS"/>
        </register>
        <register caption="Product UID x Register 0" name="OTPC_UID0R" offset="0x60" rw="R" size="4">
          <bitfield caption="Unique Product ID" mask="0xFFFFFFFF" name="UID"/>
        </register>
        <register caption="Product UID x Register 1" name="OTPC_UID1R" offset="0x64" rw="R" size="4">
          <bitfield caption="Unique Product ID" mask="0xFFFFFFFF" name="UID"/>
        </register>
        <register caption="Product UID x Register 2" name="OTPC_UID2R" offset="0x68" rw="R" size="4">
          <bitfield caption="Unique Product ID" mask="0xFFFFFFFF" name="UID"/>
        </register>
        <register caption="Product UID x Register 3" name="OTPC_UID3R" offset="0x6C" rw="R" size="4">
          <bitfield caption="Unique Product ID" mask="0xFFFFFFFF" name="UID"/>
        </register>
        <register caption="Write Protection Mode Register" name="OTPC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPCFEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCTEN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="OTPC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="OTPC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type" mask="0x0F000000" name="SWETYP" values="OTPC_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class" mask="0x80000000" name="ECLASS" values="OTPC_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="Key Bus Destination" name="OTPC_MR__KBDST">
        <value caption="The TDES is the destination of the key transfer." name="TDES" value="0"/>
        <value caption="The AES is the destination of the key transfer." name="AES" value="1"/>
      </value-group>
      <value-group caption="Increment Type" name="OTPC_AR__INCRT">
        <value caption="Increment DADDR after a read of OTPC_DR." name="AFTER_READ" value="0"/>
        <value caption="Increment DADDR after a write of OTPC_DR." name="AFTER_WRITE" value="1"/>
      </value-group>
      <value-group caption="Packet Type" name="OTPC_HR__PACKET">
        <value caption="Regular packet accessible through the User Interface" name="REGULAR" value="0x1"/>
        <value caption="Key packet accessible only through the Key Buses" name="KEY" value="0x2"/>
        <value caption="Boot Configuration packet" name="BOOT_CONFIGURATION" value="0x3"/>
        <value caption="Secure Boot Configuration packet" name="SECURE_BOOT_CONFIGURATION" value="0x4"/>
        <value caption="Hardware Configuration packet" name="HARDWARE_CONFIGURATION" value="0x5"/>
        <value caption="Custom packet" name="CUSTOM" value="0x6"/>
      </value-group>
      <value-group caption="Write Protection Key" name="OTPC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x4F5450"/>
      </value-group>
      <value-group caption="Software Error Type" name="OTPC_WPSR__SWETYP">
        <value caption="A write-only register has been read (warning)." name="READ_WO" value="0x0"/>
        <value caption="A write access has been performed on a read-only register (warning)." name="WRITE_RO" value="0x1"/>
        <value caption="A change has been made into the configuration (error)." name="CONF_CHG" value="0x2"/>
        <value caption="A write has been computed in OTPC_CR or OTPC_WPMR register with a wrong value in the related KEY field (error)." name="KEY_ERROR" value="0x3"/>
      </value-group>
      <value-group caption="Software Error Class" name="OTPC_WPSR__ECLASS">
        <value caption="An abnormal access that does not have any impact." name="WARNING" value="0"/>
        <value caption="An abnormal access that may have an impact." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="Parallel Input/Output Controller" name="PIO" id="11004" version="X">
      <register-group name="PIO">
        <register caption="PIO Enable Register" name="PIO_PER" offset="0x0000" rw="W" size="4">
          <bitfield caption="PIO Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="PIO Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="PIO Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="PIO Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="PIO Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="PIO Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="PIO Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="PIO Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="PIO Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="PIO Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="PIO Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="PIO Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="PIO Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="PIO Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="PIO Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="PIO Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="PIO Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="PIO Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="PIO Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="PIO Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="PIO Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="PIO Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="PIO Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="PIO Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="PIO Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="PIO Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="PIO Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="PIO Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="PIO Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="PIO Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="PIO Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="PIO Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Disable Register" name="PIO_PDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="PIO Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="PIO Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="PIO Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="PIO Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="PIO Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="PIO Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="PIO Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="PIO Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="PIO Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="PIO Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="PIO Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="PIO Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="PIO Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="PIO Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="PIO Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="PIO Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="PIO Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="PIO Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="PIO Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="PIO Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="PIO Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="PIO Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="PIO Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="PIO Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="PIO Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="PIO Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="PIO Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="PIO Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="PIO Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="PIO Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="PIO Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="PIO Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Status Register" name="PIO_PSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="PIO Status" mask="0x00000001" name="P0"/>
          <bitfield caption="PIO Status" mask="0x00000002" name="P1"/>
          <bitfield caption="PIO Status" mask="0x00000004" name="P2"/>
          <bitfield caption="PIO Status" mask="0x00000008" name="P3"/>
          <bitfield caption="PIO Status" mask="0x00000010" name="P4"/>
          <bitfield caption="PIO Status" mask="0x00000020" name="P5"/>
          <bitfield caption="PIO Status" mask="0x00000040" name="P6"/>
          <bitfield caption="PIO Status" mask="0x00000080" name="P7"/>
          <bitfield caption="PIO Status" mask="0x00000100" name="P8"/>
          <bitfield caption="PIO Status" mask="0x00000200" name="P9"/>
          <bitfield caption="PIO Status" mask="0x00000400" name="P10"/>
          <bitfield caption="PIO Status" mask="0x00000800" name="P11"/>
          <bitfield caption="PIO Status" mask="0x00001000" name="P12"/>
          <bitfield caption="PIO Status" mask="0x00002000" name="P13"/>
          <bitfield caption="PIO Status" mask="0x00004000" name="P14"/>
          <bitfield caption="PIO Status" mask="0x00008000" name="P15"/>
          <bitfield caption="PIO Status" mask="0x00010000" name="P16"/>
          <bitfield caption="PIO Status" mask="0x00020000" name="P17"/>
          <bitfield caption="PIO Status" mask="0x00040000" name="P18"/>
          <bitfield caption="PIO Status" mask="0x00080000" name="P19"/>
          <bitfield caption="PIO Status" mask="0x00100000" name="P20"/>
          <bitfield caption="PIO Status" mask="0x00200000" name="P21"/>
          <bitfield caption="PIO Status" mask="0x00400000" name="P22"/>
          <bitfield caption="PIO Status" mask="0x00800000" name="P23"/>
          <bitfield caption="PIO Status" mask="0x01000000" name="P24"/>
          <bitfield caption="PIO Status" mask="0x02000000" name="P25"/>
          <bitfield caption="PIO Status" mask="0x04000000" name="P26"/>
          <bitfield caption="PIO Status" mask="0x08000000" name="P27"/>
          <bitfield caption="PIO Status" mask="0x10000000" name="P28"/>
          <bitfield caption="PIO Status" mask="0x20000000" name="P29"/>
          <bitfield caption="PIO Status" mask="0x40000000" name="P30"/>
          <bitfield caption="PIO Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Enable Register" name="PIO_OER" offset="0x0010" rw="W" size="4">
          <bitfield caption="Output Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Disable Register" name="PIO_ODR" offset="0x0014" rw="W" size="4">
          <bitfield caption="Output Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Status Register" name="PIO_OSR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Output Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Enable Register" name="PIO_IFER" offset="0x0020" rw="W" size="4">
          <bitfield caption="Input Filter Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Disable Register" name="PIO_IFDR" offset="0x0024" rw="W" size="4">
          <bitfield caption="Input Filter Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Status Register" name="PIO_IFSR" offset="0x0028" rw="R" size="4">
          <bitfield caption="Input Filter Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Set Output Data Register" name="PIO_SODR" offset="0x0030" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Clear Output Data Register" name="PIO_CODR" offset="0x0034" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Data Status Register" name="PIO_ODSR" offset="0x0038" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pin Data Status Register" name="PIO_PDSR" offset="0x003C" rw="R" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Enable Register" name="PIO_IER" offset="0x0040" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Disable Register" name="PIO_IDR" offset="0x0044" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Mask Register" name="PIO_IMR" offset="0x0048" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Status Register" name="PIO_ISR" offset="0x004C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Enable Register" name="PIO_MDER" offset="0x0050" rw="W" size="4">
          <bitfield caption="Multi-drive Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Disable Register" name="PIO_MDDR" offset="0x0054" rw="W" size="4">
          <bitfield caption="Multi-drive Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Status Register" name="PIO_MDSR" offset="0x0058" rw="R" size="4">
          <bitfield caption="Multi-drive Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Multi-drive Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Multi-drive Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Multi-drive Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Multi-drive Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Multi-drive Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Multi-drive Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Multi-drive Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Multi-drive Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Multi-drive Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Multi-drive Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Multi-drive Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Multi-drive Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Multi-drive Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Multi-drive Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Multi-drive Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Multi-drive Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Multi-drive Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Multi-drive Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Multi-drive Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Multi-drive Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Multi-drive Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Multi-drive Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Multi-drive Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Multi-drive Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Multi-drive Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Multi-drive Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Multi-drive Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Multi-drive Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Multi-drive Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Multi-drive Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Multi-drive Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-Up Disable Register" name="PIO_PUDR" offset="0x0060" rw="W" size="4">
          <bitfield caption="Pull-Up Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-Up Enable Register" name="PIO_PUER" offset="0x0064" rw="W" size="4">
          <bitfield caption="Pull-Up Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-Up Status Register" name="PIO_PUSR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Pull-Up Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Up Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Up Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Up Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Up Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Up Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Up Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Up Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Up Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Up Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Up Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Up Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Up Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Up Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Up Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Up Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Up Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Up Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Up Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Up Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Up Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Up Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Up Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Up Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Up Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Up Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Up Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Up Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Up Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Up Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Up Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Up Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Peripheral ABCD Select Register" name="PIO_ABCDSR" offset="0x0070" rw="RW" size="4" count="2">
          <bitfield caption="Peripheral Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Disable Register" name="PIO_IFSCDR" offset="0x0080" rw="W" size="4">
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Clock Glitch Filtering Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Enable Register" name="PIO_IFSCER" offset="0x0084" rw="W" size="4">
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000001" name="P0"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000002" name="P1"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000004" name="P2"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000008" name="P3"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000010" name="P4"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000020" name="P5"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000040" name="P6"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000080" name="P7"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000100" name="P8"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000200" name="P9"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000400" name="P10"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00000800" name="P11"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00001000" name="P12"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00002000" name="P13"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00004000" name="P14"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00008000" name="P15"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00010000" name="P16"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00020000" name="P17"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00040000" name="P18"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00080000" name="P19"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00100000" name="P20"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00200000" name="P21"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00400000" name="P22"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x00800000" name="P23"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x01000000" name="P24"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x02000000" name="P25"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x04000000" name="P26"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x08000000" name="P27"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x10000000" name="P28"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x20000000" name="P29"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x40000000" name="P30"/>
          <bitfield caption="Slow Clock Debouncing Filtering Select" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Status Register" name="PIO_IFSCSR" offset="0x0088" rw="R" size="4">
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Slow Clock Divider Debouncing Register" name="PIO_SCDR" offset="0x008C" rw="RW" size="4">
          <bitfield caption="Slow Clock Divider Selection for Debouncing" mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="Pad Pull-Down Disable Register" name="PIO_PPDDR" offset="0x0090" rw="W" size="4">
          <bitfield caption="Pull-Down Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-Down Enable Register" name="PIO_PPDER" offset="0x0094" rw="W" size="4">
          <bitfield caption="Pull-Down Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-Down Status Register" name="PIO_PPDSR" offset="0x0098" rw="R" size="4">
          <bitfield caption="Pull-Down Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Pull-Down Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Pull-Down Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Pull-Down Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Pull-Down Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Pull-Down Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Pull-Down Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Pull-Down Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Pull-Down Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Pull-Down Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Pull-Down Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Pull-Down Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Pull-Down Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Pull-Down Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Pull-Down Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Pull-Down Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Pull-Down Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Pull-Down Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Pull-Down Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Pull-Down Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Pull-Down Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Pull-Down Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Pull-Down Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Pull-Down Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Pull-Down Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Pull-Down Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Pull-Down Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Pull-Down Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Pull-Down Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Pull-Down Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Pull-Down Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Pull-Down Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Enable" name="PIO_OWER" offset="0x00A0" rw="W" size="4">
          <bitfield caption="Output Write Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Disable" name="PIO_OWDR" offset="0x00A4" rw="W" size="4">
          <bitfield caption="Output Write Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Status Register" name="PIO_OWSR" offset="0x00A8" rw="R" size="4">
          <bitfield caption="Output Write Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Enable Register" name="PIO_AIMER" offset="0x00B0" rw="W" size="4">
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Disable Register" name="PIO_AIMDR" offset="0x00B4" rw="W" size="4">
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Mask Register" name="PIO_AIMMR" offset="0x00B8" rw="R" size="4">
          <bitfield caption="IO Line Index" mask="0x00000001" name="P0"/>
          <bitfield caption="IO Line Index" mask="0x00000002" name="P1"/>
          <bitfield caption="IO Line Index" mask="0x00000004" name="P2"/>
          <bitfield caption="IO Line Index" mask="0x00000008" name="P3"/>
          <bitfield caption="IO Line Index" mask="0x00000010" name="P4"/>
          <bitfield caption="IO Line Index" mask="0x00000020" name="P5"/>
          <bitfield caption="IO Line Index" mask="0x00000040" name="P6"/>
          <bitfield caption="IO Line Index" mask="0x00000080" name="P7"/>
          <bitfield caption="IO Line Index" mask="0x00000100" name="P8"/>
          <bitfield caption="IO Line Index" mask="0x00000200" name="P9"/>
          <bitfield caption="IO Line Index" mask="0x00000400" name="P10"/>
          <bitfield caption="IO Line Index" mask="0x00000800" name="P11"/>
          <bitfield caption="IO Line Index" mask="0x00001000" name="P12"/>
          <bitfield caption="IO Line Index" mask="0x00002000" name="P13"/>
          <bitfield caption="IO Line Index" mask="0x00004000" name="P14"/>
          <bitfield caption="IO Line Index" mask="0x00008000" name="P15"/>
          <bitfield caption="IO Line Index" mask="0x00010000" name="P16"/>
          <bitfield caption="IO Line Index" mask="0x00020000" name="P17"/>
          <bitfield caption="IO Line Index" mask="0x00040000" name="P18"/>
          <bitfield caption="IO Line Index" mask="0x00080000" name="P19"/>
          <bitfield caption="IO Line Index" mask="0x00100000" name="P20"/>
          <bitfield caption="IO Line Index" mask="0x00200000" name="P21"/>
          <bitfield caption="IO Line Index" mask="0x00400000" name="P22"/>
          <bitfield caption="IO Line Index" mask="0x00800000" name="P23"/>
          <bitfield caption="IO Line Index" mask="0x01000000" name="P24"/>
          <bitfield caption="IO Line Index" mask="0x02000000" name="P25"/>
          <bitfield caption="IO Line Index" mask="0x04000000" name="P26"/>
          <bitfield caption="IO Line Index" mask="0x08000000" name="P27"/>
          <bitfield caption="IO Line Index" mask="0x10000000" name="P28"/>
          <bitfield caption="IO Line Index" mask="0x20000000" name="P29"/>
          <bitfield caption="IO Line Index" mask="0x40000000" name="P30"/>
          <bitfield caption="IO Line Index" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge Select Register" name="PIO_ESR" offset="0x00C0" rw="W" size="4">
          <bitfield caption="Edge Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Level Select Register" name="PIO_LSR" offset="0x00C4" rw="W" size="4">
          <bitfield caption="Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge/Level Status Register" name="PIO_ELSR" offset="0x00C8" rw="R" size="4">
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Falling Edge/Low-Level Select Register" name="PIO_FELLSR" offset="0x00D0" rw="W" size="4">
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Falling Edge/Low-Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Rising Edge/High-Level Select Register" name="PIO_REHLSR" offset="0x00D4" rw="W" size="4">
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Rising Edge/High-Level Interrupt Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Fall/Rise - Low/High Status Register" name="PIO_FRLHSR" offset="0x00D8" rw="R" size="4">
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000001" name="P0"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000002" name="P1"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000004" name="P2"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000008" name="P3"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000010" name="P4"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000020" name="P5"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000040" name="P6"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000080" name="P7"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000100" name="P8"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000200" name="P9"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000400" name="P10"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00000800" name="P11"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00001000" name="P12"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00002000" name="P13"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00004000" name="P14"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00008000" name="P15"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00010000" name="P16"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00020000" name="P17"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00040000" name="P18"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00080000" name="P19"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00100000" name="P20"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00200000" name="P21"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00400000" name="P22"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x00800000" name="P23"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x01000000" name="P24"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x02000000" name="P25"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x04000000" name="P26"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x08000000" name="P27"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x10000000" name="P28"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x20000000" name="P29"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x40000000" name="P30"/>
          <bitfield caption="Edge/Level Interrupt Source Selection" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Write Protection Mode Register" name="PIO_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIO_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PIO_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Schmitt Trigger Register" name="PIO_SCHMITT" offset="0x0100" rw="RW" size="4">
          <bitfield caption="Schmitt Trigger Control" mask="0x00000001" name="SCHMITT0"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000002" name="SCHMITT1"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000004" name="SCHMITT2"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000008" name="SCHMITT3"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000010" name="SCHMITT4"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000020" name="SCHMITT5"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000040" name="SCHMITT6"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000080" name="SCHMITT7"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000100" name="SCHMITT8"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000200" name="SCHMITT9"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000400" name="SCHMITT10"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00000800" name="SCHMITT11"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00001000" name="SCHMITT12"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00002000" name="SCHMITT13"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00004000" name="SCHMITT14"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00008000" name="SCHMITT15"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00010000" name="SCHMITT16"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00020000" name="SCHMITT17"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00040000" name="SCHMITT18"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00080000" name="SCHMITT19"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00100000" name="SCHMITT20"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00200000" name="SCHMITT21"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00400000" name="SCHMITT22"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x00800000" name="SCHMITT23"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x01000000" name="SCHMITT24"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x02000000" name="SCHMITT25"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x04000000" name="SCHMITT26"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x08000000" name="SCHMITT27"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x10000000" name="SCHMITT28"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x20000000" name="SCHMITT29"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x40000000" name="SCHMITT30"/>
          <bitfield caption="Schmitt Trigger Control" mask="0x80000000" name="SCHMITT31"/>
        </register>
        <register caption="I/O Slewrate Control Register" name="PIO_SLEWR" offset="0x0110" rw="RW" size="4">
          <bitfield caption="Slewrate Control for IO line 0" mask="0x00000001" name="SR0" values="PIO_SLEWR__SR0"/>
          <bitfield caption="Slewrate Control for IO line 1" mask="0x00000002" name="SR1" values="PIO_SLEWR__SR1"/>
          <bitfield caption="Slewrate Control for IO line 2" mask="0x00000004" name="SR2" values="PIO_SLEWR__SR2"/>
          <bitfield caption="Slewrate Control for IO line 3" mask="0x00000008" name="SR3" values="PIO_SLEWR__SR3"/>
          <bitfield caption="Slewrate Control for IO line 4" mask="0x00000010" name="SR4" values="PIO_SLEWR__SR4"/>
          <bitfield caption="Slewrate Control for IO line 5" mask="0x00000020" name="SR5" values="PIO_SLEWR__SR5"/>
          <bitfield caption="Slewrate Control for IO line 6" mask="0x00000040" name="SR6" values="PIO_SLEWR__SR6"/>
          <bitfield caption="Slewrate Control for IO line 7" mask="0x00000080" name="SR7" values="PIO_SLEWR__SR7"/>
          <bitfield caption="Slewrate Control for IO line 8" mask="0x00000100" name="SR8" values="PIO_SLEWR__SR8"/>
          <bitfield caption="Slewrate Control for IO line 9" mask="0x00000200" name="SR9" values="PIO_SLEWR__SR9"/>
          <bitfield caption="Slewrate Control for IO line 10" mask="0x00000400" name="SR10" values="PIO_SLEWR__SR10"/>
          <bitfield caption="Slewrate Control for IO line 11" mask="0x00000800" name="SR11" values="PIO_SLEWR__SR11"/>
          <bitfield caption="Slewrate Control for IO line 12" mask="0x00001000" name="SR12" values="PIO_SLEWR__SR12"/>
          <bitfield caption="Slewrate Control for IO line 13" mask="0x00002000" name="SR13" values="PIO_SLEWR__SR13"/>
          <bitfield caption="Slewrate Control for IO line 14" mask="0x00004000" name="SR14" values="PIO_SLEWR__SR14"/>
          <bitfield caption="Slewrate Control for IO line 15" mask="0x00008000" name="SR15" values="PIO_SLEWR__SR15"/>
          <bitfield caption="Slewrate Control for IO line 16" mask="0x00010000" name="SR16" values="PIO_SLEWR__SR16"/>
          <bitfield caption="Slewrate Control for IO line 17" mask="0x00020000" name="SR17" values="PIO_SLEWR__SR17"/>
          <bitfield caption="Slewrate Control for IO line 18" mask="0x00040000" name="SR18" values="PIO_SLEWR__SR18"/>
          <bitfield caption="Slewrate Control for IO line 19" mask="0x00080000" name="SR19" values="PIO_SLEWR__SR19"/>
          <bitfield caption="Slewrate Control for IO line 20" mask="0x00100000" name="SR20" values="PIO_SLEWR__SR20"/>
          <bitfield caption="Slewrate Control for IO line 21" mask="0x00200000" name="SR21" values="PIO_SLEWR__SR21"/>
          <bitfield caption="Slewrate Control for IO line 22" mask="0x00400000" name="SR22" values="PIO_SLEWR__SR22"/>
          <bitfield caption="Slewrate Control for IO line 23" mask="0x00800000" name="SR23" values="PIO_SLEWR__SR23"/>
          <bitfield caption="Slewrate Control for IO line 24" mask="0x01000000" name="SR24" values="PIO_SLEWR__SR24"/>
          <bitfield caption="Slewrate Control for IO line 25" mask="0x02000000" name="SR25" values="PIO_SLEWR__SR25"/>
          <bitfield caption="Slewrate Control for IO line 26" mask="0x04000000" name="SR26" values="PIO_SLEWR__SR26"/>
          <bitfield caption="Slewrate Control for IO line 27" mask="0x08000000" name="SR27" values="PIO_SLEWR__SR27"/>
          <bitfield caption="Slewrate Control for IO line 28" mask="0x10000000" name="SR28" values="PIO_SLEWR__SR28"/>
          <bitfield caption="Slewrate Control for IO line 29" mask="0x20000000" name="SR29" values="PIO_SLEWR__SR29"/>
          <bitfield caption="Slewrate Control for IO line 30" mask="0x40000000" name="SR30" values="PIO_SLEWR__SR30"/>
          <bitfield caption="Slewrate Control for IO line 31" mask="0x80000000" name="SR31" values="PIO_SLEWR__SR31"/>
        </register>
        <register caption="I/O Drive Register" name="PIO_DRIVER" offset="0x0118" rw="RW" size="4">
          <bitfield caption="Drive of I/O Line 0" mask="0x00000001" name="DR0" values="PIO_DRIVER__DR0"/>
          <bitfield caption="Drive of I/O Line 1" mask="0x00000002" name="DR1" values="PIO_DRIVER__DR1"/>
          <bitfield caption="Drive of I/O Line 2" mask="0x00000004" name="DR2" values="PIO_DRIVER__DR2"/>
          <bitfield caption="Drive of I/O Line 3" mask="0x00000008" name="DR3" values="PIO_DRIVER__DR3"/>
          <bitfield caption="Drive of I/O Line 4" mask="0x00000010" name="DR4" values="PIO_DRIVER__DR4"/>
          <bitfield caption="Drive of I/O Line 5" mask="0x00000020" name="DR5" values="PIO_DRIVER__DR5"/>
          <bitfield caption="Drive of I/O Line 6" mask="0x00000040" name="DR6" values="PIO_DRIVER__DR6"/>
          <bitfield caption="Drive of I/O Line 7" mask="0x00000080" name="DR7" values="PIO_DRIVER__DR7"/>
          <bitfield caption="Drive of I/O Line 8" mask="0x00000100" name="DR8" values="PIO_DRIVER__DR8"/>
          <bitfield caption="Drive of I/O Line 9" mask="0x00000200" name="DR9" values="PIO_DRIVER__DR9"/>
          <bitfield caption="Drive of I/O Line 10" mask="0x00000400" name="DR10" values="PIO_DRIVER__DR10"/>
          <bitfield caption="Drive of I/O Line 11" mask="0x00000800" name="DR11" values="PIO_DRIVER__DR11"/>
          <bitfield caption="Drive of I/O Line 12" mask="0x00001000" name="DR12" values="PIO_DRIVER__DR12"/>
          <bitfield caption="Drive of I/O Line 13" mask="0x00002000" name="DR13" values="PIO_DRIVER__DR13"/>
          <bitfield caption="Drive of I/O Line 14" mask="0x00004000" name="DR14" values="PIO_DRIVER__DR14"/>
          <bitfield caption="Drive of I/O Line 15" mask="0x00008000" name="DR15" values="PIO_DRIVER__DR15"/>
          <bitfield caption="Drive of I/O Line 16" mask="0x00010000" name="DR16" values="PIO_DRIVER__DR16"/>
          <bitfield caption="Drive of I/O Line 17" mask="0x00020000" name="DR17" values="PIO_DRIVER__DR17"/>
          <bitfield caption="Drive of I/O Line 18" mask="0x00040000" name="DR18" values="PIO_DRIVER__DR18"/>
          <bitfield caption="Drive of I/O Line 19" mask="0x00080000" name="DR19" values="PIO_DRIVER__DR19"/>
          <bitfield caption="Drive of I/O Line 20" mask="0x00100000" name="DR20" values="PIO_DRIVER__DR20"/>
          <bitfield caption="Drive of I/O Line 21" mask="0x00200000" name="DR21" values="PIO_DRIVER__DR21"/>
          <bitfield caption="Drive of I/O Line 22" mask="0x00400000" name="DR22" values="PIO_DRIVER__DR22"/>
          <bitfield caption="Drive of I/O Line 23" mask="0x00800000" name="DR23" values="PIO_DRIVER__DR23"/>
          <bitfield caption="Drive of I/O Line 24" mask="0x01000000" name="DR24" values="PIO_DRIVER__DR24"/>
          <bitfield caption="Drive of I/O Line 25" mask="0x02000000" name="DR25" values="PIO_DRIVER__DR25"/>
          <bitfield caption="Drive of I/O Line 26" mask="0x04000000" name="DR26" values="PIO_DRIVER__DR26"/>
          <bitfield caption="Drive of I/O Line 27" mask="0x08000000" name="DR27" values="PIO_DRIVER__DR27"/>
          <bitfield caption="Drive of I/O Line 28" mask="0x10000000" name="DR28" values="PIO_DRIVER__DR28"/>
          <bitfield caption="Drive of I/O Line 29" mask="0x20000000" name="DR29" values="PIO_DRIVER__DR29"/>
          <bitfield caption="Drive of I/O Line 30" mask="0x40000000" name="DR30" values="PIO_DRIVER__DR30"/>
          <bitfield caption="Drive of I/O Line 31" mask="0x80000000" name="DR31" values="PIO_DRIVER__DR31"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 0" name="PIO_SLEWR__SR0">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 1" name="PIO_SLEWR__SR1">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 2" name="PIO_SLEWR__SR2">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 3" name="PIO_SLEWR__SR3">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 4" name="PIO_SLEWR__SR4">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 5" name="PIO_SLEWR__SR5">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 6" name="PIO_SLEWR__SR6">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 7" name="PIO_SLEWR__SR7">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 8" name="PIO_SLEWR__SR8">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 9" name="PIO_SLEWR__SR9">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 10" name="PIO_SLEWR__SR10">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 11" name="PIO_SLEWR__SR11">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 12" name="PIO_SLEWR__SR12">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 13" name="PIO_SLEWR__SR13">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 14" name="PIO_SLEWR__SR14">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 15" name="PIO_SLEWR__SR15">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 16" name="PIO_SLEWR__SR16">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 17" name="PIO_SLEWR__SR17">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 18" name="PIO_SLEWR__SR18">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 19" name="PIO_SLEWR__SR19">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 20" name="PIO_SLEWR__SR20">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 21" name="PIO_SLEWR__SR21">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 22" name="PIO_SLEWR__SR22">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 23" name="PIO_SLEWR__SR23">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 24" name="PIO_SLEWR__SR24">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 25" name="PIO_SLEWR__SR25">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 26" name="PIO_SLEWR__SR26">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 27" name="PIO_SLEWR__SR27">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 28" name="PIO_SLEWR__SR28">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 29" name="PIO_SLEWR__SR29">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 30" name="PIO_SLEWR__SR30">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Slewrate Control for IO line 31" name="PIO_SLEWR__SR31">
        <value caption="No slewrate control." name="DISABLED" value="0"/>
        <value caption="Slewrate controlled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 0" name="PIO_DRIVER__DR0">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 1" name="PIO_DRIVER__DR1">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 2" name="PIO_DRIVER__DR2">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 3" name="PIO_DRIVER__DR3">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 4" name="PIO_DRIVER__DR4">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 5" name="PIO_DRIVER__DR5">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 6" name="PIO_DRIVER__DR6">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 7" name="PIO_DRIVER__DR7">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 8" name="PIO_DRIVER__DR8">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 9" name="PIO_DRIVER__DR9">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 10" name="PIO_DRIVER__DR10">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 11" name="PIO_DRIVER__DR11">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 12" name="PIO_DRIVER__DR12">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 13" name="PIO_DRIVER__DR13">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 14" name="PIO_DRIVER__DR14">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 15" name="PIO_DRIVER__DR15">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 16" name="PIO_DRIVER__DR16">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 17" name="PIO_DRIVER__DR17">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 18" name="PIO_DRIVER__DR18">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 19" name="PIO_DRIVER__DR19">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 20" name="PIO_DRIVER__DR20">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 21" name="PIO_DRIVER__DR21">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 22" name="PIO_DRIVER__DR22">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 23" name="PIO_DRIVER__DR23">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 24" name="PIO_DRIVER__DR24">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 25" name="PIO_DRIVER__DR25">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 26" name="PIO_DRIVER__DR26">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 27" name="PIO_DRIVER__DR27">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 28" name="PIO_DRIVER__DR28">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 29" name="PIO_DRIVER__DR29">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 30" name="PIO_DRIVER__DR30">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Drive of I/O Line 31" name="PIO_DRIVER__DR31">
        <value caption="Lowest drive" name="LOW" value="0"/>
        <value caption="Highest drive" name="HIGH" value="1"/>
      </value-group>
    </module>
    <module caption="Periodic Interval Timer" name="PIT" id="6079" version="D">
      <register-group name="PIT">
        <register caption="Mode Register" name="PIT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Periodic Interval Value" mask="0x000FFFFF" name="PIV"/>
          <bitfield caption="Period Interval Timer Enabled" mask="0x01000000" name="PITEN"/>
          <bitfield caption="Periodic Interval Timer Interrupt Enable" mask="0x02000000" name="PITIEN"/>
        </register>
        <register caption="Status Register" name="PIT_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="Periodic Interval Timer Status" mask="0x00000001" name="PITS"/>
        </register>
        <register caption="Periodic Interval Value Register" name="PIT_PIVR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
        <register caption="Periodic Interval Image Register" name="PIT_PIIR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
      </register-group>
    </module>
    <module caption="Periodic Interval Timer 64-bit" name="PIT64B" id="44117" version="C">
      <register-group name="PIT64B">
        <register caption="Control Register" name="PIT64B_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Timer" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="PIT64B_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Continuous Mode" mask="0x00000001" name="CONT"/>
          <bitfield caption="Generic Clock Selection Enable" mask="0x00000008" name="SGCLK"/>
          <bitfield caption="Start Mode" mask="0x00000010" name="SMOD"/>
          <bitfield caption="Prescaler Period" mask="0x00000F00" name="PRESCALER"/>
        </register>
        <register caption="LSB Period Register" name="PIT64B_LSBPR" offset="0x08" rw="RW" size="4">
          <bitfield caption="32 LSB of the Timer Period" mask="0xFFFFFFFF" name="LSBPERIOD"/>
        </register>
        <register caption="MSB Period Register" name="PIT64B_MSBPR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="32 MSB of the Timer Period" mask="0xFFFFFFFF" name="MSBPERIOD"/>
        </register>
        <register caption="Interrupt Enable Register" name="PIT64B_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Elapsed Timer Period Interrupt Enable" mask="0x00000001" name="PERIOD"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000002" name="OVRE"/>
          <bitfield caption="Safety and/or Security Report Interrupt Enable" mask="0x00000010" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="PIT64B_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Elapsed Timer Period Interrupt Disable" mask="0x00000001" name="PERIOD"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000002" name="OVRE"/>
          <bitfield caption="Safety and/or Security Report Interrupt Disable" mask="0x00000010" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="PIT64B_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Elapsed Timer Period Interrupt Mask" mask="0x00000001" name="PERIOD"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000002" name="OVRE"/>
          <bitfield caption="Safety and/or Security Report Interrupt Mask" mask="0x00000010" name="SECE"/>
        </register>
        <register caption="Interrupt Status Register" name="PIT64B_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Elapsed Timer Period Status Flag (cleared on read)" mask="0x00000001" name="PERIOD"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000002" name="OVRE"/>
          <bitfield caption="Safety/Security Report (cleared on read)" mask="0x00000010" name="SECE"/>
        </register>
        <register caption="Timer LSB Current Value Register" name="PIT64B_TLSBR" offset="0x20" rw="R" size="4">
          <bitfield caption="Current 32 LSB of the Timer" mask="0xFFFFFFFF" name="LSBTIMER"/>
        </register>
        <register caption="Timer MSB Current Value Register" name="PIT64B_TMSBR" offset="0x24" rw="R" size="4">
          <bitfield caption="Current 32 MSB of the Timer" mask="0xFFFFFFFF" name="MSBTIMER"/>
        </register>
        <register caption="Write Protection Mode Register" name="PIT64B_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interruption Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIT64B_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PIT64B_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x03000000" name="SWETYP" values="PIT64B_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class (cleared on read)" mask="0x80000000" name="ECLASS" values="PIT64B_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="PIT64B_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCREN, WPITEN and WPEN bits. Always reads as 0." name="PASSWD" value="0x504954"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="PIT64B_WPSR__SWETYP">
        <value caption="A write-only register has been read (warning)." name="READ_WO" value="0x0"/>
        <value caption="A write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address (warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="A write access is performed into PIT64B_MR, PIT64B_LSBR, PIT64B_MSBR while the PIT64B is running (abnormal)." name="WEIRD_ACTION" value="0x3"/>
      </value-group>
      <value-group caption="Software Error Class (cleared on read)" name="PIT64B_WPSR__ECLASS">
        <value caption="An abnormal access that does not affect system functionality." name="WARNING" value="0"/>
        <value caption="A write access is performed into PIT64B_MR, PIT64B_LSBR, PIT64B_MSBR while the PIT64B is running." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="Power Management Controller" name="PMC" id="44112" version="F">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4">
          <bitfield caption="MPDDRC/SDRAMC Clock Enable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="USB Host OHCI Clocks Enable" mask="0x00000040" name="UHP"/>
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="QSPI 2x Clock Enable" mask="0x00080000" name="QSPICLK"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="MPDDRC/SDRAMC Clock Disable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="USB Host OHCI Clocks Disable" mask="0x00000040" name="UHP"/>
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="QSPI 2x Clock Disable" mask="0x00080000" name="QSPICLK"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="MPDDRC/SDRAMC Clock Status" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="USB Host OHCI Clocks Status" mask="0x00000040" name="UHP"/>
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="QSPI 2x Clock Status" mask="0x00080000" name="QSPICLK"/>
        </register>
        <register caption="PLL Control Register 0" name="PMC_PLL_CTRL0" offset="0x000C" rw="RW" size="4">
          <bitfield caption="Divider for PMC" mask="0x000000FF" name="DIVPMC"/>
          <bitfield caption="Enable PLL" mask="0x10000000" name="ENPLL"/>
          <bitfield caption="Enable PLL Clock for PMC" mask="0x20000000" name="ENPLLCK"/>
          <bitfield caption="Enable PLL Lock" mask="0x80000000" name="ENLOCK"/>
        </register>
        <register caption="PLL Control Register 1" name="PMC_PLL_CTRL1" offset="0x0010" rw="RW" size="4">
          <bitfield caption="Fractional Loop Divider Setting" mask="0x003FFFFF" name="FRACR"/>
          <bitfield caption="Multiplier Factor Value" mask="0xFF000000" name="MUL"/>
        </register>
        <register caption="PLL Spread Spectrum Register" name="PMC_PLL_SSR" offset="0x0014" rw="RW" size="4">
          <bitfield caption="Spread Spectrum Step Size" mask="0x0000FFFF" name="STEP"/>
          <bitfield caption="Spread Spectrum Number of Steps" mask="0x00FF0000" name="NSTEP"/>
          <bitfield caption="Spread Spectrum Enable" mask="0x10000000" name="ENSPREAD"/>
        </register>
        <register caption="PLL Analog Control Register" name="PMC_PLL_ACR" offset="0x0018" rw="RW" size="4">
          <bitfield caption="PLL CONTROL Value Selection" mask="0x00000FFF" name="CONTROL"/>
          <bitfield caption="UPLL Voltage Regulator Control" mask="0x00001000" name="UTMIVR"/>
          <bitfield caption="UPLL Bandgap Control" mask="0x00002000" name="UTMIBG"/>
          <bitfield caption="PLL Lock Threshold Value Selection" mask="0x00070000" name="LOCK_THR"/>
          <bitfield caption="LOOP Filter Selection" mask="0x3F000000" name="LOOP_FILTER"/>
        </register>
        <register caption="PLL Update Register" name="PMC_PLL_UPDT" offset="0x001C" rw="RW" size="4">
          <bitfield caption="PLL ID" mask="0x00000001" name="ID"/>
          <bitfield caption="PLL Setting Update (write-only)" mask="0x00000100" name="UPDATE"/>
          <bitfield caption="Startup Time" mask="0x00FF0000" name="STUPTIM"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Main Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="ULP Mode 1 Command (write-only)" mask="0x00000004" name="ULP1"/>
          <bitfield caption="Main RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="Main Crystal Oscillator Startup Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Write Access Password" mask="0x00FF0000" name="KEY" values="CKGR_MOR__KEY"/>
          <bitfield caption="Main Clock Oscillator Selection" mask="0x01000000" name="MOSCSEL" values="CKGR_MOR__MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Frequency Monitoring Enable" mask="0x04000000" name="XT32KFME"/>
          <bitfield caption="Automatic Main Clock Source Switching" mask="0x20000000" name="AUTOMAINSW"/>
          <bitfield caption="Automatic Processor Clock Source Switching" mask="0x40000000" name="AUTOCPUSW"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Frequency Measure Ready" mask="0x00010000" name="MAINFRDY"/>
          <bitfield caption="RC Oscillator Frequency Measure (write-only)" mask="0x00100000" name="RCMEAS"/>
          <bitfield caption="Counter Clock Source Selection" mask="0x01000000" name="CCSS"/>
        </register>
        <register caption="CPU Clock Register" name="PMC_CPU_CKR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="MCK Source Selection" mask="0x00000003" name="CSS" values="PMC_CPU_CKR__CSS"/>
          <bitfield caption="Processor Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_CPU_CKR__PRES"/>
          <bitfield caption="MCK Division" mask="0x00000700" name="MDIV" values="PMC_CPU_CKR__MDIV"/>
        </register>
        <register caption="USB Clock Register" name="PMC_USB" offset="0x0038" rw="RW" size="4">
          <bitfield caption="USB OHCI/EHCI Input Clock Selection" mask="0x00000003" name="USBS" values="PMC_USB__USBS"/>
          <bitfield caption="Divider for USB OHCI Clock" mask="0x00000F00" name="USBDIV"/>
        </register>
        <register caption="Programmable Clock Register" name="PMC_PCK" offset="0x0040" rw="RW" size="4" count="2">
          <bitfield caption="Programmable Clock Source Selection" mask="0x0000001F" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x0000FF00" name="PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0060" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status Interrupt Enable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Enable" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock Clock Monitor Interrupt Enable" mask="0x00800000" name="MCKMON"/>
          <bitfield caption="PLL Interrupt Enable" mask="0x02000000" name="PLL_INT"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0064" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Disable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Disable" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock Clock Monitor Interrupt Disable" mask="0x00800000" name="MCKMON"/>
          <bitfield caption="PLL Interrupt Disable" mask="0x02000000" name="PLL_INT"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
          <bitfield caption="Slow Crystal Oscillator Error" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock Clock Monitor Error" mask="0x00800000" name="MCKMON"/>
          <bitfield caption="GCLK Ready" mask="0x01000000" name="GCLKRDY"/>
          <bitfield caption="PLL Interrupt Status" mask="0x02000000" name="PLL_INT"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x006C" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Mask" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Mask" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock Monitor Error Interrupt Mask" mask="0x00800000" name="MCKMON"/>
          <bitfield caption="PLL Interrupt Mask" mask="0x02000000" name="PLL_INT"/>
        </register>
        <register caption="Fast Startup Mode Register" name="PMC_FSMR" offset="0x0070" rw="RW" size="4">
          <bitfield caption="RTT Alarm Enable" mask="0x00010000" name="RTTAL"/>
          <bitfield caption="RTC Alarm Enable" mask="0x00020000" name="RTCAL"/>
          <bitfield caption="USB Alarm Enable" mask="0x00040000" name="USBAL"/>
          <bitfield caption="Wakeup on LAN[x]" mask="0x01000000" name="WLAN0"/>
          <bitfield caption="Wakeup on LAN[x]" mask="0x02000000" name="WLAN1"/>
        </register>
        <register caption="Wakeup Control Register" name="PMC_WCR" offset="0x0074" rw="RW" size="4">
          <bitfield caption="Wakeup Input Number" mask="0x0000000F" name="WKPIONB"/>
          <bitfield caption="Wakeup Input Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Wakeup Input Polarity" mask="0x00020000" name="WIP"/>
          <bitfield caption="Command" mask="0x01000000" name="CMD"/>
        </register>
        <register caption="Fault Output Clear Register" name="PMC_FOCR" offset="0x0078" rw="W" size="4">
          <bitfield caption="Fault Output Clear" mask="0x00000001" name="FOCLR"/>
        </register>
        <register caption="Write Protection Mode Register" name="PMC_WPMR" offset="0x0080" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PMC_WPSR" offset="0x0084" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Peripheral Control Register" name="PMC_PCR" offset="0x0088" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Generic Clock Source Selection" mask="0x00001F00" name="GCLKCSS" values="PMC_PCR__GCLKCSS"/>
          <bitfield caption="Generic Clock Division Ratio" mask="0x0FF00000" name="GCLKDIV"/>
          <bitfield caption="Enable" mask="0x10000000" name="EN"/>
          <bitfield caption="Generic Clock Enable" mask="0x20000000" name="GCLKEN"/>
          <bitfield caption="Command" mask="0x80000000" name="CMD"/>
        </register>
        <register caption="Oscillator Calibration Register" name="PMC_OCR" offset="0x008C" rw="RW" size="4">
          <bitfield caption="Main RC Oscillator Calibration Bits" mask="0x007F0000" name="CAL12"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits" mask="0x00800000" name="SEL12"/>
        </register>
        <register caption="MCK Monitor Limits Register" name="PMC_MCKLIM" offset="0x009C" rw="RW" size="4">
          <bitfield caption="MCK Monitoring Low IT Limit" mask="0x000000FF" name="MCK_LOW_IT"/>
          <bitfield caption="MCK Monitoring High IT Limit" mask="0x0000FF00" name="MCK_HIGH_IT"/>
        </register>
        <register caption="Peripheral Clock Status Register 0" name="PMC_CSR0" offset="0x00A0" rw="R" size="4">
          <bitfield caption="Peripheral Clock 2 Status" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Status" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Status" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Status" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Status" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Status" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 22 Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Status" mask="0x40000000" name="PID30"/>
        </register>
        <register caption="Peripheral Clock Status Register 1" name="PMC_CSR1" offset="0x00A4" rw="R" size="4">
          <bitfield caption="Peripheral Clock 32 Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Status" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Status" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Status" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Status" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Status" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Status" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Status" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Status" mask="0x00002000" name="PID45"/>
        </register>
        <register caption="Generic Clock Status Register 0" name="PMC_GCSR0" offset="0x00C0" rw="R" size="4">
          <bitfield caption="Generic Clock 5 Status" mask="0x00000020" name="GPID5"/>
          <bitfield caption="Generic Clock 6 Status" mask="0x00000040" name="GPID6"/>
          <bitfield caption="Generic Clock 7 Status" mask="0x00000080" name="GPID7"/>
          <bitfield caption="Generic Clock 8 Status" mask="0x00000100" name="GPID8"/>
          <bitfield caption="Generic Clock 9 Status" mask="0x00000200" name="GPID9"/>
          <bitfield caption="Generic Clock 10 Status" mask="0x00000400" name="GPID10"/>
          <bitfield caption="Generic Clock 11 Status" mask="0x00000800" name="GPID11"/>
          <bitfield caption="Generic Clock 12 Status" mask="0x00001000" name="GPID12"/>
          <bitfield caption="Generic Clock 13 Status" mask="0x00002000" name="GPID13"/>
          <bitfield caption="Generic Clock 14 Status" mask="0x00004000" name="GPID14"/>
          <bitfield caption="Generic Clock 15 Status" mask="0x00008000" name="GPID15"/>
          <bitfield caption="Generic Clock 16 Status" mask="0x00010000" name="GPID16"/>
          <bitfield caption="Generic Clock 17 Status" mask="0x00020000" name="GPID17"/>
          <bitfield caption="Generic Clock 19 Status" mask="0x00080000" name="GPID19"/>
          <bitfield caption="Generic Clock 25 Status" mask="0x02000000" name="GPID25"/>
          <bitfield caption="Generic Clock 26 Status" mask="0x04000000" name="GPID26"/>
        </register>
        <register caption="Generic Clock Status Register 1" name="PMC_GCSR1" offset="0x00C4" rw="R" size="4">
          <bitfield caption="Generic Clock 32 Status" mask="0x00000001" name="GPID32"/>
          <bitfield caption="Generic Clock 33 Status" mask="0x00000002" name="GPID33"/>
          <bitfield caption="Generic Clock 34 Status" mask="0x00000004" name="GPID34"/>
          <bitfield caption="Generic Clock 37 Status" mask="0x00000020" name="GPID37"/>
          <bitfield caption="Generic Clock 42 Status" mask="0x00000400" name="GPID42"/>
          <bitfield caption="Generic Clock 45 Status" mask="0x00002000" name="GPID45"/>
          <bitfield caption="Generic Clock 47 Status" mask="0x00008000" name="GPID47"/>
        </register>
        <register caption="PLL Interrupt Enable Register" name="PMC_PLL_IER" offset="0x00E0" rw="W" size="4">
          <bitfield caption="PLLA Lock Interrupt Enable" mask="0x00000001" name="LOCKA"/>
          <bitfield caption="UPLL Lock Interrupt Enable" mask="0x00000002" name="LOCKU"/>
          <bitfield caption="PLLA Unlock Interrupt Enable" mask="0x00010000" name="UNLOCKA"/>
          <bitfield caption="UPLL Unlock Interrupt Enable" mask="0x00020000" name="UNLOCKU"/>
        </register>
        <register caption="PLL Interrupt Disable Register" name="PMC_PLL_IDR" offset="0x00E4" rw="W" size="4">
          <bitfield caption="PLLA Lock Interrupt Disable" mask="0x00000001" name="LOCKA"/>
          <bitfield caption="UPLL Lock Interrupt Disable" mask="0x00000002" name="LOCKU"/>
          <bitfield caption="PLLA Unlock Interrupt Disable" mask="0x00010000" name="UNLOCKA"/>
          <bitfield caption="UPLL Unlock Interrupt Disable" mask="0x00020000" name="UNLOCKU"/>
        </register>
        <register caption="PLL Interrupt Mask Register" name="PMC_PLL_IMR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="PLLA Lock Interrupt Mask" mask="0x00000001" name="LOCKA"/>
          <bitfield caption="UPLL Lock Interrupt Mask" mask="0x00000002" name="LOCKU"/>
          <bitfield caption="PLLA Unlock Interrupt Mask" mask="0x00010000" name="UNLOCKA"/>
          <bitfield caption="UPLL Unlock Interrupt Mask" mask="0x00020000" name="UNLOCKU"/>
        </register>
        <register caption="PLL Interrupt Status Register 0" name="PMC_PLL_ISR0" offset="0x00EC" rw="R" size="4">
          <bitfield caption="PLLA Lock Interrupt Status" mask="0x00000001" name="LOCKA"/>
          <bitfield caption="UPLL Lock Interrupt Status" mask="0x00000002" name="LOCKU"/>
          <bitfield caption="PLLA Unlock Interrupt Status" mask="0x00010000" name="UNLOCKA"/>
          <bitfield caption="UPLL Unlock Interrupt Status" mask="0x00020000" name="UNLOCKU"/>
        </register>
        <register caption="PLL Interrupt Status Register 1" name="PMC_PLL_ISR1" offset="0x00F0" rw="R" size="4">
          <bitfield caption="PLLA Underflow" mask="0x00000001" name="UDRA"/>
          <bitfield caption="UPLL Underflow" mask="0x00000002" name="UDRU"/>
          <bitfield caption="PLLA Overflow" mask="0x00010000" name="OVRA"/>
          <bitfield caption="UPLL Overflow" mask="0x00020000" name="OVRU"/>
        </register>
      </register-group>
      <value-group caption="Write Access Password" name="CKGR_MOR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x37"/>
      </value-group>
      <value-group caption="Main Clock Oscillator Selection" name="CKGR_MOR__MOSCSEL">
        <value caption="The Main RC oscillator is selected." name="RC" value="0"/>
        <value caption="The Main crystal oscillator is selected." name="XT" value="1"/>
      </value-group>
      <value-group caption="MCK Source Selection" name="PMC_CPU_CKR__CSS">
        <value caption="MD_SLCK is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLACK" value="0x2"/>
        <value caption="UPLL is selected" name="UPLLCK" value="0x3"/>
      </value-group>
      <value-group caption="Processor Clock Prescaler" name="PMC_CPU_CKR__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
        <value caption="Selected clock divided by 3" name="CLK_3" value="0x7"/>
      </value-group>
      <value-group caption="MCK Division" name="PMC_CPU_CKR__MDIV">
        <value caption="MCK is FCLK divided by 1. MCK_2X is FCLK divided by 1." name="EQ_PCK" value="0x0"/>
        <value caption="MCK is FCLK divided by 2. MCK_2X is FCLK divided by 1." name="PCK_DIV2" value="0x1"/>
        <value caption="MCK is FCLK divided by 4. MCK_2X is FCLK divided by 2." name="PCK_DIV4" value="0x2"/>
        <value caption="MCK is FCLK divided by 3. MCK_2X is FCLK divided by 1.5." name="PCK_DIV3" value="0x3"/>
      </value-group>
      <value-group caption="USB OHCI/EHCI Input Clock Selection" name="PMC_USB__USBS">
        <value caption="USB Clock Input is PLLACK." name="PLLA" value="0x0"/>
        <value caption="USB Clock Input is UPLLCK." name="UPLL" value="0x1"/>
        <value caption="USB Clock Input is MAINXTALCK." name="MAINXTAL" value="0x2"/>
      </value-group>
      <value-group caption="Programmable Clock Source Selection" name="PMC_PCK__CSS">
        <value caption="MD_SLCK is selected" name="MD_SLOW_CLK" value="0x0"/>
        <value caption="TD_SLCK is selected" name="TD_SLOW_CLOCK" value="0x1"/>
        <value caption="MAINCK is selected" name="MAINCK" value="0x2"/>
        <value caption="MCK is selected" name="MCK" value="0x3"/>
        <value caption="PLLA is selected." name="PLLA" value="0x4"/>
        <value caption="UPLL is selected." name="UPLL" value="0x5"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x504D43"/>
      </value-group>
      <value-group caption="Generic Clock Source Selection" name="PMC_PCR__GCLKCSS">
        <value caption="MD_SLCK is selected" name="MD_SLOW_CLK" value="0x0"/>
        <value caption="TD_SLCK is selected" name="TD_SLOW_CLOCK" value="0x1"/>
        <value caption="MAINCK is selected" name="MAINCK" value="0x2"/>
        <value caption="MCK is selected" name="MCK" value="0x3"/>
        <value caption="PLLA is selected." name="PLLA" value="0x4"/>
        <value caption="UPLL is selected." name="UPLL" value="0x5"/>
      </value-group>
      <value-group caption="Write Access Password" name="PMC_ULPST__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x5A"/>
      </value-group>
    </module>
    <module caption="Programmable Multibit Error Correction Code Controller" name="PMECC" id="11038" version="F">
      <register-group name="PMECC_ECC" size="64">
        <register caption="PMECC ECC 0 Register (sec_num = 0)" name="PMECC_ECC" offset="0x0" rw="R" size="4" count="11">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
      </register-group>
      <register-group name="PMECC_REM" size="64">
        <register caption="PMECC REM 0 Register (sec_num = 0)" name="PMECC_REM" offset="0x0" rw="R" size="4" count="12">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
      </register-group>
      <register-group name="PMECC">
        <register caption="PMECC Configuration Register" name="PMECC_CFG" offset="0x000" rw="RW" size="4">
          <bitfield caption="Error Correct Capability" mask="0x00000007" name="BCH_ERR" values="PMECC_CFG__BCH_ERR"/>
          <bitfield caption="Sector Size" mask="0x00000010" name="SECTORSZ"/>
          <bitfield caption="Number of Sectors in the Page" mask="0x00000300" name="PAGESIZE" values="PMECC_CFG__PAGESIZE"/>
          <bitfield caption="NAND Write Access" mask="0x00001000" name="NANDWR"/>
          <bitfield caption="Spare Enable" mask="0x00010000" name="SPAREEN"/>
          <bitfield caption="Automatic Mode Enable" mask="0x00100000" name="AUTO"/>
        </register>
        <register caption="PMECC Spare Area Size Register" name="PMECC_SAREA" offset="0x004" rw="RW" size="4">
          <bitfield caption="Spare Area Size" mask="0x000001FF" name="SPARESIZE"/>
        </register>
        <register caption="PMECC Start Address Register" name="PMECC_SADDR" offset="0x008" rw="RW" size="4">
          <bitfield caption="ECC Area Start Address (byte oriented address)" mask="0x000001FF" name="STARTADDR"/>
        </register>
        <register caption="PMECC End Address Register" name="PMECC_EADDR" offset="0x00C" rw="RW" size="4">
          <bitfield caption="ECC Area End Address (byte oriented address)" mask="0x000001FF" name="ENDADDR"/>
        </register>
        <register caption="PMECC Clock Control Register" name="PMECC_CLK" offset="0x010" rw="RW" size="4">
          <bitfield caption="Clock Control Register" mask="0x00000007" name="CLKCTRL"/>
        </register>
        <register caption="PMECC Control Register" name="PMECC_CTRL" offset="0x014" rw="W" size="4">
          <bitfield caption="Reset the PMECC Module" mask="0x00000001" name="RST"/>
          <bitfield caption="Start a Data Phase" mask="0x00000002" name="DATA"/>
          <bitfield caption="Start a User Mode Phase" mask="0x00000004" name="USER"/>
          <bitfield caption="PMECC Module Enable" mask="0x00000010" name="ENABLE"/>
          <bitfield caption="PMECC Module Disable" mask="0x00000020" name="DISABLE"/>
        </register>
        <register caption="PMECC Status Register" name="PMECC_SR" offset="0x018" rw="R" size="4">
          <bitfield caption="The Kernel of the PMECC is Busy" mask="0x00000001" name="BUSY"/>
          <bitfield caption="PMECC Module Status" mask="0x00000010" name="ENABLE"/>
        </register>
        <register caption="PMECC Interrupt Enable register" name="PMECC_IER" offset="0x01C" rw="W" size="4">
          <bitfield caption="Error Interrupt Enable" mask="0x00000001" name="ERRIE"/>
        </register>
        <register caption="PMECC Interrupt Disable Register" name="PMECC_IDR" offset="0x020" rw="W" size="4">
          <bitfield caption="Error Interrupt Disable" mask="0x00000001" name="ERRID"/>
        </register>
        <register caption="PMECC Interrupt Mask Register" name="PMECC_IMR" offset="0x024" rw="R" size="4">
          <bitfield caption="Error Interrupt Mask" mask="0x00000001" name="ERRIM"/>
        </register>
        <register caption="PMECC Interrupt Status Register" name="PMECC_ISR" offset="0x028" rw="R" size="4">
          <bitfield caption="Error Interrupt Status" mask="0x000000FF" name="ERRIS"/>
        </register>
        <register-group name="PMECC_ECC" size="64" name-in-module="PMECC_ECC" offset="0x40" count="8"/>
        <register-group name="PMECC_REM" size="64" name-in-module="PMECC_REM" offset="0x240" count="8"/>
      </register-group>
      <value-group caption="Error Correct Capability" name="PMECC_CFG__BCH_ERR">
        <value caption="2 errors" name="BCH_ERR2" value="0x0"/>
        <value caption="4 errors" name="BCH_ERR4" value="0x1"/>
        <value caption="8 errors" name="BCH_ERR8" value="0x2"/>
        <value caption="12 errors" name="BCH_ERR12" value="0x3"/>
        <value caption="24 errors" name="BCH_ERR24" value="0x4"/>
      </value-group>
      <value-group caption="Number of Sectors in the Page" name="PMECC_CFG__PAGESIZE">
        <value caption="1 sector for main area (512 or 1024 bytes)" name="PAGESIZE_1SEC" value="0x0"/>
        <value caption="2 sectors for main area (1024 or 2048 bytes)" name="PAGESIZE_2SEC" value="0x1"/>
        <value caption="4 sectors for main area (2048 or 4096 bytes)" name="PAGESIZE_4SEC" value="0x2"/>
        <value caption="8 sectors for main area (4096 or 8192 bytes)" name="PAGESIZE_8SEC" value="0x3"/>
      </value-group>
    </module>
    <module caption="Programmable Multibit ECC Error Location" name="PMERRLOC" id="11039" version="F">
      <register-group name="PMERRLOC">
        <register caption="Configuration Register" name="PMERRLOC_ELCFG" offset="0x000" rw="RW" size="4">
          <bitfield caption="Sector Size" mask="0x00000001" name="SECTORSZ"/>
          <bitfield caption="Number of Errors" mask="0x001F0000" name="ERRNUM"/>
        </register>
        <register caption="Primitive Register" name="PMERRLOC_ELPRIM" offset="0x004" rw="R" size="4">
          <bitfield caption="Primitive Polynomial" mask="0x0000FFFF" name="PRIMITIV"/>
        </register>
        <register caption="Enable Register" name="PMERRLOC_ELEN" offset="0x008" rw="RW" size="4">
          <bitfield caption="Initial Number of Bits in the Codeword" mask="0x00003FFF" name="ENINIT"/>
        </register>
        <register caption="Disable Register" name="PMERRLOC_ELDIS" offset="0x00C" rw="RW" size="4">
          <bitfield caption="Disable Error Location Engine" mask="0x00000001" name="DIS"/>
        </register>
        <register caption="Status Register" name="PMERRLOC_ELSR" offset="0x010" rw="RW" size="4">
          <bitfield caption="Error Location Engine Busy" mask="0x00000001" name="BUSY"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMERRLOC_ELIER" offset="0x014" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Enable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMERRLOC_ELIDR" offset="0x018" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Disable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMERRLOC_ELIMR" offset="0x01C" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Mask" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="Interrupt Status Register" name="PMERRLOC_ELISR" offset="0x020" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Status" mask="0x00000001" name="DONE"/>
          <bitfield caption="Error Counter Value" mask="0x00001F00" name="ERR_CNT"/>
        </register>
        <register caption="SIGMA0 Register" name="PMERRLOC_SIGMA0" offset="0x028" rw="R" size="4">
          <bitfield caption="Coefficient of Degree 0 in the SIGMA Polynomial" mask="0x00003FFF" name="SIGMA0"/>
        </register>
        <register caption="SIGMA1 Register" name="PMERRLOC_SIGMA1" offset="0x02C" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 1 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA1"/>
        </register>
        <register caption="SIGMA2 Register" name="PMERRLOC_SIGMA2" offset="0x030" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 2 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA2"/>
        </register>
        <register caption="SIGMA3 Register" name="PMERRLOC_SIGMA3" offset="0x034" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 3 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA3"/>
        </register>
        <register caption="SIGMA4 Register" name="PMERRLOC_SIGMA4" offset="0x038" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 4 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA4"/>
        </register>
        <register caption="SIGMA5 Register" name="PMERRLOC_SIGMA5" offset="0x03C" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 5 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA5"/>
        </register>
        <register caption="SIGMA6 Register" name="PMERRLOC_SIGMA6" offset="0x040" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 6 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA6"/>
        </register>
        <register caption="SIGMA7 Register" name="PMERRLOC_SIGMA7" offset="0x044" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 7 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA7"/>
        </register>
        <register caption="SIGMA8 Register" name="PMERRLOC_SIGMA8" offset="0x048" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 8 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA8"/>
        </register>
        <register caption="SIGMA9 Register" name="PMERRLOC_SIGMA9" offset="0x04C" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 9 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA9"/>
        </register>
        <register caption="SIGMA10 Register" name="PMERRLOC_SIGMA10" offset="0x050" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 10 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA10"/>
        </register>
        <register caption="SIGMA11 Register" name="PMERRLOC_SIGMA11" offset="0x054" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 11 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA11"/>
        </register>
        <register caption="SIGMA12 Register" name="PMERRLOC_SIGMA12" offset="0x058" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 12 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA12"/>
        </register>
        <register caption="SIGMA13 Register" name="PMERRLOC_SIGMA13" offset="0x05C" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 13 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA13"/>
        </register>
        <register caption="SIGMA14 Register" name="PMERRLOC_SIGMA14" offset="0x060" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 14 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA14"/>
        </register>
        <register caption="SIGMA15 Register" name="PMERRLOC_SIGMA15" offset="0x064" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 15 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA15"/>
        </register>
        <register caption="SIGMA16 Register" name="PMERRLOC_SIGMA16" offset="0x068" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 16 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA16"/>
        </register>
        <register caption="SIGMA17 Register" name="PMERRLOC_SIGMA17" offset="0x06C" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 17 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA17"/>
        </register>
        <register caption="SIGMA18 Register" name="PMERRLOC_SIGMA18" offset="0x070" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 18 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA18"/>
        </register>
        <register caption="SIGMA19 Register" name="PMERRLOC_SIGMA19" offset="0x074" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 19 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA19"/>
        </register>
        <register caption="SIGMA20 Register" name="PMERRLOC_SIGMA20" offset="0x078" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 20 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA20"/>
        </register>
        <register caption="SIGMA21 Register" name="PMERRLOC_SIGMA21" offset="0x07C" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 21 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA21"/>
        </register>
        <register caption="SIGMA22 Register" name="PMERRLOC_SIGMA22" offset="0x080" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 22 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA22"/>
        </register>
        <register caption="SIGMA23 Register" name="PMERRLOC_SIGMA23" offset="0x084" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 23 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA23"/>
        </register>
        <register caption="SIGMA24 Register" name="PMERRLOC_SIGMA24" offset="0x088" rw="RW" size="4">
          <bitfield caption="Coefficient of Degree 24 in the SIGMA Polynomial." mask="0x00003FFF" name="SIGMA24"/>
        </register>
        <register caption="Error Location 0 Register" name="PMERRLOC_EL" offset="0x08C" rw="R" size="4" count="24">
          <bitfield caption="Error Position within the Set {sector area, spare area}." mask="0x00003FFF" name="ERRLOCN"/>
        </register>
      </register-group>
    </module>
    <module caption="Pulse Width Modulation Controller" name="PWM" id="6044" version="M">
      <register-group name="PWM_CH_NUM" size="32">
        <register caption="PWM Channel Mode Register" name="PWM_CMR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Channel Prescaler" mask="0x0000000F" name="CPRE" values="PWM_CMR0__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG" values="PWM_CMR0__CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL" values="PWM_CMR0__CPOL"/>
          <bitfield caption="Channel Update Period" mask="0x00000400" name="CPD"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register" name="PWM_CDTY" offset="0x4" rw="RW" size="4">
          <bitfield caption="Channel Duty Cycle" mask="0xFFFFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Period Register" name="PWM_CPRD" offset="0x8" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0xFFFFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Counter Register" name="PWM_CCNT" offset="0xC" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0xFFFFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Update Register" name="PWM_CUPD" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel Update Register" mask="0xFFFFFFFF" name="CUPD"/>
        </register>
      </register-group>
      <register-group name="PWM">
        <register caption="PWM Mode Register" name="PWM_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="CLKA Divide Factor" mask="0x000000FF" name="DIVA" values="PWM_MR__DIVA"/>
          <bitfield caption="CLKA Source Clock Selection" mask="0x00000F00" name="PREA" values="PWM_MR__PREA"/>
          <bitfield caption="CLKB Divide Factor" mask="0x00FF0000" name="DIVB" values="PWM_MR__DIVB"/>
          <bitfield caption="CLKB Source Clock Selection" mask="0x0F000000" name="PREB" values="PWM_MR__PREB"/>
        </register>
        <register caption="PWM Enable Register" name="PWM_ENA" offset="0x04" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Disable Register" name="PWM_DIS" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Status Register" name="PWM_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Enable Register" name="PWM_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Disable Register" name="PWM_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Mask Register" name="PWM_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Status Register" name="PWM_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register-group name="PWM_CH_NUM" size="32" name-in-module="PWM_CH_NUM" offset="0x200" count="4"/>
      </register-group>
      <value-group caption="Channel Prescaler" name="PWM_CMR0__CPRE">
        <value caption="Master Clock" name="MCK" value="0x0"/>
        <value caption="Master Clock divided by 2" name="MCKDIV2" value="0x1"/>
        <value caption="Master Clock divided by 4" name="MCKDIV4" value="0x2"/>
        <value caption="Master Clock divided by 8" name="MCKDIV8" value="0x3"/>
        <value caption="Master Clock divided by 16" name="MCKDIV16" value="0x4"/>
        <value caption="Master Clock divided by 32" name="MCKDIV32" value="0x5"/>
        <value caption="Master Clock divided by 64" name="MCKDIV64" value="0x6"/>
        <value caption="Master Clock divided by 128" name="MCKDIV128" value="0x7"/>
        <value caption="Master Clock divided by 256" name="MCKDIV256" value="0x8"/>
        <value caption="Master Clock divided by 512" name="MCKDIV512" value="0x9"/>
        <value caption="Master Clock divided by 1024" name="MCKDIV1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="Channel Alignment" name="PWM_CMR0__CALG">
        <value caption="Left aligned" name="LEFT_ALIGNED" value="0x0"/>
        <value caption="Center aligned" name="CENTER_ALIGNED" value="0x1"/>
      </value-group>
      <value-group caption="Channel Polarity" name="PWM_CMR0__CPOL">
        <value caption="Waveform starts at low level" name="LOW_POLARITY" value="0x0"/>
        <value caption="Waveform starts at high level" name="HIGH_POLARITY" value="0x1"/>
      </value-group>
      <value-group caption="CLKA Divide Factor" name="PWM_MR__DIVA">
        <value caption="CLKA clock is turned off" name="CLK_OFF" value="0"/>
        <value caption="CLKA clock is clock selected by PREA" name="CLK_DIV1" value="1"/>
      </value-group>
      <value-group caption="CLKA Source Clock Selection" name="PWM_MR__PREA">
        <value caption="Master Clock" name="MCK" value="0x0"/>
        <value caption="Master Clock divided by 2" name="MCKDIV2" value="0x1"/>
        <value caption="Master Clock divided by 4" name="MCKDIV4" value="0x2"/>
        <value caption="Master Clock divided by 8" name="MCKDIV8" value="0x3"/>
        <value caption="Master Clock divided by 16" name="MCKDIV16" value="0x4"/>
        <value caption="Master Clock divided by 32" name="MCKDIV32" value="0x5"/>
        <value caption="Master Clock divided by 64" name="MCKDIV64" value="0x6"/>
        <value caption="Master Clock divided by 128" name="MCKDIV128" value="0x7"/>
        <value caption="Master Clock divided by 256" name="MCKDIV256" value="0x8"/>
        <value caption="Master Clock divided by 512" name="MCKDIV512" value="0x9"/>
        <value caption="Master Clock divided by 1024" name="MCKDIV1024" value="0xA"/>
      </value-group>
      <value-group caption="CLKB Divide Factor" name="PWM_MR__DIVB">
        <value caption="CLKB clock is turned off" name="CLK_OFF" value="0"/>
        <value caption="CLKB clock is clock selected by PREB" name="CLK_DIV1" value="1"/>
      </value-group>
      <value-group caption="CLKB Source Clock Selection" name="PWM_MR__PREB">
        <value caption="Master Clock" name="MCK" value="0x0"/>
        <value caption="Master Clock divided by 2" name="MCKDIV2" value="0x1"/>
        <value caption="Master Clock divided by 4" name="MCKDIV4" value="0x2"/>
        <value caption="Master Clock divided by 8" name="MCKDIV8" value="0x3"/>
        <value caption="Master Clock divided by 16" name="MCKDIV16" value="0x4"/>
        <value caption="Master Clock divided by 32" name="MCKDIV32" value="0x5"/>
        <value caption="Master Clock divided by 64" name="MCKDIV64" value="0x6"/>
        <value caption="Master Clock divided by 128" name="MCKDIV128" value="0x7"/>
        <value caption="Master Clock divided by 256" name="MCKDIV256" value="0x8"/>
        <value caption="Master Clock divided by 512" name="MCKDIV512" value="0x9"/>
        <value caption="Master Clock divided by 1024" name="MCKDIV1024" value="0xA"/>
      </value-group>
    </module>
    <module caption="Quad Serial Peripheral Interface" name="QSPI" id="11171" version="R">
      <register-group name="QSPI">
        <register caption="Control Register" name="QSPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="QSPI Enable" mask="0x00000001" name="QSPIEN"/>
          <bitfield caption="QSPI Disable" mask="0x00000002" name="QSPIDIS"/>
          <bitfield caption="QSPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="QSPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Serial Memory Mode" mask="0x00000001" name="SMM" values="QSPI_MR__SMM"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000004" name="WDRBT" values="QSPI_MR__WDRBT"/>
          <bitfield caption="Serial Memory Register Mode" mask="0x00000008" name="SMRM"/>
          <bitfield caption="Chip Select Mode" mask="0x00000030" name="CSMODE" values="QSPI_MR__CSMODE"/>
          <bitfield caption="Tamper Clear Enable" mask="0x00000080" name="TAMPCLR"/>
          <bitfield caption="Number Of Bits Per Transfer" mask="0x00000F00" name="NBBITS" values="QSPI_MR__NBBITS"/>
          <bitfield caption="QSPI Inter-chip Mode Enable" mask="0x00002000" name="QICMEN" values="QSPI_MR__QICMEN"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0x00FF0000" name="DLYBCT"/>
          <bitfield caption="Minimum Inactive QCS Delay" mask="0xFF000000" name="DLYCS"/>
        </register>
        <register caption="Receive Data Register" name="QSPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
        </register>
        <register caption="Transmit Data Register" name="QSPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
        </register>
        <register caption="Status Register" name="QSPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading QSPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing QSPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing QSPI_TDR)" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise (cleared on read)" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Status (cleared on read)" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="QSPI Enable Status" mask="0x01000000" name="QSPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="QSPI_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Enable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Enable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Enable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="QSPI_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Disable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Disable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Disable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="QSPI_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Mask" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Mask" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Mask" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Serial Clock Register" name="QSPI_SCR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="CPHA"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before QSCK" mask="0x00FF0000" name="DLYBS"/>
        </register>
        <register caption="Instruction Address Register" name="QSPI_IAR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Write Instruction Code Register" name="QSPI_WICR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Write Instruction Code" mask="0x000000FF" name="WRINST"/>
          <bitfield caption="Write Option Code" mask="0x00FF0000" name="WROPT"/>
        </register>
        <register caption="Instruction Frame Register" name="QSPI_IFR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Width of Instruction Code, Address, Option Code and Data" mask="0x00000007" name="WIDTH" values="QSPI_IFR__WIDTH"/>
          <bitfield caption="Instruction Enable" mask="0x00000010" name="INSTEN"/>
          <bitfield caption="Address Enable" mask="0x00000020" name="ADDREN"/>
          <bitfield caption="Option Enable" mask="0x00000040" name="OPTEN"/>
          <bitfield caption="Data Enable" mask="0x00000080" name="DATAEN"/>
          <bitfield caption="Option Code Length" mask="0x00000300" name="OPTL" values="QSPI_IFR__OPTL"/>
          <bitfield caption="Address Length" mask="0x00000400" name="ADDRL" values="QSPI_IFR__ADDRL"/>
          <bitfield caption="Data Transfer Type" mask="0x00001000" name="TFRTYP" values="QSPI_IFR__TFRTYP"/>
          <bitfield caption="Continuous Read Mode" mask="0x00004000" name="CRM" values="QSPI_IFR__CRM"/>
          <bitfield caption="DDR Mode Enable" mask="0x00008000" name="DDREN" values="QSPI_IFR__DDREN"/>
          <bitfield caption="Number Of Dummy Cycles" mask="0x001F0000" name="NBDUM"/>
          <bitfield caption="APB Transfer Type" mask="0x01000000" name="APBTFRTYP"/>
          <bitfield caption="DDR Mode Command Enable" mask="0x04000000" name="DDRCMDEN" values="QSPI_IFR__DDRCMDEN"/>
        </register>
        <register caption="Read Instruction Code Register" name="QSPI_RICR" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Read Instruction Code" mask="0x000000FF" name="RDINST"/>
          <bitfield caption="Read Option Code" mask="0x00FF0000" name="RDOPT"/>
        </register>
        <register caption="Scrambling Mode Register" name="QSPI_SMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Scrambling/Unscrambling Enable" mask="0x00000001" name="SCREN" values="QSPI_SMR__SCREN"/>
          <bitfield caption="Scrambling/Unscrambling Random Value Disable" mask="0x00000002" name="RVDIS"/>
          <bitfield caption="Scrambling Key Lock" mask="0x00000004" name="SCRKL"/>
        </register>
        <register caption="Scrambling Key Register" name="QSPI_SKR" offset="0x44" rw="W" size="4">
          <bitfield caption="User Scrambling Key" mask="0xFFFFFFFF" name="USRK"/>
        </register>
        <register caption="Write Protection Mode Register" name="QSPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="QSPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Serial Memory Mode" name="QSPI_MR__SMM">
        <value caption="The QSPI is in SPI mode." name="SPI" value="0"/>
        <value caption="The QSPI is in Serial Memory mode." name="MEMORY" value="1"/>
      </value-group>
      <value-group caption="Wait Data Read Before Transfer" name="QSPI_MR__WDRBT">
        <value caption="No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is." name="DISABLED" value="0"/>
        <value caption="In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Chip Select Mode" name="QSPI_MR__CSMODE">
        <value caption="The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer." name="NOT_RELOADED" value="0x0"/>
        <value caption="The chip select is deasserted when the bit LASTXFER is written to '1' and the character written in QSPI_TDR.TD has been transferred." name="LASTXFER" value="0x1"/>
        <value caption="The chip select is deasserted systematically after each transfer." name="SYSTEMATICALLY" value="0x2"/>
      </value-group>
      <value-group caption="Number Of Bits Per Transfer" name="QSPI_MR__NBBITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="QSPI Inter-chip Mode Enable" name="QSPI_MR__QICMEN">
        <value caption="QSPI_WICR.WROPT and QSPI_RICR.RDOPT define the transfer options and QSPI_IFR.NBDUM defines the number of dummy cycles." name="DISABLED" value="0"/>
        <value caption="No dummy cycles are inserted for write accesses, whatever the value configured in QSPI_IFR.NBDUM. The option field of the frame is automatically generated by QSPI depending on the type system bus transfer (the fields QSPI_RICR.RDOPT and QSPI_WICR.WROPT have no effect). Refer to section &quot;Slave Quad SPI Interface (SQSPI)&quot; for more details." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Width of Instruction Code, Address, Option Code and Data" name="QSPI_IFR__WIDTH">
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" name="SINGLE_BIT_SPI" value="0x0"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" name="DUAL_OUTPUT" value="0x1"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" name="QUAD_OUTPUT" value="0x2"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_IO" value="0x3"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_IO" value="0x4"/>
        <value caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_CMD" value="0x5"/>
        <value caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_CMD" value="0x6"/>
      </value-group>
      <value-group caption="Option Code Length" name="QSPI_IFR__OPTL">
        <value caption="The option code is 1 bit long." name="OPTION_1BIT" value="0x0"/>
        <value caption="The option code is 2 bits long." name="OPTION_2BIT" value="0x1"/>
        <value caption="The option code is 4 bits long." name="OPTION_4BIT" value="0x2"/>
        <value caption="The option code is 8 bits long." name="OPTION_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="Address Length" name="QSPI_IFR__ADDRL">
        <value caption="The address is 24 bits long." name="_24_BIT" value="0"/>
        <value caption="The address is 32 bits long." name="_32_BIT" value="1"/>
      </value-group>
      <value-group caption="Data Transfer Type" name="QSPI_IFR__TFRTYP">
        <value caption="Read/Write transfer from the serial memory. Scrambling is not performed. Read at random location (fetch) in the serial Flash memory is not possible." name="TRSFR_REGISTER" value="0"/>
        <value caption="Read/Write data transfer from the serial memory. If enabled, scrambling is performed. Read at random location (fetch) in the serial Flash memory is possible." name="TRSFR_MEMORY" value="1"/>
      </value-group>
      <value-group caption="Continuous Read Mode" name="QSPI_IFR__CRM">
        <value caption="Continuous Read mode is disabled." name="DISABLED" value="0"/>
        <value caption="Continuous Read mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DDR Mode Enable" name="QSPI_IFR__DDREN">
        <value caption="Transfers are performed in Single Data Rate mode." name="DISABLED" value="0"/>
        <value caption="Transfers are performed in Double Data Rate mode, whereas the instruction field is still transferred in Single Data Rate mode." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DDR Mode Command Enable" name="QSPI_IFR__DDRCMDEN">
        <value caption="Transfer of instruction field is performed in Single Data Rate mode even if DDREN bit is written to '1'." name="DISABLED" value="0"/>
        <value caption="Transfer of instruction field is performed in Double Data Rate mode if DDREN bit is written to '1'. If DDREN bit is written to '0', the instruction field is sent in Single Data Rate mode." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Scrambling/Unscrambling Enable" name="QSPI_SMR__SCREN">
        <value caption="The scrambling/unscrambling is disabled." name="DISABLED" value="0"/>
        <value caption="The scrambling/unscrambling is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="QSPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x515350"/>
      </value-group>
    </module>
    <module caption="Reset Controller" name="RSTC" id="44161" version="C">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="External Reset" mask="0x00000008" name="EXTRST"/>
          <bitfield caption="System Reset Key" mask="0xFF000000" name="KEY" values="RSTC_CR__KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="User Reset Status" mask="0x00000001" name="URSTS"/>
          <bitfield caption="Reset Type" mask="0x00000700" name="RSTTYP" values="RSTC_SR__RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Reset Enable" mask="0x00000001" name="URSTEN"/>
          <bitfield caption="Slow Clock Switching" mask="0x00000002" name="SCKSW"/>
          <bitfield caption="User Reset Asynchronous Control" mask="0x00000004" name="URSTASYNC"/>
          <bitfield caption="User Reset Interrupt Enable" mask="0x00000010" name="URSTIEN"/>
          <bitfield caption="External Reset Length" mask="0x00000F00" name="ERSTL"/>
          <bitfield caption="Enable GPBR Clear on Tamper Event" mask="0x00100000" name="ENGCLR"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group caption="System Reset Key" name="RSTC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Reset Type" name="RSTC_SR__RSTTYP">
        <value caption="First powerup reset" name="GENERAL_RST" value="0x0"/>
        <value caption="Return from Backup mode" name="BACKUP_RST" value="0x1"/>
        <value caption="Watchdog fault occurred" name="WDT_RST" value="0x2"/>
        <value caption="Processor reset required by the software" name="SOFT_RST" value="0x3"/>
        <value caption="NRST pin detected low" name="USER_RST" value="0x4"/>
        <value caption="32.768 kHz crystal failure detection fault occurred" name="SLCK_XTAL_RST" value="0x7"/>
      </value-group>
      <value-group caption="Write Access Password" name="RSTC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="Real-time Clock" name="RTC" id="6056" version="ZK">
      <register-group name="RTC_TS" size="12">
        <register caption="TimeStamp Time Register 0" name="RTC_TSTR" offset="0x0" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Seconds of the Tamper (cleared by reading RTC_TSSR0)" mask="0x0000007F" name="SEC" modes="DEFAULT"/>
          <bitfield caption="Minutes of the Tamper (cleared by reading RTC_TSSR0)" mask="0x00007F00" name="MIN" modes="DEFAULT"/>
          <bitfield caption="Hours of the Tamper (cleared by reading RTC_TSSR0)" mask="0x003F0000" name="HOUR" modes="DEFAULT"/>
          <bitfield caption="AM/PM Indicator of the Tamper (cleared by reading RTC_TSSR0)" mask="0x00400000" name="AMPM" modes="DEFAULT"/>
          <bitfield caption="Tamper Events Counter (cleared by reading RTC_TSSR0)" mask="0x0F000000" name="TEVCNT" modes="DEFAULT"/>
          <bitfield caption="System Mode of the Tamper (cleared by reading RTC_TSSR0)" mask="0x80000000" name="BACKUP" modes="DEFAULT"/>
          <bitfield caption="Tamper Events Counter (cleared by reading RTC_TSSR0)" mask="0x0F000000" name="TEVCNT" modes="UTC_MODE"/>
          <bitfield caption="System Mode of the Tamper (cleared by reading RTC_TSSR0)" mask="0x80000000" name="BACKUP" modes="UTC_MODE"/>
        </register>
        <register caption="TimeStamp Date Register 0" name="RTC_TSDR" offset="0x4" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Century of the Tamper (cleared by reading RTC_TSSRx)" mask="0x0000007F" name="CENT" modes="DEFAULT"/>
          <bitfield caption="Year of the Tamper (cleared by reading RTC_TSSRx)" mask="0x0000FF00" name="YEAR" modes="DEFAULT"/>
          <bitfield caption="Month of the Tamper (cleared by reading RTC_TSSRx)" mask="0x001F0000" name="MONTH" modes="DEFAULT"/>
          <bitfield caption="Day of the Tamper (cleared by reading RTC_TSSRx)" mask="0x00E00000" name="DAY" modes="DEFAULT"/>
          <bitfield caption="Date of the Tamper (cleared by reading RTC_TSSRx)" mask="0x3F000000" name="DATE" modes="DEFAULT"/>
          <bitfield caption="Time of the Tamper (UTC format)" mask="0xFFFFFFFF" name="UTC_TIME" modes="UTC_MODE"/>
        </register>
        <register caption="TimeStamp Source Register 0" name="RTC_TSSR" offset="0x8" rw="R" size="4">
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00010000" name="DET0"/>
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00020000" name="DET1"/>
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00040000" name="DET2"/>
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00080000" name="DET3"/>
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00100000" name="DET4"/>
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00200000" name="DET5"/>
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00400000" name="DET6"/>
          <bitfield caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x00800000" name="DET7"/>
        </register>
      </register-group>
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD"/>
          <bitfield caption="PERSIAN Calendar" mask="0x00000002" name="PERSIAN"/>
          <bitfield caption="UTC Time Format" mask="0x00000004" name="UTC"/>
          <bitfield caption="NEGative PPM Correction" mask="0x00000010" name="NEGPPM"/>
          <bitfield caption="Slow Clock Correction" mask="0x00007F00" name="CORRECTION"/>
          <bitfield caption="HIGH PPM Correction" mask="0x00008000" name="HIGHPPM"/>
          <bitfield caption="All ADC Channel Trigger Event Source Selection" mask="0x00070000" name="OUT0" values="RTC_MR__OUT0"/>
          <bitfield caption="ADC Last Channel Trigger Event Source Selection" mask="0x00700000" name="OUT1" values="RTC_MR__OUT1"/>
          <bitfield caption="High Duration of the Output Pulse" mask="0x07000000" name="THIGH" values="RTC_MR__THIGH"/>
          <bitfield caption="Period of the Output Pulse" mask="0x30000000" name="TPERIOD" values="RTC_MR__TPERIOD"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Current Second" mask="0x0000007F" name="SEC" modes="DEFAULT"/>
          <bitfield caption="Current Minute" mask="0x00007F00" name="MIN" modes="DEFAULT"/>
          <bitfield caption="Current Hour" mask="0x003F0000" name="HOUR" modes="DEFAULT"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" name="AMPM" modes="DEFAULT"/>
          <bitfield caption="Current UTC Time" mask="0xFFFFFFFF" name="UTC_TIME" modes="UTC_MODE"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Second Alarm" mask="0x0000007F" name="SEC" modes="DEFAULT"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" name="SECEN" modes="DEFAULT"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" name="MIN" modes="DEFAULT"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" name="MINEN" modes="DEFAULT"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" name="HOUR" modes="DEFAULT"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" name="AMPM" modes="DEFAULT"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" name="HOUREN" modes="DEFAULT"/>
          <bitfield caption="UTC_TIME Alarm" mask="0xFFFFFFFF" name="UTC_TIME" modes="UTC_MODE"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Month Alarm" mask="0x001F0000" name="MONTH" modes="DEFAULT"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" name="MTHEN" modes="DEFAULT"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" name="DATE" modes="DEFAULT"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" name="DATEEN" modes="DEFAULT"/>
          <bitfield caption="UTC Alarm Enable" mask="0x00000001" name="UTCEN" modes="UTC_MODE"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD" values="RTC_SR__ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM" values="RTC_SR__ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC" values="RTC_SR__SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV" values="RTC_SR__TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV" values="RTC_SR__CALEV"/>
          <bitfield caption="Time and/or Date Free Running Error" mask="0x00000020" name="TDERR" values="RTC_SR__TDERR"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
          <bitfield caption="Time and/or Date Free Running Error Clear" mask="0x00000020" name="TDERRCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
          <bitfield caption="Time and/or Date Error Interrupt Enable" mask="0x00000020" name="TDERREN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
          <bitfield caption="Time and/or Date Error Interrupt Disable" mask="0x00000020" name="TDERRDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
          <bitfield caption="Time and/or Date Error Mask" mask="0x00000020" name="TDERR"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
        <register caption="Tamper Mode register" name="RTC_TMR" offset="0x58" rw="RW" size="4">
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000001" name="EN0" values="RTC_TMR__EN0"/>
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000002" name="EN1" values="RTC_TMR__EN1"/>
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000004" name="EN2" values="RTC_TMR__EN2"/>
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000008" name="EN3" values="RTC_TMR__EN3"/>
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000010" name="EN4" values="RTC_TMR__EN4"/>
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000020" name="EN5" values="RTC_TMR__EN5"/>
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000040" name="EN6" values="RTC_TMR__EN6"/>
          <bitfield caption="WKUPx+1 Tamper Source Enable" mask="0x00000080" name="EN7" values="RTC_TMR__EN7"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00010000" name="POL0" values="RTC_TMR__POL0"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00020000" name="POL1" values="RTC_TMR__POL1"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00040000" name="POL2" values="RTC_TMR__POL2"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00080000" name="POL3" values="RTC_TMR__POL3"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00100000" name="POL4" values="RTC_TMR__POL4"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00200000" name="POL5" values="RTC_TMR__POL5"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00400000" name="POL6" values="RTC_TMR__POL6"/>
          <bitfield caption="WKUPx+1 Polarity" mask="0x00800000" name="POL7" values="RTC_TMR__POL7"/>
          <bitfield caption="Tamper Registers Lock (Write-once, cleared by VDDCORE reset)" mask="0x80000000" name="TRLOCK" values="RTC_TMR__TRLOCK"/>
        </register>
        <register caption="Tamper Debounce Period register" name="RTC_TDPR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Debounce Period A" mask="0x0000000F" name="PERA" values="RTC_TDPR__PERA"/>
          <bitfield caption="Debounce Period B" mask="0x000000F0" name="PERB" values="RTC_TDPR__PERB"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00010000" name="SELP0" values="RTC_TDPR__SELP0"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00020000" name="SELP1" values="RTC_TDPR__SELP1"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00040000" name="SELP2" values="RTC_TDPR__SELP2"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00080000" name="SELP3" values="RTC_TDPR__SELP3"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00100000" name="SELP4" values="RTC_TDPR__SELP4"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00200000" name="SELP5" values="RTC_TDPR__SELP5"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00400000" name="SELP6" values="RTC_TDPR__SELP6"/>
          <bitfield caption="WKUPx+1 Debounce Period Selection" mask="0x00800000" name="SELP7" values="RTC_TDPR__SELP7"/>
        </register>
        <register-group name="RTC_TS" size="12" name-in-module="RTC_TS" offset="0xB0" count="2"/>
      </register-group>
      <value-group caption="Time Event Selection" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="Calendar Event Selection" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
      <value-group caption="All ADC Channel Trigger Event Source Selection" name="RTC_MR__OUT0">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="ADC Last Channel Trigger Event Source Selection" name="RTC_MR__OUT1">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="High Duration of the Output Pulse" name="RTC_MR__THIGH">
        <value caption="31.2 ms" name="H_31MS" value="0x0"/>
        <value caption="15.6 ms" name="H_16MS" value="0x1"/>
        <value caption="3.91 ms" name="H_4MS" value="0x2"/>
        <value caption="976 us" name="H_976US" value="0x3"/>
        <value caption="488 us" name="H_488US" value="0x4"/>
        <value caption="122 us" name="H_122US" value="0x5"/>
        <value caption="30.5 us" name="H_30US" value="0x6"/>
        <value caption="15.2 us" name="H_15US" value="0x7"/>
      </value-group>
      <value-group caption="Period of the Output Pulse" name="RTC_MR__TPERIOD">
        <value caption="1 second" name="P_1S" value="0x0"/>
        <value caption="500 ms" name="P_500MS" value="0x1"/>
        <value caption="250 ms" name="P_250MS" value="0x2"/>
        <value caption="125 ms" name="P_125MS" value="0x3"/>
      </value-group>
      <value-group caption="Acknowledge for Update" name="RTC_SR__ACKUPD">
        <value caption="Time and calendar registers cannot be updated." name="FREERUN" value="0"/>
        <value caption="Time and calendar registers can be updated." name="UPDATE" value="1"/>
      </value-group>
      <value-group caption="Alarm Flag" name="RTC_SR__ALARM">
        <value caption="No alarm matching condition occurred." name="NO_ALARMEVENT" value="0"/>
        <value caption="An alarm matching condition has occurred." name="ALARMEVENT" value="1"/>
      </value-group>
      <value-group caption="Second Event" name="RTC_SR__SEC">
        <value caption="No second event has occurred since the last clear." name="NO_SECEVENT" value="0"/>
        <value caption="At least one second event has occurred since the last clear." name="SECEVENT" value="1"/>
      </value-group>
      <value-group caption="Time Event" name="RTC_SR__TIMEV">
        <value caption="No time event has occurred since the last clear." name="NO_TIMEVENT" value="0"/>
        <value caption="At least one time event has occurred since the last clear." name="TIMEVENT" value="1"/>
      </value-group>
      <value-group caption="Calendar Event" name="RTC_SR__CALEV">
        <value caption="No calendar event has occurred since the last clear." name="NO_CALEVENT" value="0"/>
        <value caption="At least one calendar event has occurred since the last clear." name="CALEVENT" value="1"/>
      </value-group>
      <value-group caption="Time and/or Date Free Running Error" name="RTC_SR__TDERR">
        <value caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." name="CORRECT" value="0"/>
        <value caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." name="ERR_TIMEDATE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN0">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN1">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN2">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN3">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN4">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN5">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN6">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Tamper Source Enable" name="RTC_TMR__EN7">
        <value caption="WKUP pin index x+1 is not enabled as a source of tamper." name="DISABLE" value="0"/>
        <value caption="WKUP pin index x+1 is enabled as a source of tamper." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL0">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL1">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL2">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL3">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL4">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL5">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL6">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Polarity" name="RTC_TMR__POL7">
        <value caption="If the source of tamper remains low for a debounce period, a tamper event is generated." name="LOW" value="0"/>
        <value caption="If the source of tamper remains high for a debounce period, a tamper event is generated." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Tamper Registers Lock (Write-once, cleared by VDDCORE reset)" name="RTC_TMR__TRLOCK">
        <value caption="RTC_TMR and RTC_TDPR can be written." name="UNLOCKED" value="0"/>
        <value caption="RTC_TMR and RTC_TDPR cannot be written until the next VDDCORE domain reset." name="LOCKED" value="1"/>
      </value-group>
      <value-group caption="Debounce Period A" name="RTC_TDPR__PERA">
        <value caption="The source of tamper must remain active for at least 2 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_2" value="0x0"/>
        <value caption="The source of tamper must remain active for at least 4 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_4" value="0x1"/>
        <value caption="The source of tamper must remain active for at least 8 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_8" value="0x2"/>
        <value caption="The source of tamper must remain active for at least 16 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_16" value="0x3"/>
        <value caption="The source of tamper must remain active for at least 32 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_32" value="0x4"/>
        <value caption="The source of tamper must remain active for at least 64 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_64" value="0x5"/>
        <value caption="The source of tamper must remain active for at least 128 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_128" value="0x6"/>
        <value caption="The source of tamper must remain active for at least 256 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_256" value="0x7"/>
      </value-group>
      <value-group caption="Debounce Period B" name="RTC_TDPR__PERB">
        <value caption="The source of tamper must remain active for at least 2 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_2" value="0x0"/>
        <value caption="The source of tamper must remain active for at least 4 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_4" value="0x1"/>
        <value caption="The source of tamper must remain active for at least 8 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_8" value="0x2"/>
        <value caption="The source of tamper must remain active for at least 16 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_16" value="0x3"/>
        <value caption="The source of tamper must remain active for at least 32 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_32" value="0x4"/>
        <value caption="The source of tamper must remain active for at least 64 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_64" value="0x5"/>
        <value caption="The source of tamper must remain active for at least 128 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_128" value="0x6"/>
        <value caption="The source of tamper must remain active for at least 256 monitoring domain slow clock cycles to generate a tamper event." name="MD_SLCK_256" value="0x7"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP0">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP1">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP2">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP3">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP4">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP5">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP6">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
      <value-group caption="WKUPx+1 Debounce Period Selection" name="RTC_TDPR__SELP7">
        <value caption="WKUP pin index x+1 is debounced with PERA period." name="SEL_PA" value="0"/>
        <value caption="WKUP pin index x+1 is debounced with PERB period." name="SEL_PB" value="1"/>
      </value-group>
    </module>
    <module caption="Real-time Timer" name="RTT" id="6081" version="Q">
      <register-group name="RTT">
        <register caption="Mode Register" name="RTT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Real-time Timer Prescaler Value" mask="0x0000FFFF" name="RTPRES"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00010000" name="ALMIEN"/>
          <bitfield caption="Real-time Timer Increment Interrupt Enable" mask="0x00020000" name="RTTINCIEN"/>
          <bitfield caption="Real-time Timer Restart" mask="0x00040000" name="RTTRST"/>
          <bitfield caption="Real-time Timer Disable" mask="0x00100000" name="RTTDIS"/>
          <bitfield caption="RTTINC2 Alarm and Interrupt Enable" mask="0x00200000" name="INC2AEN"/>
          <bitfield caption="Real-Time Clock 1Hz Clock Selection" mask="0x01000000" name="RTC1HZ"/>
        </register>
        <register caption="Alarm Register" name="RTT_AR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Alarm Value" mask="0xFFFFFFFF" name="ALMV"/>
        </register>
        <register caption="Value Register" name="RTT_VR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Real-time Value" mask="0xFFFFFFFF" name="CRTV"/>
        </register>
        <register caption="Status Register" name="RTT_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Real-time Alarm Status (cleared on read)" mask="0x00000001" name="ALMS"/>
          <bitfield caption="Prescaler Roll-over Status (cleared on read)" mask="0x00000002" name="RTTINC"/>
          <bitfield caption="Predefined Number of Prescaler Roll-overs Status (cleared on read)" mask="0x00000004" name="RTTINC2"/>
        </register>
        <register caption="Modulo Selection Register" name="RTT_MODR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Selection of the 32-bit Counter Modulo to generate RTTINC2 Flag" mask="0x00000007" name="SELINC2" values="RTT_MODR__SELINC2"/>
        </register>
        <register caption="TimeStamp Register" name="RTT_TSR" offset="0x14" rw="R" size="4">
          <bitfield caption="Real-time Timer Value Timestamp" mask="0x00FFFFFF" name="TSTAMP"/>
        </register>
      </register-group>
      <value-group caption="Selection of the 32-bit Counter Modulo to generate RTTINC2 Flag" name="RTT_MODR__SELINC2">
        <value caption="The RTTINC2 flag never rises" name="NO_RTTINC2" value="0x0"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 64 equals 0" name="MOD64" value="0x1"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 128 equals 0" name="MOD128" value="0x2"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 256 equals 0" name="MOD256" value="0x3"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 512 equals 0" name="MOD512" value="0x4"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 1024 equals 0. Example: If RTPRES=32 then RTTINC2 flag rises once per second if the slow clock is 32.768 kHz." name="MOD1024" value="0x5"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 2048 equals 0" name="MOD2048" value="0x6"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 4096 equals 0" name="MOD4096" value="0x7"/>
      </value-group>
    </module>
    <module caption="Slow Clock Controller" name="SCKC" id="11073" version="H">
      <register-group name="SCKC">
        <register caption="Slow Clock Controller Configuration Register" name="SCKC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="32.768 kHz Crystal Oscillator" mask="0x00000002" name="OSC32EN"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Bypass" mask="0x00000004" name="OSC32BYP"/>
          <bitfield caption="Timing Domain Slow Clock Selector" mask="0x01000000" name="TD_OSCSEL" values="SCKC_CR__TD_OSCSEL"/>
        </register>
      </register-group>
      <value-group caption="Timing Domain Slow Clock Selector" name="SCKC_CR__TD_OSCSEL">
        <value caption="Slow clock of the timing domain is driven by the embedded 32 kHz (typical) RC oscillator." name="RC" value="0"/>
        <value caption="Slow clock of the timing domain is driven by the 32.768 kHz crystal oscillator." name="XTAL" value="1"/>
      </value-group>
    </module>
    <module caption="Secure Digital MultiMedia Card Controller" name="SDMMC" id="44002" version="M">
      <register-group name="SDMMC">
        <register caption="SDMA System Address / Argument 2 Register" name="SDMMC_SSAR" offset="0x00" rw="RW" size="4">
          <bitfield caption="SDMA System Address" mask="0xFFFFFFFF" name="ADDR"/>
          <bitfield caption="Argument 2" mask="0xFFFFFFFF" name="ARG2"/>
        </register>
        <register caption="Block Size Register" name="SDMMC_BSR" offset="0x04" rw="RW" size="2">
          <bitfield caption="Transfer Block Size" mask="0x000003FF" name="BLKSIZE"/>
          <bitfield caption="SDMA Buffer Boundary" mask="0x00007000" name="BOUNDARY" values="SDMMC_BSR__BOUNDARY"/>
        </register>
        <register caption="Block Count Register" name="SDMMC_BCR" offset="0x06" rw="RW" size="2">
          <bitfield caption="Block Count for Current Transfer" mask="0x0000FFFF" name="BLKCNT"/>
        </register>
        <register caption="Argument 1 Register" name="SDMMC_ARG1R" offset="0x08" rw="RW" size="4">
          <bitfield caption="Argument 1" mask="0xFFFFFFFF" name="ARG1"/>
        </register>
        <register caption="Transfer Mode Register" name="SDMMC_TMR" offset="0x0C" rw="RW" size="2">
          <bitfield caption="DMA Enable" mask="0x00000001" name="DMAEN" values="SDMMC_TMR__DMAEN"/>
          <bitfield caption="Block Count Enable" mask="0x00000002" name="BCEN" values="SDMMC_TMR__BCEN"/>
          <bitfield caption="Auto Command Enable" mask="0x0000000C" name="ACMDEN" values="SDMMC_TMR__ACMDEN"/>
          <bitfield caption="Data Transfer Direction Selection" mask="0x00000010" name="DTDSEL" values="SDMMC_TMR__DTDSEL"/>
          <bitfield caption="Multi/Single Block Selection" mask="0x00000020" name="MSBSEL"/>
        </register>
        <register caption="Command Register" name="SDMMC_CR" offset="0x0E" rw="RW" size="2">
          <bitfield caption="Response Type" mask="0x00000003" name="RESPTYP" values="SDMMC_CR__RESPTYP"/>
          <bitfield caption="Command CRC Check Enable" mask="0x00000008" name="CMDCCEN" values="SDMMC_CR__CMDCCEN"/>
          <bitfield caption="Command Index Check Enable" mask="0x00000010" name="CMDICEN" values="SDMMC_CR__CMDICEN"/>
          <bitfield caption="Data Present Select" mask="0x00000020" name="DPSEL"/>
          <bitfield caption="Command Type" mask="0x000000C0" name="CMDTYP" values="SDMMC_CR__CMDTYP"/>
          <bitfield caption="Command Index" mask="0x00003F00" name="CMDIDX"/>
        </register>
        <register caption="Response Register" name="SDMMC_RR" offset="0x10" rw="R" size="4" count="4">
          <bitfield caption="Command Response" mask="0xFFFFFFFF" name="CMDRESP"/>
        </register>
        <register caption="Buffer Data Port Register" name="SDMMC_BDPR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Buffer Data" mask="0xFFFFFFFF" name="BUFDATA"/>
        </register>
        <register caption="Present State Register" name="SDMMC_PSR" offset="0x24" rw="R" size="4">
          <bitfield caption="Command Inhibit (CMD)" mask="0x00000001" name="CMDINHC"/>
          <bitfield caption="Command Inhibit (DAT)" mask="0x00000002" name="CMDINHD"/>
          <bitfield caption="DAT Line Active" mask="0x00000004" name="DLACT"/>
          <bitfield caption="Write Transfer Active" mask="0x00000100" name="WTACT"/>
          <bitfield caption="Read Transfer Active" mask="0x00000200" name="RTACT"/>
          <bitfield caption="Buffer Write Enable" mask="0x00000400" name="BUFWREN"/>
          <bitfield caption="Buffer Read Enable" mask="0x00000800" name="BUFRDEN"/>
          <bitfield caption="DAT[3:0] Line Level" mask="0x00F00000" name="DATLL"/>
          <bitfield caption="CMD Line Level" mask="0x01000000" name="CMDLL"/>
        </register>
        <register caption="Host Control 1 Register" name="SDMMC_HC1R" offset="0x28" rw="RW" size="1">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="LED Control" mask="0x00000001" name="LEDCTRL" values="SDMMC_HC1R__LEDCTRL" modes="SD_SDIO"/>
          <bitfield caption="Data Width" mask="0x00000002" name="DW" values="SDMMC_HC1R__DW" modes="SD_SDIO"/>
          <bitfield caption="High Speed Enable" mask="0x00000004" name="HSEN" modes="SD_SDIO"/>
          <bitfield caption="DMA Select" mask="0x00000018" name="DMASEL" values="SDMMC_HC1R__DMASEL" modes="SD_SDIO"/>
          <bitfield caption="Data Width" mask="0x00000002" name="DW" values="SDMMC_HC1R_E_MMC__DW" modes="E_MMC"/>
          <bitfield caption="High Speed Enable" mask="0x00000004" name="HSEN" modes="E_MMC"/>
          <bitfield caption="DMA Select" mask="0x00000018" name="DMASEL" values="SDMMC_HC1R_E_MMC__DMASEL" modes="E_MMC"/>
          <bitfield caption="Extended Data Width" mask="0x00000020" name="EXTDW" modes="E_MMC"/>
        </register>
        <register caption="Power Control Register" name="SDMMC_PCR" offset="0x29" rw="RW" size="1">
          <bitfield caption="SD Bus Power" mask="0x00000001" name="SDBPWR"/>
        </register>
        <register caption="Block Gap Control Register" name="SDMMC_BGCR" offset="0x2A" rw="RW" size="1">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Stop At Block Gap Request" mask="0x00000001" name="STPBGR" modes="SD_SDIO"/>
          <bitfield caption="Continue Request" mask="0x00000002" name="CONTR" modes="SD_SDIO"/>
          <bitfield caption="Read Wait Control" mask="0x00000004" name="RWCTRL" modes="SD_SDIO"/>
          <bitfield caption="Interrupt at Block Gap" mask="0x00000008" name="INTBG" values="SDMMC_BGCR__INTBG" modes="SD_SDIO"/>
          <bitfield caption="Stop At Block Gap Request" mask="0x00000001" name="STPBGR" modes="E_MMC"/>
          <bitfield caption="Continue Request" mask="0x00000002" name="CONTR" modes="E_MMC"/>
        </register>
        <register caption="Wakeup Control Register" name="SDMMC_WCR" offset="0x2B" rw="RW" size="1">
          <bitfield caption="Wakeup Event Enable on Card Interrupt" mask="0x00000001" name="WKENCINT" values="SDMMC_WCR__WKENCINT"/>
        </register>
        <register caption="Clock Control Register" name="SDMMC_CCR" offset="0x2C" rw="RW" size="2">
          <bitfield caption="Internal Clock Enable" mask="0x00000001" name="INTCLKEN"/>
          <bitfield caption="Internal Clock Stable" mask="0x00000002" name="INTCLKS"/>
          <bitfield caption="SD Clock Enable" mask="0x00000004" name="SDCLKEN"/>
          <bitfield caption="Clock Generator Select" mask="0x00000020" name="CLKGSEL"/>
          <bitfield caption="Upper Bits of SDCLK Frequency Select" mask="0x000000C0" name="USDCLKFSEL"/>
          <bitfield caption="SDCLK Frequency Select" mask="0x0000FF00" name="SDCLKFSEL"/>
        </register>
        <register caption="Timeout Control Register" name="SDMMC_TCR" offset="0x2E" rw="RW" size="1">
          <bitfield caption="Data Timeout Counter Value" mask="0x0000000F" name="DTCVAL"/>
        </register>
        <register caption="Software Reset Register" name="SDMMC_SRR" offset="0x2F" rw="RW" size="1">
          <bitfield caption="Software reset for All" mask="0x00000001" name="SWRSTALL"/>
          <bitfield caption="Software reset for CMD line" mask="0x00000002" name="SWRSTCMD"/>
          <bitfield caption="Software reset for DAT line" mask="0x00000004" name="SWRSTDAT"/>
        </register>
        <register caption="Normal Interrupt Status Register" name="SDMMC_NISTR" offset="0x30" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Complete" mask="0x00000001" name="CMDC" modes="SD_SDIO"/>
          <bitfield caption="Transfer Complete" mask="0x00000002" name="TRFC" modes="SD_SDIO"/>
          <bitfield caption="Block Gap Event" mask="0x00000004" name="BLKGE" modes="SD_SDIO"/>
          <bitfield caption="DMA Interrupt" mask="0x00000008" name="DMAINT" modes="SD_SDIO"/>
          <bitfield caption="Buffer Write Ready" mask="0x00000010" name="BWRRDY" modes="SD_SDIO"/>
          <bitfield caption="Buffer Read Ready" mask="0x00000020" name="BRDRDY" modes="SD_SDIO"/>
          <bitfield caption="Card Interrupt" mask="0x00000100" name="CINT" modes="SD_SDIO"/>
          <bitfield caption="Error Interrupt" mask="0x00008000" name="ERRINT" modes="SD_SDIO"/>
          <bitfield caption="Command Complete" mask="0x00000001" name="CMDC" modes="E_MMC"/>
          <bitfield caption="Transfer Complete" mask="0x00000002" name="TRFC" modes="E_MMC"/>
          <bitfield caption="Block Gap Event" mask="0x00000004" name="BLKGE" modes="E_MMC"/>
          <bitfield caption="DMA Interrupt" mask="0x00000008" name="DMAINT" modes="E_MMC"/>
          <bitfield caption="Buffer Write Ready" mask="0x00000010" name="BWRRDY" modes="E_MMC"/>
          <bitfield caption="Buffer Read Ready" mask="0x00000020" name="BRDRDY" modes="E_MMC"/>
          <bitfield caption="Boot Acknowledge Received" mask="0x00004000" name="BOOTAR" modes="E_MMC"/>
          <bitfield caption="Error Interrupt" mask="0x00008000" name="ERRINT" modes="E_MMC"/>
        </register>
        <register caption="Error Interrupt Status Register" name="SDMMC_EISTR" offset="0x32" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Timeout Error" mask="0x00000001" name="CMDTEO" modes="SD_SDIO"/>
          <bitfield caption="Command CRC Error" mask="0x00000002" name="CMDCRC" modes="SD_SDIO"/>
          <bitfield caption="Command End Bit Error" mask="0x00000004" name="CMDEND" modes="SD_SDIO"/>
          <bitfield caption="Command Index Error" mask="0x00000008" name="CMDIDX" modes="SD_SDIO"/>
          <bitfield caption="Data Timeout Error" mask="0x00000010" name="DATTEO" modes="SD_SDIO"/>
          <bitfield caption="Data CRC error" mask="0x00000020" name="DATCRC" modes="SD_SDIO"/>
          <bitfield caption="Data End Bit Error" mask="0x00000040" name="DATEND" modes="SD_SDIO"/>
          <bitfield caption="Current Limit Error" mask="0x00000080" name="CURLIM" modes="SD_SDIO"/>
          <bitfield caption="Auto CMD Error" mask="0x00000100" name="ACMD" modes="SD_SDIO"/>
          <bitfield caption="ADMA Error" mask="0x00000200" name="ADMA" modes="SD_SDIO"/>
          <bitfield caption="Command Timeout Error" mask="0x00000001" name="CMDTEO" modes="E_MMC"/>
          <bitfield caption="Command CRC Error" mask="0x00000002" name="CMDCRC" modes="E_MMC"/>
          <bitfield caption="Command End Bit Error" mask="0x00000004" name="CMDEND" modes="E_MMC"/>
          <bitfield caption="Command Index Error" mask="0x00000008" name="CMDIDX" modes="E_MMC"/>
          <bitfield caption="Data Timeout error" mask="0x00000010" name="DATTEO" modes="E_MMC"/>
          <bitfield caption="Data CRC Error" mask="0x00000020" name="DATCRC" modes="E_MMC"/>
          <bitfield caption="Data End Bit Error" mask="0x00000040" name="DATEND" modes="E_MMC"/>
          <bitfield caption="Current Limit Error" mask="0x00000080" name="CURLIM" modes="E_MMC"/>
          <bitfield caption="Auto CMD Error" mask="0x00000100" name="ACMD" modes="E_MMC"/>
          <bitfield caption="ADMA Error" mask="0x00000200" name="ADMA" modes="E_MMC"/>
          <bitfield caption="Boot Acknowledge Error" mask="0x00001000" name="BOOTAE" modes="E_MMC"/>
        </register>
        <register caption="Normal Interrupt Status Enable Register" name="SDMMC_NISTER" offset="0x34" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Complete Status Enable" mask="0x00000001" name="CMDC" values="SDMMC_NISTER__CMDC" modes="SD_SDIO"/>
          <bitfield caption="Transfer Complete Status Enable" mask="0x00000002" name="TRFC" values="SDMMC_NISTER__TRFC" modes="SD_SDIO"/>
          <bitfield caption="Block Gap Event Status Enable" mask="0x00000004" name="BLKGE" values="SDMMC_NISTER__BLKGE" modes="SD_SDIO"/>
          <bitfield caption="DMA Interrupt Status Enable" mask="0x00000008" name="DMAINT" values="SDMMC_NISTER__DMAINT" modes="SD_SDIO"/>
          <bitfield caption="Buffer Write Ready Status Enable" mask="0x00000010" name="BWRRDY" values="SDMMC_NISTER__BWRRDY" modes="SD_SDIO"/>
          <bitfield caption="Buffer Read Ready Status Enable" mask="0x00000020" name="BRDRDY" values="SDMMC_NISTER__BRDRDY" modes="SD_SDIO"/>
          <bitfield caption="Card Interrupt Status Enable" mask="0x00000100" name="CINT" values="SDMMC_NISTER__CINT" modes="SD_SDIO"/>
          <bitfield caption="Command Complete Status Enable" mask="0x00000001" name="CMDC" values="SDMMC_NISTER_E_MMC__CMDC" modes="E_MMC"/>
          <bitfield caption="Transfer Complete Status Enable" mask="0x00000002" name="TRFC" values="SDMMC_NISTER_E_MMC__TRFC" modes="E_MMC"/>
          <bitfield caption="Block Gap Event Status Enable" mask="0x00000004" name="BLKGE" values="SDMMC_NISTER_E_MMC__BLKGE" modes="E_MMC"/>
          <bitfield caption="DMA Interrupt Status Enable" mask="0x00000008" name="DMAINT" values="SDMMC_NISTER_E_MMC__DMAINT" modes="E_MMC"/>
          <bitfield caption="Buffer Write Ready Status Enable" mask="0x00000010" name="BWRRDY" values="SDMMC_NISTER_E_MMC__BWRRDY" modes="E_MMC"/>
          <bitfield caption="Buffer Read Ready Status Enable" mask="0x00000020" name="BRDRDY" values="SDMMC_NISTER_E_MMC__BRDRDY" modes="E_MMC"/>
          <bitfield caption="Boot Acknowledge Received Status Enable" mask="0x00004000" name="BOOTAR" values="SDMMC_NISTER_E_MMC__BOOTAR" modes="E_MMC"/>
        </register>
        <register caption="Error Interrupt Status Enable Register" name="SDMMC_EISTER" offset="0x36" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Timeout Error Status Enable" mask="0x00000001" name="CMDTEO" values="SDMMC_EISTER__CMDTEO" modes="SD_SDIO"/>
          <bitfield caption="Command CRC Error Status Enable" mask="0x00000002" name="CMDCRC" values="SDMMC_EISTER__CMDCRC" modes="SD_SDIO"/>
          <bitfield caption="Command End Bit Error Status Enable" mask="0x00000004" name="CMDEND" values="SDMMC_EISTER__CMDEND" modes="SD_SDIO"/>
          <bitfield caption="Command Index Error Status Enable" mask="0x00000008" name="CMDIDX" values="SDMMC_EISTER__CMDIDX" modes="SD_SDIO"/>
          <bitfield caption="Data Timeout Error Status Enable" mask="0x00000010" name="DATTEO" values="SDMMC_EISTER__DATTEO" modes="SD_SDIO"/>
          <bitfield caption="Data CRC Error Status Enable" mask="0x00000020" name="DATCRC" values="SDMMC_EISTER__DATCRC" modes="SD_SDIO"/>
          <bitfield caption="Data End Bit Error Status Enable" mask="0x00000040" name="DATEND" values="SDMMC_EISTER__DATEND" modes="SD_SDIO"/>
          <bitfield caption="Current Limit Error Status Enable" mask="0x00000080" name="CURLIM" values="SDMMC_EISTER__CURLIM" modes="SD_SDIO"/>
          <bitfield caption="Auto CMD Error Status Enable" mask="0x00000100" name="ACMD" values="SDMMC_EISTER__ACMD" modes="SD_SDIO"/>
          <bitfield caption="ADMA Error Status Enable" mask="0x00000200" name="ADMA" values="SDMMC_EISTER__ADMA" modes="SD_SDIO"/>
          <bitfield caption="Command Timeout Error Status Enable" mask="0x00000001" name="CMDTEO" values="SDMMC_EISTER_E_MMC__CMDTEO" modes="E_MMC"/>
          <bitfield caption="Command CRC Error Status Enable" mask="0x00000002" name="CMDCRC" values="SDMMC_EISTER_E_MMC__CMDCRC" modes="E_MMC"/>
          <bitfield caption="Command End Bit Error Status Enable" mask="0x00000004" name="CMDEND" values="SDMMC_EISTER_E_MMC__CMDEND" modes="E_MMC"/>
          <bitfield caption="Command Index Error Status Enable" mask="0x00000008" name="CMDIDX" values="SDMMC_EISTER_E_MMC__CMDIDX" modes="E_MMC"/>
          <bitfield caption="Data Timeout Error Status Enable" mask="0x00000010" name="DATTEO" values="SDMMC_EISTER_E_MMC__DATTEO" modes="E_MMC"/>
          <bitfield caption="Data CRC Error Status Enable" mask="0x00000020" name="DATCRC" values="SDMMC_EISTER_E_MMC__DATCRC" modes="E_MMC"/>
          <bitfield caption="Data End Bit Error Status Enable" mask="0x00000040" name="DATEND" values="SDMMC_EISTER_E_MMC__DATEND" modes="E_MMC"/>
          <bitfield caption="Current Limit Error Status Enable" mask="0x00000080" name="CURLIM" values="SDMMC_EISTER_E_MMC__CURLIM" modes="E_MMC"/>
          <bitfield caption="Auto CMD Error Status Enable" mask="0x00000100" name="ACMD" values="SDMMC_EISTER_E_MMC__ACMD" modes="E_MMC"/>
          <bitfield caption="ADMA Error Status Enable" mask="0x00000200" name="ADMA" values="SDMMC_EISTER_E_MMC__ADMA" modes="E_MMC"/>
          <bitfield caption="Boot Acknowledge Error Status Enable" mask="0x00001000" name="BOOTAE" values="SDMMC_EISTER_E_MMC__BOOTAE" modes="E_MMC"/>
        </register>
        <register caption="Normal Interrupt Signal Enable Register" name="SDMMC_NISIER" offset="0x38" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Complete Signal Enable" mask="0x00000001" name="CMDC" values="SDMMC_NISIER__CMDC" modes="SD_SDIO"/>
          <bitfield caption="Transfer Complete Signal Enable" mask="0x00000002" name="TRFC" values="SDMMC_NISIER__TRFC" modes="SD_SDIO"/>
          <bitfield caption="Block Gap Event Signal Enable" mask="0x00000004" name="BLKGE" values="SDMMC_NISIER__BLKGE" modes="SD_SDIO"/>
          <bitfield caption="DMA Interrupt Signal Enable" mask="0x00000008" name="DMAINT" values="SDMMC_NISIER__DMAINT" modes="SD_SDIO"/>
          <bitfield caption="Buffer Write Ready Signal Enable" mask="0x00000010" name="BWRRDY" values="SDMMC_NISIER__BWRRDY" modes="SD_SDIO"/>
          <bitfield caption="Buffer Read Ready Signal Enable" mask="0x00000020" name="BRDRDY" values="SDMMC_NISIER__BRDRDY" modes="SD_SDIO"/>
          <bitfield caption="Card Interrupt Signal Enable" mask="0x00000100" name="CINT" values="SDMMC_NISIER__CINT" modes="SD_SDIO"/>
          <bitfield caption="Command Complete Signal Enable" mask="0x00000001" name="CMDC" values="SDMMC_NISIER_E_MMC__CMDC" modes="E_MMC"/>
          <bitfield caption="Transfer Complete Signal Enable" mask="0x00000002" name="TRFC" values="SDMMC_NISIER_E_MMC__TRFC" modes="E_MMC"/>
          <bitfield caption="Block Gap Event Signal Enable" mask="0x00000004" name="BLKGE" values="SDMMC_NISIER_E_MMC__BLKGE" modes="E_MMC"/>
          <bitfield caption="DMA Interrupt Signal Enable" mask="0x00000008" name="DMAINT" values="SDMMC_NISIER_E_MMC__DMAINT" modes="E_MMC"/>
          <bitfield caption="Buffer Write Ready Signal Enable" mask="0x00000010" name="BWRRDY" values="SDMMC_NISIER_E_MMC__BWRRDY" modes="E_MMC"/>
          <bitfield caption="Buffer Read Ready Signal Enable" mask="0x00000020" name="BRDRDY" values="SDMMC_NISIER_E_MMC__BRDRDY" modes="E_MMC"/>
          <bitfield caption="Boot Acknowledge Received Signal Enable" mask="0x00004000" name="BOOTAR" values="SDMMC_NISIER_E_MMC__BOOTAR" modes="E_MMC"/>
        </register>
        <register caption="Error Interrupt Signal Enable Register" name="SDMMC_EISIER" offset="0x3A" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Command Timeout Error Signal Enable" mask="0x00000001" name="CMDTEO" values="SDMMC_EISIER__CMDTEO" modes="SD_SDIO"/>
          <bitfield caption="Command CRC Error Signal Enable" mask="0x00000002" name="CMDCRC" values="SDMMC_EISIER__CMDCRC" modes="SD_SDIO"/>
          <bitfield caption="Command End Bit Error Signal Enable" mask="0x00000004" name="CMDEND" values="SDMMC_EISIER__CMDEND" modes="SD_SDIO"/>
          <bitfield caption="Command Index Error Signal Enable" mask="0x00000008" name="CMDIDX" values="SDMMC_EISIER__CMDIDX" modes="SD_SDIO"/>
          <bitfield caption="Data Timeout Error Signal Enable" mask="0x00000010" name="DATTEO" values="SDMMC_EISIER__DATTEO" modes="SD_SDIO"/>
          <bitfield caption="Data CRC Error Signal Enable" mask="0x00000020" name="DATCRC" values="SDMMC_EISIER__DATCRC" modes="SD_SDIO"/>
          <bitfield caption="Data End Bit Error Signal Enable" mask="0x00000040" name="DATEND" values="SDMMC_EISIER__DATEND" modes="SD_SDIO"/>
          <bitfield caption="Current Limit Error Signal Enable" mask="0x00000080" name="CURLIM" values="SDMMC_EISIER__CURLIM" modes="SD_SDIO"/>
          <bitfield caption="Auto CMD Error Signal Enable" mask="0x00000100" name="ACMD" values="SDMMC_EISIER__ACMD" modes="SD_SDIO"/>
          <bitfield caption="ADMA Error Signal Enable" mask="0x00000200" name="ADMA" values="SDMMC_EISIER__ADMA" modes="SD_SDIO"/>
          <bitfield caption="Command Timeout Error Signal Enable" mask="0x00000001" name="CMDTEO" values="SDMMC_EISIER_E_MMC__CMDTEO" modes="E_MMC"/>
          <bitfield caption="Command CRC Error Signal Enable" mask="0x00000002" name="CMDCRC" values="SDMMC_EISIER_E_MMC__CMDCRC" modes="E_MMC"/>
          <bitfield caption="Command End Bit Error Signal Enable" mask="0x00000004" name="CMDEND" values="SDMMC_EISIER_E_MMC__CMDEND" modes="E_MMC"/>
          <bitfield caption="Command Index Error Signal Enable" mask="0x00000008" name="CMDIDX" values="SDMMC_EISIER_E_MMC__CMDIDX" modes="E_MMC"/>
          <bitfield caption="Data Timeout Error Signal Enable" mask="0x00000010" name="DATTEO" values="SDMMC_EISIER_E_MMC__DATTEO" modes="E_MMC"/>
          <bitfield caption="Data CRC Error Signal Enable" mask="0x00000020" name="DATCRC" values="SDMMC_EISIER_E_MMC__DATCRC" modes="E_MMC"/>
          <bitfield caption="Data End Bit Error Signal Enable" mask="0x00000040" name="DATEND" values="SDMMC_EISIER_E_MMC__DATEND" modes="E_MMC"/>
          <bitfield caption="Current Limit Error Signal Enable" mask="0x00000080" name="CURLIM" values="SDMMC_EISIER_E_MMC__CURLIM" modes="E_MMC"/>
          <bitfield caption="Auto CMD Error Signal Enable" mask="0x00000100" name="ACMD" values="SDMMC_EISIER_E_MMC__ACMD" modes="E_MMC"/>
          <bitfield caption="ADMA Error Signal Enable" mask="0x00000200" name="ADMA" values="SDMMC_EISIER_E_MMC__ADMA" modes="E_MMC"/>
          <bitfield caption="Boot Acknowledge Error Signal Enable" mask="0x00001000" name="BOOTAE" values="SDMMC_EISIER_E_MMC__BOOTAE" modes="E_MMC"/>
        </register>
        <register caption="Auto CMD Error Status Register" name="SDMMC_ACESR" offset="0x3C" rw="R" size="2">
          <bitfield caption="Auto CMD12 Not Executed" mask="0x00000001" name="ACMD12NE"/>
          <bitfield caption="Auto CMD Timeout Error" mask="0x00000002" name="ACMDTEO"/>
          <bitfield caption="Auto CMD CRC Error" mask="0x00000004" name="ACMDCRC"/>
          <bitfield caption="Auto CMD End Bit Error" mask="0x00000008" name="ACMDEND"/>
          <bitfield caption="Auto CMD Index Error" mask="0x00000010" name="ACMDIDX"/>
          <bitfield caption="Command Not Issued by Auto CMD12 Error" mask="0x00000080" name="CMDNI"/>
        </register>
        <register caption="Host Control 2 Register" name="SDMMC_HC2R" offset="0x3E" rw="RW" size="2">
          <mode name="SD_SDIO"/>
          <mode name="E_MMC"/>
          <bitfield caption="Asynchronous Interrupt Enable" mask="0x00004000" name="ASINTEN" modes="SD_SDIO"/>
          <bitfield caption="Preset Value Enable" mask="0x00008000" name="PVALEN" modes="SD_SDIO"/>
          <bitfield caption="Preset Value Enable" mask="0x00008000" name="PVALEN" modes="E_MMC"/>
        </register>
        <register caption="Capabilities 0 Register" name="SDMMC_CA0R" offset="0x40" rw="RW" size="4">
          <bitfield caption="Timeout Clock Frequency" mask="0x0000003F" name="TEOCLKF"/>
          <bitfield caption="Timeout Clock Unit" mask="0x00000080" name="TEOCLKU"/>
          <bitfield caption="Base Clock Frequency" mask="0x0000FF00" name="BASECLKF"/>
          <bitfield caption="Max Block Length" mask="0x00030000" name="MAXBLKL" values="SDMMC_CA0R__MAXBLKL"/>
          <bitfield caption="8-Bit Support for Embedded Device" mask="0x00040000" name="ED8SUP"/>
          <bitfield caption="ADMA2 Support" mask="0x00080000" name="ADMA2SUP"/>
          <bitfield caption="High Speed Support" mask="0x00200000" name="HSSUP"/>
          <bitfield caption="SDMA Support" mask="0x00400000" name="SDMASUP"/>
          <bitfield caption="Suspend/Resume Support" mask="0x00800000" name="SRSUP"/>
          <bitfield caption="Voltage Support 3.3V" mask="0x01000000" name="V33VSUP"/>
          <bitfield caption="Voltage Support 3.0V" mask="0x02000000" name="V30VSUP"/>
          <bitfield caption="Voltage Support 1.8V" mask="0x04000000" name="V18VSUP"/>
          <bitfield caption="64-Bit System Bus Support" mask="0x10000000" name="SB64SUP"/>
          <bitfield caption="Asynchronous Interrupt Support" mask="0x20000000" name="ASINTSUP"/>
          <bitfield caption="Slot Type" mask="0xC0000000" name="SLTYPE" values="SDMMC_CA0R__SLTYPE"/>
        </register>
        <register caption="Capabilities 1 Register" name="SDMMC_CA1R" offset="0x44" rw="RW" size="4">
          <bitfield caption="SDR50 Support" mask="0x00000001" name="SDR50SUP"/>
          <bitfield caption="SDR104 Support" mask="0x00000002" name="SDR104SUP"/>
          <bitfield caption="DDR50 Support" mask="0x00000004" name="DDR50SUP"/>
          <bitfield caption="Driver Type A Support" mask="0x00000010" name="DRVASUP"/>
          <bitfield caption="Driver Type C Support" mask="0x00000020" name="DRVCSUP"/>
          <bitfield caption="Driver Type D Support" mask="0x00000040" name="DRVDSUP"/>
          <bitfield caption="Clock Multiplier" mask="0x00FF0000" name="CLKMULT"/>
        </register>
        <register caption="Maximum Current Capabilities Register" name="SDMMC_MCCAR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Maximum Current for 3.3V" mask="0x000000FF" name="MAXCUR33V"/>
          <bitfield caption="Maximum Current for 3.0V" mask="0x0000FF00" name="MAXCUR30V"/>
          <bitfield caption="Maximum Current for 1.8V" mask="0x00FF0000" name="MAXCUR18V"/>
        </register>
        <register caption="Force Event Register for Auto CMD Error Status" name="SDMMC_FERACES" offset="0x50" rw="W" size="2">
          <bitfield caption="Force Event for Auto CMD12 Not Executed" mask="0x00000001" name="ACMD12NE"/>
          <bitfield caption="Force Event for Auto CMD Timeout Error" mask="0x00000002" name="ACMDTEO"/>
          <bitfield caption="Force Event for Auto CMD CRC Error" mask="0x00000004" name="ACMDCRC"/>
          <bitfield caption="Force Event for Auto CMD End Bit Error" mask="0x00000008" name="ACMDEND"/>
          <bitfield caption="Force Event for Auto CMD Index Error" mask="0x00000010" name="ACMDIDX"/>
          <bitfield caption="Force Event for Command Not Issued by Auto CMD12 Error" mask="0x00000080" name="CMDNI"/>
        </register>
        <register caption="Force Event Register for Error Interrupt Status" name="SDMMC_FEREIS" offset="0x52" rw="W" size="2">
          <bitfield caption="Force Event for Command Timeout Error" mask="0x00000001" name="CMDTEO"/>
          <bitfield caption="Force Event for Command CRC Error" mask="0x00000002" name="CMDCRC"/>
          <bitfield caption="Force Event for Command End Bit Error" mask="0x00000004" name="CMDEND"/>
          <bitfield caption="Force Event for Command Index Error" mask="0x00000008" name="CMDIDX"/>
          <bitfield caption="Force Event for Data Timeout error" mask="0x00000010" name="DATTEO"/>
          <bitfield caption="Force Event for Data CRC error" mask="0x00000020" name="DATCRC"/>
          <bitfield caption="Force Event for Data End Bit Error" mask="0x00000040" name="DATEND"/>
          <bitfield caption="Force Event for Current Limit Error" mask="0x00000080" name="CURLIM"/>
          <bitfield caption="Force Event for Auto CMD Error" mask="0x00000100" name="ACMD"/>
          <bitfield caption="Force Event for ADMA Error" mask="0x00000200" name="ADMA"/>
          <bitfield caption="Force Event for Boot Acknowledge Error" mask="0x00001000" name="BOOTAE"/>
        </register>
        <register caption="ADMA Error Status Register" name="SDMMC_AESR" offset="0x54" rw="R" size="1">
          <bitfield caption="ADMA Error State" mask="0x00000003" name="ERRST" values="SDMMC_AESR__ERRST"/>
          <bitfield caption="ADMA Length Mismatch Error" mask="0x00000004" name="LMIS"/>
        </register>
        <register caption="ADMA System Address Register 0" name="SDMMC_ASAR0" offset="0x58" rw="RW" size="4">
          <bitfield caption="ADMA System Address" mask="0xFFFFFFFF" name="ADMASA"/>
        </register>
        <register caption="Preset Value Register 0 (for initialization)" name="SDMMC_PVR" offset="0x60" rw="RW" size="2" count="3">
          <bitfield caption="SDCLK Frequency Select" mask="0x000003FF" name="SDCLKFSEL"/>
          <bitfield caption="Clock Generator Select" mask="0x00000400" name="CLKGSEL"/>
        </register>
        <register caption="Slot Interrupt Status Register" name="SDMMC_SISR" offset="0xFC" rw="R" size="2">
          <bitfield caption="Interrupt Signal for Each Slot" mask="0x00000003" name="INTSSL"/>
        </register>
        <register caption="Host Controller Version Register" name="SDMMC_HCVR" offset="0xFE" rw="R" size="2">
          <bitfield caption="Specification Version Number" mask="0x000000FF" name="SVER"/>
          <bitfield caption="Vendor Version Number" mask="0x0000FF00" name="VVER"/>
        </register>
        <register caption="Additional Present State Register" name="SDMMC_APSR" offset="0x200" rw="R" size="4">
          <bitfield caption="DAT[7:4] High Line Level" mask="0x0000000F" name="HDATLL"/>
        </register>
        <register caption="e.MMC Control 1 Register" name="SDMMC_MC1R" offset="0x204" rw="RW" size="1">
          <bitfield caption="e.MMC Command Type" mask="0x00000003" name="CMDTYP" values="SDMMC_MC1R__CMDTYP"/>
          <bitfield caption="e.MMC HSDDR Mode" mask="0x00000008" name="DDR"/>
          <bitfield caption="e.MMC Open Drain Mode" mask="0x00000010" name="OPD"/>
          <bitfield caption="e.MMC Boot Acknowledge Enable" mask="0x00000020" name="BOOTA"/>
        </register>
        <register caption="e.MMC Control 2 Register" name="SDMMC_MC2R" offset="0x205" rw="W" size="1">
          <bitfield caption="e.MMC Abort Wait IRQ" mask="0x00000001" name="SRESP"/>
          <bitfield caption="e.MMC Abort Boot" mask="0x00000002" name="ABOOT"/>
        </register>
        <register caption="AHB Control Register" name="SDMMC_ACR" offset="0x208" rw="RW" size="4">
          <bitfield caption="AHB Maximum Burst" mask="0x00000003" name="BMAX" values="SDMMC_ACR__BMAX"/>
          <bitfield caption="HNBREQ Disable" mask="0x00000010" name="HNBRDIS"/>
          <bitfield caption="1kB Boundary Disable" mask="0x00000020" name="B1KBDIS"/>
        </register>
        <register caption="Clock Control 2 Register" name="SDMMC_CC2R" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Force SDCLK Disabled" mask="0x00000001" name="FSDCLKD"/>
        </register>
        <register caption="Tuning Status Register" name="SDMMC_TUNSR" offset="0x224" rw="R" size="4">
          <bitfield caption="Tuning DLL Phase Status" mask="0x0000000F" name="DLLPS"/>
          <bitfield caption="Tuning Sampling SDCLK Edge Status" mask="0x00000100" name="SMPLES"/>
        </register>
        <register caption="Capabilities Control Register" name="SDMMC_CACR" offset="0x230" rw="RW" size="4">
          <bitfield caption="Capabilities Write Enable" mask="0x00000001" name="CAPWREN"/>
          <bitfield caption="Key" mask="0x0000FF00" name="KEY" values="SDMMC_CACR__KEY"/>
        </register>
        <register caption="Debug Register" name="SDMMC_DBGR" offset="0x234" rw="RW" size="4">
          <bitfield caption="Nonintrusive Debug" mask="0x00000001" name="NIDBG" values="SDMMC_DBGR__NIDBG"/>
        </register>
      </register-group>
      <value-group caption="SDMA Buffer Boundary" name="SDMMC_BSR__BOUNDARY">
        <value caption="4-Kbyte boundary" name="_4K" value="0x0"/>
        <value caption="8-Kbyte boundary" name="_8K" value="0x1"/>
        <value caption="16-Kbyte boundary" name="_16K" value="0x2"/>
        <value caption="32-Kbyte boundary" name="_32K" value="0x3"/>
        <value caption="64-Kbyte boundary" name="_64K" value="0x4"/>
        <value caption="128-Kbyte boundary" name="_128K" value="0x5"/>
        <value caption="256-Kbyte boundary" name="_256k" value="0x6"/>
        <value caption="512-Kbyte boundary" name="_512K" value="0x7"/>
      </value-group>
      <value-group caption="DMA Enable" name="SDMMC_TMR__DMAEN">
        <value caption="DMA functionality is disabled." name="DISABLED" value="0"/>
        <value caption="DMA functionality is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Count Enable" name="SDMMC_TMR__BCEN">
        <value caption="Block count is disabled." name="DISABLED" value="0"/>
        <value caption="Block count is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto Command Enable" name="SDMMC_TMR__ACMDEN">
        <value caption="Auto Command Disabled" name="DISABLED" value="0x0"/>
        <value caption="Auto CMD12 Enabled" name="CMD12" value="0x1"/>
        <value caption="Auto CMD23 Enabled" name="CMD23" value="0x2"/>
      </value-group>
      <value-group caption="Data Transfer Direction Selection" name="SDMMC_TMR__DTDSEL">
        <value caption="Writes data from the SDMMC to the device." name="WRITE" value="0"/>
        <value caption="Reads data from the device to the SDMMC." name="READ" value="1"/>
      </value-group>
      <value-group caption="Response Type" name="SDMMC_CR__RESPTYP">
        <value caption="No Response" name="NORESP" value="0x0"/>
        <value caption="Response Length 136" name="RL136" value="0x1"/>
        <value caption="Response Length 48" name="RL48" value="0x2"/>
        <value caption="Response Length 48 with Busy" name="RL48BUSY" value="0x3"/>
      </value-group>
      <value-group caption="Command CRC Check Enable" name="SDMMC_CR__CMDCCEN">
        <value caption="The Command CRC Check is disabled." name="DISABLED" value="0"/>
        <value caption="The Command CRC Check is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Check Enable" name="SDMMC_CR__CMDICEN">
        <value caption="The Command Index Check is disabled." name="DISABLED" value="0"/>
        <value caption="The Command Index Check is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Type" name="SDMMC_CR__CMDTYP">
        <value caption="Other commands" name="NORMAL" value="0x0"/>
        <value caption="CMD52 to write &quot;Bus Suspend&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" name="SUSPEND" value="0x1"/>
        <value caption="CMD52 to write &quot;Function Select&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" name="RESUME" value="0x2"/>
        <value caption="CMD12, CMD52 to write &quot;I/O Abort&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" name="ABORT" value="0x3"/>
      </value-group>
      <value-group caption="LED Control" name="SDMMC_HC1R__LEDCTRL">
        <value caption="LED off." name="OFF" value="0"/>
        <value caption="LED on." name="ON" value="1"/>
      </value-group>
      <value-group caption="Data Width" name="SDMMC_HC1R__DW">
        <value caption="1-bit mode." name="_1_BIT" value="0"/>
        <value caption="4-bit mode." name="_4_BIT" value="1"/>
      </value-group>
      <value-group caption="DMA Select" name="SDMMC_HC1R__DMASEL">
        <value caption="SDMA is selected" name="SDMA" value="0x0"/>
        <value caption="32-bit Address ADMA2 is selected" name="ADMA32" value="0x2"/>
      </value-group>
      <value-group caption="Data Width" name="SDMMC_HC1R_E_MMC__DW">
        <value caption="1-bit mode." name="_1_BIT" value="0"/>
        <value caption="4-bit mode." name="_4_BIT" value="1"/>
      </value-group>
      <value-group caption="DMA Select" name="SDMMC_HC1R_E_MMC__DMASEL">
        <value caption="SDMA is selected" name="SDMA" value="0x0"/>
        <value caption="32-bit Address ADMA2 is selected" name="ADMA32" value="0x2"/>
      </value-group>
      <value-group caption="Interrupt at Block Gap" name="SDMMC_BGCR__INTBG">
        <value caption="Interrupt detection disabled." name="DISABLED" value="0"/>
        <value caption="Interrupt detection enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Wakeup Event Enable on Card Interrupt" name="SDMMC_WCR__WKENCINT">
        <value caption="Wakeup Event disabled." name="DISABLED" value="0"/>
        <value caption="Wakeup Event enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Status Enable" name="SDMMC_NISTER__CMDC">
        <value caption="The CMDC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Status Enable" name="SDMMC_NISTER__TRFC">
        <value caption="The TRFC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The TRFC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Status Enable" name="SDMMC_NISTER__BLKGE">
        <value caption="The BLKGE status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BLKGE status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Status Enable" name="SDMMC_NISTER__DMAINT">
        <value caption="The DMAINT status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The DMAINT status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Status Enable" name="SDMMC_NISTER__BWRRDY">
        <value caption="The BWRRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BWRRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Status Enable" name="SDMMC_NISTER__BRDRDY">
        <value caption="The BRDRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BRDRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Interrupt Status Enable" name="SDMMC_NISTER__CINT">
        <value caption="The CINT status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CINT status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Status Enable" name="SDMMC_NISTER_E_MMC__CMDC">
        <value caption="The CMDC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Status Enable" name="SDMMC_NISTER_E_MMC__TRFC">
        <value caption="The TRFC status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The TRFC status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Status Enable" name="SDMMC_NISTER_E_MMC__BLKGE">
        <value caption="The BLKGE status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BLKGE status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Status Enable" name="SDMMC_NISTER_E_MMC__DMAINT">
        <value caption="The DMAINT status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The DMAINT status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Status Enable" name="SDMMC_NISTER_E_MMC__BWRRDY">
        <value caption="The BWRRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BWRRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Status Enable" name="SDMMC_NISTER_E_MMC__BRDRDY">
        <value caption="The BRDRDY status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BRDRDY status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Received Status Enable" name="SDMMC_NISTER_E_MMC__BOOTAR">
        <value caption="The BOOTAR status flag in SDMMC_NISTR is masked." name="MASKED" value="0"/>
        <value caption="The BOOTAR status flag in SDMMC_NISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Status Enable" name="SDMMC_EISTER__CMDTEO">
        <value caption="The CMDTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Status Enable" name="SDMMC_EISTER__CMDCRC">
        <value caption="The CMDCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Status Enable" name="SDMMC_EISTER__CMDEND">
        <value caption="The CMDEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Status Enable" name="SDMMC_EISTER__CMDIDX">
        <value caption="The CMDIDX status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDIDX status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Status Enable" name="SDMMC_EISTER__DATTEO">
        <value caption="The DATTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Status Enable" name="SDMMC_EISTER__DATCRC">
        <value caption="The DATCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Status Enable" name="SDMMC_EISTER__DATEND">
        <value caption="The DATEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Status Enable" name="SDMMC_EISTER__CURLIM">
        <value caption="The CURLIM status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CURLIM status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Status Enable" name="SDMMC_EISTER__ACMD">
        <value caption="The ACMD status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ACMD status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Status Enable" name="SDMMC_EISTER__ADMA">
        <value caption="The ADMA status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ADMA status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDTEO">
        <value caption="The CMDTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDCRC">
        <value caption="The CMDCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDEND">
        <value caption="The CMDEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Status Enable" name="SDMMC_EISTER_E_MMC__CMDIDX">
        <value caption="The CMDIDX status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CMDIDX status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Status Enable" name="SDMMC_EISTER_E_MMC__DATTEO">
        <value caption="The DATTEO status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATTEO status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Status Enable" name="SDMMC_EISTER_E_MMC__DATCRC">
        <value caption="The DATCRC status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATCRC status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Status Enable" name="SDMMC_EISTER_E_MMC__DATEND">
        <value caption="The DATEND status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The DATEND status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Status Enable" name="SDMMC_EISTER_E_MMC__CURLIM">
        <value caption="The CURLIM status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The CURLIM status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Status Enable" name="SDMMC_EISTER_E_MMC__ACMD">
        <value caption="The ACMD status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ACMD status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Status Enable" name="SDMMC_EISTER_E_MMC__ADMA">
        <value caption="The ADMA status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The ADMA status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Error Status Enable" name="SDMMC_EISTER_E_MMC__BOOTAE">
        <value caption="The BOOTAE status flag in SDMMC_EISTR is masked." name="MASKED" value="0"/>
        <value caption="The BOOTAE status flag in SDMMC_EISTR is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Signal Enable" name="SDMMC_NISIER__CMDC">
        <value caption="No interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Signal Enable" name="SDMMC_NISIER__TRFC">
        <value caption="No interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Signal Enable" name="SDMMC_NISIER__BLKGE">
        <value caption="No interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Signal Enable" name="SDMMC_NISIER__DMAINT">
        <value caption="No interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Signal Enable" name="SDMMC_NISIER__BWRRDY">
        <value caption="No interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Signal Enable" name="SDMMC_NISIER__BRDRDY">
        <value caption="No interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Card Interrupt Signal Enable" name="SDMMC_NISIER__CINT">
        <value caption="No interrupt is generated when the CINT status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CINT status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Complete Signal Enable" name="SDMMC_NISIER_E_MMC__CMDC">
        <value caption="No interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Transfer Complete Signal Enable" name="SDMMC_NISIER_E_MMC__TRFC">
        <value caption="No interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the TRFC status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Block Gap Event Signal Enable" name="SDMMC_NISIER_E_MMC__BLKGE">
        <value caption="No interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BLKGE status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DMA Interrupt Signal Enable" name="SDMMC_NISIER_E_MMC__DMAINT">
        <value caption="No interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DMAINT status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Write Ready Signal Enable" name="SDMMC_NISIER_E_MMC__BWRRDY">
        <value caption="No interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Buffer Read Ready Signal Enable" name="SDMMC_NISIER_E_MMC__BRDRDY">
        <value caption="No interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Received Signal Enable" name="SDMMC_NISIER_E_MMC__BOOTAR">
        <value caption="No interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Signal Enable" name="SDMMC_EISIER__CMDTEO">
        <value caption="No interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Signal Enable" name="SDMMC_EISIER__CMDCRC">
        <value caption="No interrupt is generated when the CDMCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Signal Enable" name="SDMMC_EISIER__CMDEND">
        <value caption="No interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Signal Enable" name="SDMMC_EISIER__CMDIDX">
        <value caption="No interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Signal Enable" name="SDMMC_EISIER__DATTEO">
        <value caption="No interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Signal Enable" name="SDMMC_EISIER__DATCRC">
        <value caption="No interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Signal Enable" name="SDMMC_EISIER__DATEND">
        <value caption="No interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Signal Enable" name="SDMMC_EISIER__CURLIM">
        <value caption="No interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Signal Enable" name="SDMMC_EISIER__ACMD">
        <value caption="No interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Signal Enable" name="SDMMC_EISIER__ADMA">
        <value caption="No interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Timeout Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDTEO">
        <value caption="No interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command CRC Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDCRC">
        <value caption="No interrupt is generated when the CDMCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command End Bit Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDEND">
        <value caption="No interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Command Index Error Signal Enable" name="SDMMC_EISIER_E_MMC__CMDIDX">
        <value caption="No interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data Timeout Error Signal Enable" name="SDMMC_EISIER_E_MMC__DATTEO">
        <value caption="No interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATTEO status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data CRC Error Signal Enable" name="SDMMC_EISIER_E_MMC__DATCRC">
        <value caption="No interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATCRC status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Data End Bit Error Signal Enable" name="SDMMC_EISIER_E_MMC__DATEND">
        <value caption="No interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the DATEND status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Current Limit Error Signal Enable" name="SDMMC_EISIER_E_MMC__CURLIM">
        <value caption="No interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the CURLIM status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Auto CMD Error Signal Enable" name="SDMMC_EISIER_E_MMC__ACMD">
        <value caption="No interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ACMD status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error Signal Enable" name="SDMMC_EISIER_E_MMC__ADMA">
        <value caption="No interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the ADMA status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Boot Acknowledge Error Signal Enable" name="SDMMC_EISIER_E_MMC__BOOTAE">
        <value caption="No interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." name="MASKED" value="0"/>
        <value caption="An interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Max Block Length" name="SDMMC_CA0R__MAXBLKL">
        <value caption="512 bytes" name="_512" value="0x0"/>
        <value caption="1024 bytes" name="_1024" value="0x1"/>
        <value caption="2048 bytes" name="_2048" value="0x2"/>
      </value-group>
      <value-group caption="Slot Type" name="SDMMC_CA0R__SLTYPE">
        <value caption="Removable Card Slot" name="REMOVABLECARD" value="0"/>
        <value caption="Embedded Slot for One Device" name="EMBEDDED" value="1"/>
      </value-group>
      <value-group caption="ADMA Error State" name="SDMMC_AESR__ERRST">
        <value caption="(Stop DMA) SDMMC_ASAR points to the descriptor following the error descriptor" name="STOP" value="0x0"/>
        <value caption="(Fetch Descriptor) SDMMC_ASAR points to the error descriptor" name="FDS" value="0x1"/>
        <value caption="(Transfer Data) SDMMC_ASAR points to the descriptor following the error descriptor" name="TFR" value="0x3"/>
      </value-group>
      <value-group caption="e.MMC Command Type" name="SDMMC_MC1R__CMDTYP">
        <value caption="The command is not an e.MMC specific command." name="NORMAL" value="0x0"/>
        <value caption="This bit must be set to 1 when the e.MMC is in Interrupt mode (CMD40). See &quot;Interrupt Mode&quot; in the Embedded MultiMedia Card (e.MMC) Electrical Standard 4.51." name="WAITIRQ" value="0x1"/>
        <value caption="This bit must be set to 1 in the case of Stream Read(CMD11) or Stream Write (CMD20). Only effective for e.MMC up to revision 4.41." name="STREAM" value="0x2"/>
        <value caption="Starts a Boot Operation mode at the next write to SDMMC_CR. Boot data are read directly from e.MMC device." name="BOOT" value="0x3"/>
      </value-group>
      <value-group caption="AHB Maximum Burst" name="SDMMC_ACR__BMAX">
        <value caption="The maximum burst size is INCR16." name="INCR16" value="0x0"/>
        <value caption="The maximum burst size is INCR8." name="INCR8" value="0x1"/>
        <value caption="The maximum burst size is INCR4." name="INCR4" value="0x2"/>
        <value caption="Only SINGLE transfers are performed." name="SINGLE" value="0x3"/>
      </value-group>
      <value-group caption="Key" name="SDMMC_CACR__KEY">
        <value caption="Writing any other value in this field aborts the write operation of the CAPWREN bit. Always reads as 0." name="KEY" value="0x46"/>
      </value-group>
      <value-group caption="Nonintrusive Debug" name="SDMMC_DBGR__NIDBG">
        <value caption="Reading the SDMMC_BDPR via debugger increments the dual port RAM read pointer." name="DISABLED" value="0"/>
        <value caption="Reading the SDMMC_BDPR via debugger does not increment the dual port RAM read pointer." name="ENABLED" value="1"/>
      </value-group>
    </module>
    <module caption="SDRAM Controller" name="SDRAMC" id="6100" version="ZB">
      <register-group name="SDRAMC">
        <register caption="Mode Register" name="SDRAMC_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="SDRAMC Command Mode" mask="0x00000007" name="MODE" values="SDRAMC_MR__MODE"/>
        </register>
        <register caption="Refresh Timer Register" name="SDRAMC_TR" offset="0x04" rw="RW" size="4">
          <bitfield caption="SDRAMC Refresh Timer Count" mask="0x00000FFF" name="COUNT"/>
        </register>
        <register caption="Configuration Register" name="SDRAMC_CR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Number of Column Bits" mask="0x00000003" name="NC" values="SDRAMC_CR__NC"/>
          <bitfield caption="Number of Row Bits" mask="0x0000000C" name="NR" values="SDRAMC_CR__NR"/>
          <bitfield caption="Number of Banks" mask="0x00000010" name="NB" values="SDRAMC_CR__NB"/>
          <bitfield caption="CAS Latency" mask="0x00000060" name="CAS" values="SDRAMC_CR__CAS"/>
          <bitfield caption="Data Bus Width" mask="0x00000080" name="DBW"/>
          <bitfield caption="Write Recovery Delay" mask="0x00000F00" name="TWR"/>
          <bitfield caption="Row Cycle Delay and Row Refresh Cycle" mask="0x0000F000" name="TRC_TRFC"/>
          <bitfield caption="Row Precharge Delay" mask="0x000F0000" name="TRP"/>
          <bitfield caption="Row to Column Delay" mask="0x00F00000" name="TRCD"/>
          <bitfield caption="Active to Precharge Delay" mask="0x0F000000" name="TRAS"/>
          <bitfield caption="Exit Self-Refresh to Active Delay" mask="0xF0000000" name="TXSR"/>
        </register>
        <register caption="High-Speed Register" name="SDRAMC_HSR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Decode Cycle Enable" mask="0x00000001" name="DA"/>
        </register>
        <register caption="Low-Power Register" name="SDRAMC_LPR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Low-power Configuration Bits" mask="0x00000003" name="LPCB" values="SDRAMC_LPR__LPCB"/>
          <bitfield caption="Partial Array Self-refresh (only for low-power SDRAM)" mask="0x00000070" name="PASR"/>
          <bitfield caption="Temperature Compensated Self-Refresh (only for low-power SDRAM)" mask="0x00000300" name="TCSR"/>
          <bitfield caption="Drive Strength (only for low-power SDRAM)" mask="0x00000C00" name="DS"/>
          <bitfield caption="Time to Define When Low-power Mode Is Enabled" mask="0x00003000" name="TIMEOUT" values="SDRAMC_LPR__TIMEOUT"/>
          <bitfield caption="Self-refresh Exit Autorefresh" mask="0x00004000" name="SELFAUTO"/>
          <bitfield caption="Self-refresh Done (read-only)" mask="0x00010000" name="SELFDONE"/>
        </register>
        <register caption="Interrupt Enable Register" name="SDRAMC_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Refresh Error Interrupt Enable" mask="0x00000001" name="RES"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x00000002" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="SDRAMC_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Refresh Error Interrupt Disable" mask="0x00000001" name="RES"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x00000002" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="SDRAMC_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Refresh Error Interrupt Mask" mask="0x00000001" name="RES"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x00000002" name="SECE"/>
        </register>
        <register caption="Interrupt Status Register" name="SDRAMC_ISR" offset="0x20" rw="R" size="4">
          <bitfield caption="Refresh Error Status (cleared on read)" mask="0x00000001" name="RES"/>
          <bitfield caption="Security and/or Safety Event (cleared on read)" mask="0x00000002" name="SECE"/>
        </register>
        <register caption="Memory Device Register" name="SDRAMC_MDR" offset="0x24" rw="RW" size="4">
          <bitfield caption="Memory Device Type" mask="0x00000003" name="MD" values="SDRAMC_MDR__MD"/>
          <bitfield caption="Shift Sampling Point of Data" mask="0x00000030" name="SHIFT_SAMPLING" values="SDRAMC_MDR__SHIFT_SAMPLING"/>
        </register>
        <register caption="Configuration Register 1" name="SDRAMC_CFR1" offset="0x28" rw="RW" size="4">
          <bitfield caption="Load Mode Register Command to Active or Refresh Command" mask="0x0000000F" name="TMRD"/>
          <bitfield caption="This bit must be always written to 1" mask="0x00000100" name="UNAL"/>
          <bitfield caption="Multiplexed Address and Data" mask="0x00000400" name="ADD_DATA_MUX" values="SDRAMC_CFR1__ADD_DATA_MUX"/>
          <bitfield caption="Commands are Multiplexed with Address and Data" mask="0x00000800" name="CMD_MUX" values="SDRAMC_CFR1__CMD_MUX"/>
        </register>
        <register caption="OCMS Register" name="SDRAMC_OCMS" offset="0x2C" rw="RW" size="4">
          <bitfield caption="SDRAM Memory Controller Scrambling Enable" mask="0x00000001" name="SDR_SE"/>
          <bitfield caption="Tamper Clear Enable" mask="0x00000010" name="TAMPCLR"/>
        </register>
        <register caption="OCMS KEY1 Register" name="SDRAMC_OCMS_KEY1" offset="0x30" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="OCMS KEY2 Register" name="SDRAMC_OCMS_KEY2" offset="0x34" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="Write Protection Mode Register" name="SDRAMC_WPMR" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SDRAMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SDRAMC_WPSR" offset="0x40" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x07000000" name="SWETYP" values="SDRAMC_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class (cleared on read)" mask="0x80000000" name="ECLASS" values="SDRAMC_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="SDRAMC Command Mode" name="SDRAMC_MR__MODE">
        <value caption="Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, the command must be followed by a write to the SDRAM." name="NORMAL" value="0x0"/>
        <value caption="The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="NOP" value="0x1"/>
        <value caption="The SDRAMC issues an &quot;All Banks Precharge&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="ALLBANKS_PRECHARGE" value="0x2"/>
        <value caption="The SDRAMC issues a &quot;Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="LOAD_MODEREG" value="0x3"/>
        <value caption="The SDRAMC issues an &quot;Autorefresh&quot; Command when the SDRAM device is accessed regardless of the cycle. Previously, an &quot;All Banks Precharge&quot; command must be issued. To activate this mode, the command must be followed by a write to the SDRAM." name="AUTO_REFRESH" value="0x4"/>
        <value caption="The SDRAMC issues an &quot;Extended Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the &quot;Extended Load Mode Register&quot; command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1." name="EXT_LOAD_MODEREG" value="0x5"/>
        <value caption="Deep Powerdown mode. Enters Deep Powerdown mode." name="DEEP_POWERDOWN" value="0x6"/>
      </value-group>
      <value-group caption="Number of Column Bits" name="SDRAMC_CR__NC">
        <value caption="8 bits to define the column number, up to 256 columns" name="COL8" value="0x0"/>
        <value caption="9 bits to define the column number, up to 512 columns" name="COL9" value="0x1"/>
        <value caption="10 bits to define the column number, up to 1024 columns" name="COL10" value="0x2"/>
        <value caption="11 bits to define the column number, up to 2048 columns" name="COL11" value="0x3"/>
      </value-group>
      <value-group caption="Number of Row Bits" name="SDRAMC_CR__NR">
        <value caption="11 bits to define the row number, up to 2048 rows" name="ROW11" value="0x0"/>
        <value caption="12 bits to define the row number, up to 4096 rows" name="ROW12" value="0x1"/>
        <value caption="13 bits to define the row number, up to 8192 rows" name="ROW13" value="0x2"/>
      </value-group>
      <value-group caption="Number of Banks" name="SDRAMC_CR__NB">
        <value caption="2 banks" name="BANK2" value="0"/>
        <value caption="4 banks" name="BANK4" value="1"/>
      </value-group>
      <value-group caption="CAS Latency" name="SDRAMC_CR__CAS">
        <value caption="2-cycle latency" name="LATENCY2" value="0x2"/>
        <value caption="3-cycle latency" name="LATENCY3" value="0x3"/>
      </value-group>
      <value-group caption="Low-power Configuration Bits" name="SDRAMC_LPR__LPCB">
        <value caption="The low-power feature is inhibited: no Powerdown, Self-refresh or Deep Powerdown command is issued to the SDRAM device." name="DISABLED" value="0x0"/>
        <value caption="The SDRAMC issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. The SDRAM device leaves the Self-refresh mode when accessed and enters it after the access." name="SELF_REFRESH" value="0x1"/>
        <value caption="The SDRAMC issues a Powerdown Command to the SDRAM device after each access, the SDCKE signal is set to low. The SDRAM device leaves the Powerdown mode when accessed and enters it after the access." name="POWER_DOWN" value="0x2"/>
        <value caption="The SDRAMC issues a Deep Powerdown command to the SDRAM device. This mode is unique to low-power SDRAM." name="DEEP_POWER_DOWN" value="0x3"/>
      </value-group>
      <value-group caption="Time to Define When Low-power Mode Is Enabled" name="SDRAMC_LPR__TIMEOUT">
        <value caption="The SDRAMC activates the SDRAM Low-power mode immediately after the end of the last transfer." name="LP_LAST_XFER" value="0x0"/>
        <value caption="The SDRAMC activates the SDRAM Low-power mode 64 clock cycles after the end of the last transfer." name="LP_LAST_XFER_64" value="0x1"/>
        <value caption="The SDRAMC activates the SDRAM Low-power mode 128 clock cycles after the end of the last transfer." name="LP_LAST_XFER_128" value="0x2"/>
      </value-group>
      <value-group caption="Memory Device Type" name="SDRAMC_MDR__MD">
        <value caption="SDRAM" name="SDRAM" value="0"/>
        <value caption="Low-power SDRAM" name="LPSDRAM" value="1"/>
      </value-group>
      <value-group caption="Shift Sampling Point of Data" name="SDRAMC_MDR__SHIFT_SAMPLING">
        <value caption="Sampling point is shifted by one cycle." name="SHIFT_ONE_CYCLE" value="0x1"/>
        <value caption="Sampling point is shifted by two cycles." name="SHIFT_TWO_CYCLES" value="0x2"/>
        <value caption="Sampling point is shifted by three cycles." name="SHIFT_THREE_CYCLES" value="0x3"/>
      </value-group>
      <value-group caption="Multiplexed Address and Data" name="SDRAMC_CFR1__ADD_DATA_MUX">
        <value caption="Data and address are not multiplexed" name="UNSUPPORTED" value="0"/>
        <value caption="Data and address are multiplexed" name="SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="Commands are Multiplexed with Address and Data" name="SDRAMC_CFR1__CMD_MUX">
        <value caption="Commands are not multiplexed with address and data." name="UNSUPPORTED" value="0"/>
        <value caption="Commands are multiplexed with address and data." name="SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SDRAMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534452"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="SDRAMC_WPSR__SWETYP">
        <value caption="A write-only register has been read (Warning)." name="READ_WO" value="0x0"/>
        <value caption="A write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address (Warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="Write access performed into some configuration registers after memory device initialization, i.e. if SDRAMC_TR.COUNT &gt; 0 (Error)." name="W_AFTER_INIT" value="0x3"/>
      </value-group>
      <value-group caption="Software Error Class (cleared on read)" name="SDRAMC_WPSR__ECLASS">
        <value caption="An abnormal access is performed but it does not affect system functionality." name="WARNING" value="0"/>
        <value caption="An access is performed into some registers after memory device initialization sequence." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="Special Function Registers" name="SFR" id="44160" version="F">
      <register-group name="SFR">
        <register caption="EBI Chip Select Register" name="SFR_CCFG_EBICSA" offset="0x04" rw="RW" size="4">
          <bitfield caption="EBI Chip Select 1 Assignment" mask="0x00000002" name="EBI_CS1A"/>
          <bitfield caption="EBI Chip Select 3 Assignment" mask="0x00000008" name="EBI_CS3A"/>
          <bitfield caption="EBI Chip Select 4 Assignment" mask="0x00000010" name="EBI_CS4A"/>
          <bitfield caption="EBI Chip Select 5 Assignment" mask="0x00000020" name="EBI_CS5A"/>
          <bitfield caption="EBI Data Bus Pullup Configuration" mask="0x00000100" name="EBI_DBPUC"/>
          <bitfield caption="EBI Data Bus Pulldown Configuration" mask="0x00000200" name="EBI_DBPDC"/>
          <bitfield caption="EBI I/O Drive Configuration" mask="0x00010000" name="EBI_DRIVE"/>
          <bitfield caption="Force Analog Input Comparator Configuration" mask="0x00100000" name="DQIEN_F"/>
          <bitfield caption="NAND Flash Databus Selection" mask="0x01000000" name="NFD0_ON_D16"/>
          <bitfield caption="DDR Multi-port Enable" mask="0x02000000" name="DDR_MP_EN"/>
        </register>
        <register caption="OHCI Interrupt Configuration Register" name="SFR_OHCIICR" offset="0x10" rw="RW" size="4">
          <bitfield caption="USB PORTx Reset" mask="0x00000001" name="RES0"/>
          <bitfield caption="USB PORTx Reset" mask="0x00000002" name="RES1"/>
          <bitfield caption="USB PORTx Reset" mask="0x00000004" name="RES2"/>
          <bitfield caption="OHCI Asynchronous Resume Interrupt Enable" mask="0x00000010" name="ARIE"/>
          <bitfield caption="Reserved" mask="0x00000020" name="APPSTART"/>
          <bitfield caption="USB PORTx" mask="0x00000100" name="SUSP0"/>
          <bitfield caption="USB PORTx" mask="0x00000200" name="SUSP1"/>
          <bitfield caption="USB PORTx" mask="0x00000400" name="SUSP2"/>
          <bitfield caption="Reserved" mask="0x00800000" name="UDPPUDIS"/>
        </register>
        <register caption="OHCI Interrupt Status Register" name="SFR_OHCIISR" offset="0x14" rw="R" size="4">
          <bitfield caption="OHCI Resume Interrupt Status Port 0" mask="0x00000001" name="RIS0"/>
          <bitfield caption="OHCI Resume Interrupt Status Port 1" mask="0x00000002" name="RIS1"/>
          <bitfield caption="OHCI Resume Interrupt Status Port 2" mask="0x00000004" name="RIS2"/>
        </register>
        <register caption="UTMI High-Speed Trimming Register" name="SFR_UTMIHSTRIM" offset="0x34" rw="RW" size="4">
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00000700" name="SLOPE0"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00007000" name="SLOPE1"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00070000" name="SLOPE2"/>
        </register>
        <register caption="UTMI Full-Speed Trimming Register" name="SFR_UTMIFSTRIM" offset="0x38" rw="RW" size="4">
          <bitfield caption="FS Transceiver NMOS Impedance Trimming" mask="0x00070000" name="ZN"/>
          <bitfield caption="FS Transceiver PMOS Impedance Trimming" mask="0x00700000" name="ZP"/>
          <bitfield caption="FS Transceiver NMOS Impedance Calibration" mask="0x07000000" name="ZN_CAL"/>
          <bitfield caption="FS Transceiver PMOS Impedance Calibration" mask="0x70000000" name="ZP_CAL"/>
        </register>
        <register caption="UTMI DP/DM Pin Swapping Register" name="SFR_UTMISWAP" offset="0x3C" rw="RW" size="4">
          <bitfield caption="PORT 0 DP/DM Pin Swapping" mask="0x00000001" name="PORT0" values="SFR_UTMISWAP__PORT0"/>
          <bitfield caption="PORT 1 DP/DM Pin Swapping" mask="0x00000002" name="PORT1" values="SFR_UTMISWAP__PORT1"/>
          <bitfield caption="PORT 2 DP/DM Pin Swapping" mask="0x00000004" name="PORT2" values="SFR_UTMISWAP__PORT2"/>
        </register>
        <register caption="Light Sleep Register" name="SFR_LS" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Light Sleep Value (GFX2D)" mask="0x00000001" name="LS0"/>
          <bitfield caption="Light Sleep Value (HLCDC5)" mask="0x00000002" name="LS1"/>
          <bitfield caption="Light Sleep Value (SDMMC)" mask="0x00000004" name="LS2"/>
          <bitfield caption="Light Sleep Value (HUSB)" mask="0x00000008" name="LS3"/>
          <bitfield caption="Light Sleep Value (HXDMA)" mask="0x00000010" name="LS4"/>
          <bitfield caption="Light Sleep Value (EHCI/OHCI)" mask="0x00000020" name="LS5"/>
          <bitfield caption="Light Sleep Value (SRAM0)" mask="0x00000040" name="LS6"/>
          <bitfield caption="Light Sleep Value (SRAM1 (OTPC))" mask="0x00000080" name="LS7"/>
          <bitfield caption="Light Sleep Value (ROM + OTPC)" mask="0x00000100" name="LS8"/>
          <bitfield caption="Light Sleep Value (ARM926)" mask="0x00000200" name="LS9"/>
          <bitfield caption="Light Sleep Value for ULP1 Power-Gated Memories" mask="0x00010000" name="MEM_POWER_GATING_ULP1_EN"/>
        </register>
        <register caption="Write Protection Mode Register" name="SFR_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SFR_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="PORT 0 DP/DM Pin Swapping" name="SFR_UTMISWAP__PORT0">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="PORT 1 DP/DM Pin Swapping" name="SFR_UTMISWAP__PORT1">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="PORT 2 DP/DM Pin Swapping" name="SFR_UTMISWAP__PORT2">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SFR_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534652"/>
      </value-group>
    </module>
    <module caption="Secure Hash Algorithm" name="SHA" id="6156" version="S">
      <register-group name="SHA">
        <register caption="Control Register" name="SHA_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="First Block of a Message" mask="0x00000010" name="FIRST"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Write User Initial Hash Values" mask="0x00001000" name="WUIHV"/>
          <bitfield caption="Write User Initial or Expected Hash Values" mask="0x00002000" name="WUIEHV"/>
          <bitfield caption="Unlock Processing" mask="0x01000000" name="UNLOCK"/>
        </register>
        <register caption="Mode Register" name="SHA_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Start Mode" mask="0x00000003" name="SMOD" values="SHA_MR__SMOD"/>
          <bitfield caption="Always ON Enable" mask="0x00000008" name="AOE"/>
          <bitfield caption="Processing Delay" mask="0x00000010" name="PROCDLY" values="SHA_MR__PROCDLY"/>
          <bitfield caption="User Initial Hash Value Registers" mask="0x00000020" name="UIHV"/>
          <bitfield caption="User Initial or Expected Hash Value Registers" mask="0x00000040" name="UIEHV"/>
          <bitfield caption="Block Processing End" mask="0x00000080" name="BPE"/>
          <bitfield caption="SHA Algorithm" mask="0x00000F00" name="ALGO" values="SHA_MR__ALGO"/>
          <bitfield caption="Tamper Lock Enable" mask="0x00008000" name="TMPLCK"/>
          <bitfield caption="Dual Input Buffer" mask="0x00010000" name="DUALBUFF" values="SHA_MR__DUALBUFF"/>
          <bitfield caption="Hash Check" mask="0x03000000" name="CHECK" values="SHA_MR__CHECK"/>
          <bitfield caption="Check Counter" mask="0xF0000000" name="CHKCNT"/>
        </register>
        <register caption="Interrupt Enable Register" name="SHA_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Enable" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="SHA_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Disable" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="SHA_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Mask" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Interrupt Status Register" name="SHA_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by writing a 1 to bit SWRST or START in SHA_CR, or by reading SHA_IODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Input Data Register Write Ready" mask="0x00000010" name="WRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access Type (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00007000" name="URAT"/>
          <bitfield caption="Check Done Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Check Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00F00000" name="CHKST"/>
          <bitfield caption="Security and/or Safety Event" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Message Size Register" name="SHA_MSR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Message Size" mask="0xFFFFFFFF" name="MSGSIZE"/>
        </register>
        <register caption="Bytes Count Register" name="SHA_BCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Remaining Byte Count Before Auto Padding" mask="0xFFFFFFFF" name="BYTCNT"/>
        </register>
        <register caption="Input Data 0 Register" name="SHA_IDATAR" offset="0x40" rw="W" size="4" count="16">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input/Output Data 0 Register" name="SHA_IODATAR" offset="0x80" rw="RW" size="4" count="16">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Write Protection Mode Register" name="SHA_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interruption Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Action on Abnormal Event Detection" mask="0x00000060" name="ACTION" values="SHA_WPMR__ACTION"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SHA_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SHA_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x0F000000" name="SWETYP" values="SHA_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class (cleared on read)" mask="0x80000000" name="ECLASS" values="SHA_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="Start Mode" name="SHA_MR__SMOD">
        <value caption="Manual mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto mode" name="AUTO_START" value="0x1"/>
        <value caption="SHA_IDATAR0 access only mode (mandatory when DMA is used)" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="Processing Delay" name="SHA_MR__PROCDLY">
        <value caption="SHA processing runtime is the shortest one" name="SHORTEST" value="0"/>
        <value caption="SHA processing runtime is the longest one (reduces the SHA bandwidth requirement, reduces the system bus overload)" name="LONGEST" value="1"/>
      </value-group>
      <value-group caption="SHA Algorithm" name="SHA_MR__ALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA384 algorithm processed" name="SHA384" value="0x2"/>
        <value caption="SHA512 algorithm processed" name="SHA512" value="0x3"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
        <value caption="SHA512/224 algorithm processed" name="SHA512_224" value="0x5"/>
        <value caption="SHA512/256 algorithm processed" name="SHA512_256" value="0x6"/>
        <value caption="HMAC algorithm with SHA1 Hash processed" name="HMAC_SHA1" value="0x8"/>
        <value caption="HMAC algorithm with SHA256 Hash processed" name="HMAC_SHA256" value="0x9"/>
        <value caption="HMAC algorithm with SHA384 Hash processed" name="HMAC_SHA384" value="0xA"/>
        <value caption="HMAC algorithm with SHA512 Hash processed" name="HMAC_SHA512" value="0xB"/>
        <value caption="HMAC algorithm with SHA224 Hash processed" name="HMAC_SHA224" value="0xC"/>
        <value caption="HMAC algorithm with SHA512/224 Hash processed" name="HMAC_SHA512_224" value="0xD"/>
        <value caption="HMAC algorithm with SHA512/256 Hash processed" name="HMAC_SHA512_256" value="0xE"/>
      </value-group>
      <value-group caption="Dual Input Buffer" name="SHA_MR__DUALBUFF">
        <value caption="SHA_IDATARx and SHA_IODATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="SHA_IDATARx and SHA_IODATARx can be written during processing of previous block when SMOD value = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="Hash Check" name="SHA_MR__CHECK">
        <value caption="No check is performed" name="NO_CHECK" value="0x0"/>
        <value caption="Check is performed with expected hash stored in internal expected hash value registers." name="CHECK_EHV" value="0x1"/>
        <value caption="Check is performed with expected hash provided after the message." name="CHECK_MESSAGE" value="0x2"/>
      </value-group>
      <value-group caption="Action on Abnormal Event Detection" name="SHA_WPMR__ACTION">
        <value caption="No action (stop or clear key) is performed when one of WPVS,CGD,SEQE, or SWE flag is set." name="REPORT_ONLY" value="0x0"/>
        <value caption="If a processing is in progress when the SHA_WPSR.WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." name="LOCK_WPVS_SWE" value="0x1"/>
        <value caption="If a processing is in progress when the SHA_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." name="LOCK_CGD_SEQE" value="0x2"/>
        <value caption="If a processing is in progress when the SHA_WPSR.WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." name="LOCK_ANY_EV" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SHA_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN,WPITEN,WPCREN bits. Always reads as 0." name="PASSWD" value="0x534841"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="SHA_WPSR__SWETYP">
        <value caption="A write-only register has been read (Warning)." name="READ_WO" value="0x0"/>
        <value caption="SHA is enabled and a write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address (Warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="SHA is locked and a start command with SHA_CR.START has been performed." name="CTRL_START" value="0x3"/>
        <value caption="SHA is locked and a tentative automatic start has been performed by writing input data registers (SHA_MR.SMOD&gt;0)." name="AUTO_START" value="0x4"/>
        <value caption="SHA is not locked and a start command with SHA_CR.START has been performed whereas Start mode is automatic (SHA_MR.SMOD&gt;0)" name="BAD_START" value="0x5"/>
      </value-group>
      <value-group caption="Software Error Class (cleared on read)" name="SHA_WPSR__ECLASS">
        <value caption="An abnormal access that does not affect system functionality" name="WARNING" value="0"/>
        <value caption="An access is performed into key, input data, control registers while the SHA is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="Shutdown Controller" name="SHDWC" id="6122" version="X">
      <register-group name="SHDWC">
        <register caption="Control Register" name="SHDW_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Shutdown Command" mask="0x00000001" name="SHDW"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="SHDW_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="SHDW_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Real-time Timer Wakeup Enable" mask="0x00010000" name="RTTWKEN"/>
          <bitfield caption="Real-time Clock Wakeup Enable" mask="0x00020000" name="RTCWKEN"/>
          <bitfield caption="Wakeup Inputs Debouncer Period" mask="0x07000000" name="WKUPDBC" values="SHDW_MR__WKUPDBC"/>
        </register>
        <register caption="Status Register" name="SHDW_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="WKUP Wakeup Status" mask="0x00000001" name="WKUPS" values="SHDW_SR__WKUPS"/>
          <bitfield caption="Real-time Timer Wakeup" mask="0x00000010" name="RTTWK"/>
          <bitfield caption="Real-time Clock Wakeup" mask="0x00000020" name="RTCWK"/>
          <bitfield caption="Wakeup 0 Input Status" mask="0x00010000" name="WKUPIS0" values="SHDW_SR__WKUPIS0"/>
        </register>
        <register caption="Wakeup Inputs Register" name="SHDW_WUIR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Wakeup 0 Input Enable" mask="0x00000001" name="WKUPEN0" values="SHDW_WUIR__WKUPEN0"/>
          <bitfield caption="Wakeup 0 Input Type" mask="0x00010000" name="WKUPT0" values="SHDW_WUIR__WKUPT0"/>
        </register>
      </register-group>
      <value-group caption="Password" name="SHDW_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Wakeup Inputs Debouncer Period" name="SHDW_MR__WKUPDBC">
        <value caption="Immediate, no debouncing, detected active at least on one MD_SLCK edge." name="IMMEDIATE" value="0x0"/>
        <value caption="WKUP shall be in its active state for at least 3 MD_SLCK periods" name="_3_SLCK" value="0x1"/>
        <value caption="WKUP shall be in its active state for at least 32 MD_SLCK periods" name="_32_SLCK" value="0x2"/>
        <value caption="WKUP shall be in its active state for at least 512 MD_SLCK periods" name="_512_SLCK" value="0x3"/>
        <value caption="WKUP shall be in its active state for at least 4,096 MD_SLCK periods" name="_4096_SLCK" value="0x4"/>
        <value caption="WKUP shall be in its active state for at least 32,768 MD_SLCK periods" name="_32768_SLCK" value="0x5"/>
      </value-group>
      <value-group caption="WKUP Wakeup Status" name="SHDW_SR__WKUPS">
        <value caption="No wakeup due to the assertion of the WKUP pin has occurred since the last read of SHDW_SR." name="NO" value="0"/>
        <value caption="At least one wakeup due to the assertion of the WKUP pin has occurred since the last read of SHDW_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="Wakeup 0 Input Status" name="SHDW_SR__WKUPIS0">
        <value caption="The wakeup 0 input is disabled, or was inactive at the time the debouncer triggered a wakeup event." name="DISABLE" value="0"/>
        <value caption="The wakeup 0 input was active at the time the debouncer triggered a wakeup event." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wakeup 0 Input Enable" name="SHDW_WUIR__WKUPEN0">
        <value caption="The wakeup 0 input has no wakeup effect." name="DISABLE" value="0"/>
        <value caption="The wakeup 0 input forces wakeup of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Wakeup 0 Input Type" name="SHDW_WUIR__WKUPT0">
        <value caption="A falling edge followed by a low level on the wakeup 0 input, for a period defined by WKUPDBC, forces wakeup of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level on the wakeup 0 input, for a period defined by WKUPDBC, forces wakeup of the core power supply." name="HIGH" value="1"/>
      </value-group>
    </module>
    <module caption="Static Memory Controller" name="SMC" id="6105" version="Q">
      <register-group name="SMC_CS_NUMBER" size="16">
        <register caption="SMC Setup Register" name="SMC_SETUP" offset="0x0" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in WRITE Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in READ Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="SMC Pulse Register" name="SMC_PULSE" offset="0x4" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="SMC Cycle Register" name="SMC_CYCLE" offset="0x8" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="SMC Mode Register" name="SMC_MODE" offset="0xC" rw="RW" size="4">
          <bitfield caption="Selection of the Control Signal for Read Operation" mask="0x00000001" name="READ_MODE" values="SMC_MODE0__READ_MODE"/>
          <bitfield caption="Selection of the Control Signal for Write Operation" mask="0x00000002" name="WRITE_MODE" values="SMC_MODE0__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="SMC_MODE0__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT" values="SMC_MODE0__BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00003000" name="DBW" values="SMC_MODE0__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
          <bitfield caption="Page Mode Enabled" mask="0x01000000" name="PMEN"/>
          <bitfield caption="Page Size" mask="0x30000000" name="PS" values="SMC_MODE0__PS"/>
        </register>
      </register-group>
      <register-group name="SMC">
        <register-group name="SMC_CS_NUMBER" size="16" name-in-module="SMC_CS_NUMBER" offset="0x0" count="6"/>
        <register caption="SMC Off-Chip Memory Scrambling Register" name="SMC_OCMS" offset="0x80" rw="RW" size="4">
          <bitfield caption="Static Memory Controller Scrambling Enable" mask="0x00000001" name="SMSE"/>
          <bitfield caption="Tamper Clear Enable" mask="0x00000010" name="TAMPCLR"/>
          <bitfield caption="Chip Select (x = 0 to 5) Scrambling Enable" mask="0x00000100" name="CS0SE"/>
          <bitfield caption="Chip Select (x = 0 to 5) Scrambling Enable" mask="0x00000200" name="CS1SE"/>
          <bitfield caption="Chip Select (x = 0 to 5) Scrambling Enable" mask="0x00000400" name="CS2SE"/>
          <bitfield caption="Chip Select (x = 0 to 5) Scrambling Enable" mask="0x00000800" name="CS3SE"/>
          <bitfield caption="Chip Select (x = 0 to 5) Scrambling Enable" mask="0x00001000" name="CS4SE"/>
          <bitfield caption="Chip Select (x = 0 to 5) Scrambling Enable" mask="0x00002000" name="CS5SE"/>
        </register>
        <register caption="SMC Off-Chip Memory Scrambling KEY1 Register" name="SMC_KEY1" offset="0x84" rw="W" size="4">
          <bitfield caption="Off-Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="SMC Off-Chip Memory Scrambling KEY2 Register" name="SMC_KEY2" offset="0x88" rw="W" size="4">
          <bitfield caption="Off-Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="SMC Safety Report Interrupt Enable Register" name="SMC_SRIER" offset="0x90" rw="RW" size="4">
          <bitfield caption="Safety Report Interrupt Enable" mask="0x00000001" name="SRIE"/>
        </register>
        <register caption="SMC Write Protection Mode Register" name="SMC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SMC_WPMR__WPKEY"/>
        </register>
        <register caption="SMC Write Protection Status Register" name="SMC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (Cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Internal Sequencer Error (Cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (Cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (Cleared on read)" mask="0x03000000" name="SWETYP" values="SMC_WPSR__SWETYP"/>
        </register>
      </register-group>
      <value-group caption="Selection of the Control Signal for Read Operation" name="SMC_MODE0__READ_MODE">
        <value caption="Read operation controlled by NCS signal - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NCS. - If TDF optimization is enabled (TDF_MODE = 1), TDF wait states are inserted after the setup of NCS." name="NCS_CTRL" value="0"/>
        <value caption="Read operation controlled by NRD signal - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NRD. - If TDF optimization is enabled (TDF_MODE = 1), TDF wait states are inserted after the setup of NRD." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="Selection of the Control Signal for Write Operation" name="SMC_MODE0__WRITE_MODE">
        <value caption="Write operation controlled by NCS signal-If TDF optimization is enabled (TDF_MODE = 1), TDF wait states will be inserted after the setup of NCS." name="NCS_CTRL" value="0"/>
        <value caption="Write operation controlled by NWE signal-If TDF optimization is enabled (TDF_MODE = 1), TDF wait states will be inserted after the setup of NWE." name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="NWAIT Mode" name="SMC_MODE0__EXNW_MODE">
        <value caption="Disabled Mode-The NWAIT input signal is ignored on the corresponding Chip Select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="Byte Access Type" name="SMC_MODE0__BAT">
        <value caption="Byte select access type: - Write operation is controlled using NCS, NWE, NBS0, NBS1, NBS2 and NBS3 - Read operation is controlled using NCS, NRD, NBS0, NBS1, NBS2 and NBS3" name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type: - Write operation is controlled using NCS, NWR0, NWR1, NWR2, NWR3 - Read operation is controlled using NCS and NRD" name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="Data Bus Width" name="SMC_MODE0__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0x0"/>
        <value caption="16-bit bus" name="BIT_16" value="0x1"/>
        <value caption="32-bit bus" name="BIT_32" value="0x2"/>
      </value-group>
      <value-group caption="Page Size" name="SMC_MODE0__PS">
        <value caption="4-byte page" name="BYTE_4" value="0x0"/>
        <value caption="8-byte page" name="BYTE_8" value="0x1"/>
        <value caption="16-byte page" name="BYTE_16" value="0x2"/>
        <value caption="32-byte page" name="BYTE_32" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN. Always reads as 0." name="PASSWD" value="0x534D43"/>
      </value-group>
      <value-group caption="Software Error Type (Cleared on read)" name="SMC_WPSR__SWETYP">
        <value caption="A write-only register has been read." name="READ_WO" value="0x0"/>
        <value caption="A write access has been performed on a read-only register." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address." name="UNDEF_RW" value="0x2"/>
      </value-group>
    </module>
    <module caption="Synchronous Serial Controller" name="SSC" id="6078" version="W">
      <register-group name="SSC">
        <register caption="Control Register" name="SSC_CR" offset="0x0" rw="W" size="4">
          <bitfield caption="Receive Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Transmit Enable" mask="0x00000100" name="TXEN"/>
          <bitfield caption="Transmit Disable" mask="0x00000200" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00008000" name="SWRST"/>
        </register>
        <register caption="Clock Mode Register" name="SSC_CMR" offset="0x4" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x00000FFF" name="DIV"/>
        </register>
        <register caption="Receive Clock Mode Register" name="SSC_RCMR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Receive Clock Selection" mask="0x00000003" name="CKS" values="SSC_RCMR__CKS"/>
          <bitfield caption="Receive Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_RCMR__CKO"/>
          <bitfield caption="Receive Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Receive Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_RCMR__CKG"/>
          <bitfield caption="Receive Start Selection" mask="0x00000F00" name="START" values="SSC_RCMR__START"/>
          <bitfield caption="Receive Stop Selection" mask="0x00001000" name="STOP"/>
          <bitfield caption="Receive Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Receive Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Receive Frame Mode Register" name="SSC_RFMR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Loop Mode" mask="0x00000020" name="LOOP"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Receive Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Receive Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_RFMR__FSOS"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_RFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Transmit Clock Mode Register" name="SSC_TCMR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Transmit Clock Selection" mask="0x00000003" name="CKS" values="SSC_TCMR__CKS"/>
          <bitfield caption="Transmit Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_TCMR__CKO"/>
          <bitfield caption="Transmit Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Transmit Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_TCMR__CKG"/>
          <bitfield caption="Transmit Start Selection" mask="0x00000F00" name="START" values="SSC_TCMR__START"/>
          <bitfield caption="Transmit Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Transmit Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Transmit Frame Mode Register" name="SSC_TFMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Data Default Value" mask="0x00000020" name="DATDEF"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Transmit Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Transmit Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_TFMR__FSOS"/>
          <bitfield caption="Frame Sync Data Enable" mask="0x00800000" name="FSDEN"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_TFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Receive Holding Register" name="SSC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0xFFFFFFFF" name="RDAT"/>
        </register>
        <register caption="Transmit Holding Register" name="SSC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0xFFFFFFFF" name="TDAT"/>
        </register>
        <register caption="Receive Sync. Holding Register" name="SSC_RSHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Receive Synchronization Data" mask="0x0000FFFF" name="RSDAT"/>
        </register>
        <register caption="Transmit Sync. Holding Register" name="SSC_TSHR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Transmit Synchronization Data" mask="0x0000FFFF" name="TSDAT"/>
        </register>
        <register caption="Receive Compare 0 Register" name="SSC_RC0R" offset="0x38" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 0" mask="0x0000FFFF" name="CP0"/>
        </register>
        <register caption="Receive Compare 1 Register" name="SSC_RC1R" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 1" mask="0x0000FFFF" name="CP1"/>
        </register>
        <register caption="Status Register" name="SSC_SR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Ready" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1" mask="0x00000200" name="CP1"/>
          <bitfield caption="Transmit Sync" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Receive Sync" mask="0x00000800" name="RXSYN"/>
          <bitfield caption="Transmit Enable" mask="0x00010000" name="TXEN"/>
          <bitfield caption="Receive Enable" mask="0x00020000" name="RXEN"/>
        </register>
        <register caption="Interrupt Enable Register" name="SSC_IER" offset="0x44" rw="W" size="4">
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Enable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Enable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Enable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Enable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Enable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Disable Register" name="SSC_IDR" offset="0x48" rw="W" size="4">
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Disable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Disable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Disable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Disable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Disable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Mask Register" name="SSC_IMR" offset="0x4C" rw="R" size="4">
          <bitfield caption="Transmit Ready Interrupt Mask" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Mask" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Mask" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Mask" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Mask" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Mask" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Mask" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Mask" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Write Protection Mode Register" name="SSC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SSC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SSC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Receive Clock Selection" name="SSC_RCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="TK Clock signal" name="TK" value="0x1"/>
        <value caption="RK pin" name="RK" value="0x2"/>
      </value-group>
      <value-group caption="Receive Clock Output Mode Selection" name="SSC_RCMR__CKO">
        <value caption="None, RK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Receive Clock, RK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Receive Clock only during data transfers, RK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="Receive Clock Gating Selection" name="SSC_RCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive Clock enabled only if RF Low" name="EN_RF_LOW" value="0x1"/>
        <value caption="Receive Clock enabled only if RF High" name="EN_RF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="Receive Start Selection" name="SSC_RCMR__START">
        <value caption="Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data." name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit start" name="TRANSMIT" value="0x1"/>
        <value caption="Detection of a low level on RF signal" name="RF_LOW" value="0x2"/>
        <value caption="Detection of a high level on RF signal" name="RF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on RF signal" name="RF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on RF signal" name="RF_RISING" value="0x5"/>
        <value caption="Detection of any level change on RF signal" name="RF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on RF signal" name="RF_EDGE" value="0x7"/>
        <value caption="Compare 0" name="CMP_0" value="0x8"/>
      </value-group>
      <value-group caption="Receive Frame Sync Output Selection" name="SSC_RFMR__FSOS">
        <value caption="None, RF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, RF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, RF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer, RF pin is an output" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer, RF pin is an output" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer, RF pin is an output" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="Frame Sync Edge Detection" name="SSC_RFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="Transmit Clock Selection" name="SSC_TCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="RK Clock signal" name="RK" value="0x1"/>
        <value caption="TK pin" name="TK" value="0x2"/>
      </value-group>
      <value-group caption="Transmit Clock Output Mode Selection" name="SSC_TCMR__CKO">
        <value caption="None, TK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Transmit Clock, TK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Transmit Clock only during data transfers, TK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="Transmit Clock Gating Selection" name="SSC_TCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit Clock enabled only if TF Low" name="EN_TF_LOW" value="0x1"/>
        <value caption="Transmit Clock enabled only if TF High" name="EN_TF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="Transmit Start Selection" name="SSC_TCMR__START">
        <value caption="Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive start" name="RECEIVE" value="0x1"/>
        <value caption="Detection of a low level on TF signal" name="TF_LOW" value="0x2"/>
        <value caption="Detection of a high level on TF signal" name="TF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on TF signal" name="TF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on TF signal" name="TF_RISING" value="0x5"/>
        <value caption="Detection of any level change on TF signal" name="TF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on TF signal" name="TF_EDGE" value="0x7"/>
      </value-group>
      <value-group caption="Transmit Frame Sync Output Selection" name="SSC_TFMR__FSOS">
        <value caption="None, TF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, TF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, TF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="Frame Sync Edge Detection" name="SSC_TFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SSC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x535343"/>
      </value-group>
    </module>
    <module caption="External Interrupt Controller" name="SYSCWP" id="44155" version="D">
      <register-group name="SYSCWP">
        <register caption="Write Protection Mode Register" name="SYSC_WPMR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection RTC Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SYSC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SYSC_WPSR" offset="0x04" rw="R" size="4">
          <bitfield caption="Write Protection Register Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Violation Source" mask="0x0000FF00" name="WVSRC"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="SYSC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always reads as 0." name="PASSWD" value="0x535943"/>
      </value-group>
    </module>
    <module caption="Timer Counter" name="TC" id="44162" version="B">
      <register-group name="TC_CHANNEL" size="64">
        <register caption="Channel Control Register" name="TC_CCR" offset="0x0" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register" name="TC_CMR" offset="0x4" rw="RW" size="4">
          <mode name="CAPTURE" qualifier="TC_CMR.WAVE" value="0x0" caption="Capture"/>
          <mode name="WAVEFORM" qualifier="TC_CMR.WAVE" value="0x1" caption="Waveform"/>
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR0__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR0__BURST"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Stopped with RC Compare" mask="0x00000040" name="CPCSTOP"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Disable with RC Loading" mask="0x00000080" name="CPCDIS"/>
          <bitfield modes="CAPTURE" caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR0__ETRGEDG"/>
          <bitfield modes="WAVEFORM" caption="External Event Edge Selection" mask="0x00000300" name="EEVTEDG" values="TC_CMR0__EEVTEDG"/>
          <bitfield modes="CAPTURE" caption="TIOAx or TIOBx External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield modes="WAVEFORM" caption="External Event Selection" mask="0x00000C00" name="EEVT" values="TC_CMR0__EEVT"/>
          <bitfield modes="WAVEFORM" caption="External Event Trigger Enable" mask="0x00001000" name="ENETRG"/>
          <bitfield modes="WAVEFORM" caption="Waveform Selection" mask="0x00006000" name="WAVSEL" values="TC_CMR0__WAVSEL"/>
          <bitfield modes="CAPTURE" caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield modes="CAPTURE" caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR0__LDRA"/>
          <bitfield modes="WAVEFORM" caption="RA Compare Effect on TIOAx" mask="0x00030000" name="ACPA" values="TC_CMR0__ACPA"/>
          <bitfield modes="CAPTURE" caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR0__LDRB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOAx" mask="0x000C0000" name="ACPC" values="TC_CMR0__ACPC"/>
          <bitfield modes="CAPTURE" caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR0__SBSMPLR"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOAx" mask="0x00300000" name="AEEVT" values="TC_CMR0__AEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOAx" mask="0x00C00000" name="ASWTRG" values="TC_CMR0__ASWTRG"/>
          <bitfield modes="WAVEFORM" caption="RB Compare Effect on TIOBx" mask="0x03000000" name="BCPB" values="TC_CMR0__BCPB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOBx" mask="0x0C000000" name="BCPC" values="TC_CMR0__BCPC"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOBx" mask="0x30000000" name="BEEVT" values="TC_CMR0__BEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOBx" mask="0xC0000000" name="BSWTRG" values="TC_CMR0__BSWTRG"/>
        </register>
        <register caption="Stepper Motor Mode Register" name="TC_SMMR" offset="0x8" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB" name="TC_RAB" offset="0xC" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value" name="TC_CV" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A" name="TC_RA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B" name="TC_RB" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C" name="TC_RC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Interrupt Status Register" name="TC_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Security and/or Safety Event (cleared on read)" mask="0x00000400" name="SECE"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOAx Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOBx Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register" name="TC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x00000400" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="TC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x00000400" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="TC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x00000400" name="SECE"/>
        </register>
        <register caption="Extended Mode Register" name="TC_EMR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR0__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR0__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
        <register caption="Channel Status Register" name="TC_CSR" offset="0x34" rw="R" size="4">
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOAx Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOBx Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Safety Status Register" name="TC_SSR" offset="0x38" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source (cleared on read)" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x0F000000" name="SWETYP" values="TC_SSR0__SWETYP"/>
          <bitfield caption="Software Error Class" mask="0x80000000" name="ECLASS" values="TC_SSR0__ECLASS"/>
        </register>
      </register-group>
      <register-group name="TC">
        <register-group name="TC_CHANNEL" size="64" name-in-module="TC_CHANNEL" offset="0x0" count="3"/>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
          <bitfield caption="Quadrature Decoder Enabled" mask="0x00000100" name="QDEN"/>
          <bitfield caption="Position Enabled" mask="0x00000200" name="POSEN"/>
          <bitfield caption="Speed Enabled" mask="0x00000400" name="SPEEDEN"/>
          <bitfield caption="Quadrature Decoding Transparent" mask="0x00000800" name="QDTRANS"/>
          <bitfield caption="Edge on PHA Count Mode" mask="0x00001000" name="EDGPHA"/>
          <bitfield caption="Inverted PHA" mask="0x00002000" name="INVA"/>
          <bitfield caption="Inverted PHB" mask="0x00004000" name="INVB"/>
          <bitfield caption="Inverted Index" mask="0x00008000" name="INVIDX"/>
          <bitfield caption="Swap PHA and PHB" mask="0x00010000" name="SWAP"/>
          <bitfield caption="Index Pin is PHB Pin" mask="0x00020000" name="IDXPHB"/>
          <bitfield caption="Maximum Filter" mask="0x03F00000" name="MAXFILT"/>
        </register>
        <register caption="QDEC Interrupt Enable Register" name="TC_QIER" offset="0xC8" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
        </register>
        <register caption="QDEC Interrupt Disable Register" name="TC_QIDR" offset="0xCC" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
        </register>
        <register caption="QDEC Interrupt Mask Register" name="TC_QIMR" offset="0xD0" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
        </register>
        <register caption="QDEC Interrupt Status Register" name="TC_QISR" offset="0xD4" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Fault Mode Register" name="TC_FMR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Enable Compare Fault Channel 0" mask="0x00000001" name="ENCF0"/>
          <bitfield caption="Enable Compare Fault Channel 1" mask="0x00000002" name="ENCF1"/>
        </register>
        <register caption="QDEC Status Register" name="TC_QSR" offset="0xDC" rw="R" size="4">
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Clock Selection" name="TC_CMR0__TCCLKS">
        <value caption="Clock selected: internal GCLK [17], GCLK[45] clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal div8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal div32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal div128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal MD_SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="Burst Signal Selection" name="TC_CMR0__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="External Trigger Edge Selection" name="TC_CMR0__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RA Loading Edge Selection" name="TC_CMR0__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RB Loading Edge Selection" name="TC_CMR0__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="Loading Edge Subsampling Ratio" name="TC_CMR0__SBSMPLR">
        <value caption="Load a Capture register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="External Event Edge Selection" name="TC_CMR0__EEVTEDG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Selection" name="TC_CMR0__EEVT">
        <value caption="TIOB" name="TIOB" value="0x0"/>
        <value caption="XC0" name="XC0" value="0x1"/>
        <value caption="XC1" name="XC1" value="0x2"/>
        <value caption="XC2" name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="Waveform Selection" name="TC_CMR0__WAVSEL">
        <value caption="UP mode without automatic trigger on RC Compare" name="UP" value="0x0"/>
        <value caption="UPDOWN mode without automatic trigger on RC Compare" name="UPDOWN" value="0x1"/>
        <value caption="UP mode with automatic trigger on RC Compare" name="UP_RC" value="0x2"/>
        <value caption="UPDOWN mode with automatic trigger on RC Compare" name="UPDOWN_RC" value="0x3"/>
      </value-group>
      <value-group caption="RA Compare Effect on TIOAx" name="TC_CMR0__ACPA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOAx" name="TC_CMR0__ACPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOAx" name="TC_CMR0__AEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOAx" name="TC_CMR0__ASWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RB Compare Effect on TIOBx" name="TC_CMR0__BCPB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOBx" name="TC_CMR0__BCPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOBx" name="TC_CMR0__BEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOBx" name="TC_CMR0__BSWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Trigger Source for Input A" name="TC_EMR0__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="Trigger Source for Input B" name="TC_EMR0__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="TC_SSR0__SWETYP">
        <value caption="TC Channel x is enabled and a write-only register has been read (Warning)." name="READ_WO" value="0x0"/>
        <value caption="TC Channel x is enabled and a write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address of the TC (Warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="TC_RAx or TC_RBx are written while channel is enabled and configured in capture mode (Error)." name="W_RARB_CAPT" value="0x3"/>
      </value-group>
      <value-group caption="Software Error Class" name="TC_SSR0__ECLASS">
        <value caption="An abnormal access that does not have any impact." name="WARNING" value="0"/>
        <value caption="An abnormal access that may have an impact." name="ERROR" value="1"/>
      </value-group>
      <value-group caption="External Clock Signal 0 Selection" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 1 Selection" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 2 Selection" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x54494D"/>
      </value-group>
    </module>
    <module caption="Triple Data Encryption Standard" name="TDES" id="6150" version="R">
      <register-group name="TDES">
        <register caption="Control Register" name="TDES_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Loadseed" mask="0x00010000" name="LOADSEED"/>
          <bitfield caption="Unlock Processing" mask="0x01000000" name="UNLOCK"/>
        </register>
        <register caption="Mode Register" name="TDES_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER" values="TDES_MR__CIPHER"/>
          <bitfield caption="ALGORITHM Mode" mask="0x00000006" name="TDESMOD" values="TDES_MR__TDESMOD"/>
          <bitfield caption="Key Mode" mask="0x00000010" name="KEYMOD"/>
          <bitfield caption="Private Key Write Once" mask="0x00000040" name="PKWO"/>
          <bitfield caption="Private Key Internal Register Select" mask="0x00000080" name="PKRS"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="TDES_MR__SMOD"/>
          <bitfield caption="Operating Mode" mask="0x00003000" name="OPMOD" values="TDES_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Cipher Feedback Data Size" mask="0x00030000" name="CFBS" values="TDES_MR__CFBS"/>
          <bitfield caption="Countermeasure Key" mask="0x00F00000" name="CKEY"/>
          <bitfield caption="Countermeasure Type 1" mask="0x01000000" name="CMTYP1" values="TDES_MR__CMTYP1"/>
          <bitfield caption="Countermeasure Type 2" mask="0x02000000" name="CMTYP2" values="TDES_MR__CMTYP2"/>
          <bitfield caption="Countermeasure Type 3" mask="0x04000000" name="CMTYP3" values="TDES_MR__CMTYP3"/>
          <bitfield caption="Countermeasure Type 4" mask="0x08000000" name="CMTYP4" values="TDES_MR__CMTYP4"/>
          <bitfield caption="Countermeasure Type 5" mask="0x10000000" name="CMTYP5" values="TDES_MR__CMTYP5"/>
          <bitfield caption="Countermeasure Type 6" mask="0x20000000" name="CMTYP6" values="TDES_MR__CMTYP6"/>
          <bitfield caption="Countermeasure Type 7" mask="0x40000000" name="CMTYP7" values="TDES_MR__CMTYP7"/>
          <bitfield caption="Tamper Pin Clear Key Enable" mask="0x80000000" name="TAMPCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="TDES_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x00010000" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="TDES_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x00010000" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="TDES_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x00010000" name="SECE"/>
        </register>
        <register caption="Interrupt Status Register" name="TDES_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by setting TDES_CR.START or TDES_CR.SWRST, or by reading TDES_ODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by setting TDES_CR.SWRST)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access (cleared by setting TDES_CR.SWRST)" mask="0x00003000" name="URAT" values="TDES_ISR__URAT"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x00010000" name="SECE"/>
        </register>
        <register caption="Key 1 Word Register" name="TDES_KEY1WR" offset="0x20" rw="W" size="4" count="2">
          <bitfield caption="Key 1 Word" mask="0xFFFFFFFF" name="KEY1W"/>
        </register>
        <register caption="Key 2 Word Register" name="TDES_KEY2WR" offset="0x28" rw="W" size="4" count="2">
          <bitfield caption="Key 2 Word" mask="0xFFFFFFFF" name="KEY2W"/>
        </register>
        <register caption="Key 3 Word Register" name="TDES_KEY3WR" offset="0x30" rw="W" size="4" count="2">
          <bitfield caption="Key 3 Word" mask="0xFFFFFFFF" name="KEY3W"/>
        </register>
        <register caption="Input Data Register" name="TDES_IDATAR" offset="0x40" rw="W" size="4" count="2">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register" name="TDES_ODATAR" offset="0x50" rw="R" size="4" count="2">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register" name="TDES_IVR" offset="0x60" rw="W" size="4" count="2">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="XTEA Rounds Register" name="TDES_XTEA_RNDR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Number of Rounds" mask="0x0000003F" name="XTEA_RNDS"/>
        </register>
        <register caption="Write Protection Mode Register" name="TDES_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Action on Abnormal Event Detection" mask="0x000000E0" name="ACTION" values="TDES_WPMR__ACTION"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TDES_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="TDES_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Private Key Register Protection Violation Status (cleared on read)" mask="0x00000010" name="PKRPVS"/>
          <bitfield caption="Write Protection Violation Source (cleared on read)" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x0F000000" name="SWETYP" values="TDES_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class (cleared on read)" mask="0x80000000" name="ECLASS" values="TDES_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="Processing Mode" name="TDES_MR__CIPHER">
        <value caption="Decrypts data." name="DECRYPT" value="0"/>
        <value caption="Encrypts data." name="ENCRYPT" value="1"/>
      </value-group>
      <value-group caption="ALGORITHM Mode" name="TDES_MR__TDESMOD">
        <value caption="Single DES processing using TDES_KEY1WRy." name="SINGLE_DES" value="0x0"/>
        <value caption="Triple DES processing using TDES_KEY1WRy, TDES_KEY2WRy and TDES_KEY3WRy." name="TRIPLE_DES" value="0x1"/>
        <value caption="XTEA processing using TDES_KEY1WRy and TDES_KEY2WRy." name="XTEA" value="0x2"/>
      </value-group>
      <value-group caption="Start Mode" name="TDES_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="TDES_IDATAR0 accesses only Auto mode" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="Operating Mode" name="TDES_MR__OPMOD">
        <value caption="Electronic Code Book mode" name="ECB" value="0x0"/>
        <value caption="Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="Output Feedback mode" name="OFB" value="0x2"/>
        <value caption="Cipher Feedback mode" name="CFB" value="0x3"/>
      </value-group>
      <value-group caption="Cipher Feedback Data Size" name="TDES_MR__CFBS">
        <value caption="64-bit" name="SIZE_64BIT" value="0x0"/>
        <value caption="32-bit" name="SIZE_32BIT" value="0x1"/>
        <value caption="16-bit" name="SIZE_16BIT" value="0x2"/>
        <value caption="8-bit" name="SIZE_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="Countermeasure Type 1" name="TDES_MR__CMTYP1">
        <value caption="Countermeasure type 1 is disabled." name="NO_PAUSE" value="0"/>
        <value caption="Countermeasure type 1 is enabled." name="PAUSE" value="1"/>
      </value-group>
      <value-group caption="Countermeasure Type 2" name="TDES_MR__CMTYP2">
        <value caption="Countermeasure type 2 is disabled." name="NO_DUMMY" value="0"/>
        <value caption="Countermeasure type 2 is enabled." name="DUMMY" value="1"/>
      </value-group>
      <value-group caption="Countermeasure Type 3" name="TDES_MR__CMTYP3">
        <value caption="Countermeasure type 3 is disabled." name="NO_RESTART" value="0"/>
        <value caption="Countermeasure type 3 is enabled." name="RESTART" value="1"/>
      </value-group>
      <value-group caption="Countermeasure Type 4" name="TDES_MR__CMTYP4">
        <value caption="Countermeasure type 4 is disabled." name="NO_IDLECURRENT" value="0"/>
        <value caption="Countermeasure type 4 is enabled." name="IDLECURRENT" value="1"/>
      </value-group>
      <value-group caption="Countermeasure Type 5" name="TDES_MR__CMTYP5">
        <value caption="Countermeasure type 5 is disabled." name="NO_ADDACCESS" value="0"/>
        <value caption="Countermeasure type 5 is enabled." name="ADDACCESS" value="1"/>
      </value-group>
      <value-group caption="Countermeasure Type 6" name="TDES_MR__CMTYP6">
        <value caption="Countermeasure type 6 is disabled." name="NO_UNIFORM" value="0"/>
        <value caption="Countermeasure type 6 is enabled." name="UNIFORM" value="1"/>
      </value-group>
      <value-group caption="Countermeasure Type 7" name="TDES_MR__CMTYP7">
        <value caption="Countermeasure type 7 is disabled." name="NO_STARTDELAY" value="0"/>
        <value caption="Countermeasure type 7 is enabled." name="STARTDELAY" value="1"/>
      </value-group>
      <value-group caption="Unspecified Register Access (cleared by setting TDES_CR.SWRST)" name="TDES_ISR__URAT">
        <value caption="TDES_IDATAR written during data processing when SMOD = 0x2 mode." name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="TDES_ODATAR read during data processing." name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="TDES_MR written during data processing." name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Write-only register read access." name="WOR_RD_ACCESS" value="0x3"/>
      </value-group>
      <value-group caption="Action on Abnormal Event Detection" name="TDES_WPMR__ACTION">
        <value caption="No action (stop or clear key) is performed when one of PKRPVS, WPVS, CGD, SEQE, or SWE flags are set." name="REPORT_ONLY" value="0x0"/>
        <value caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." name="LOCK_PKRPVS_WPVS_SWE" value="0x1"/>
        <value caption="If a processing is in progress when the TDES_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." name="LOCK_CGD_SEQE" value="0x2"/>
        <value caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." name="LOCK_ANY_EV" value="0x3"/>
        <value caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." name="CLEAR_PKRPVS_WPVS_SWE" value="0x4"/>
        <value caption="If a processing is in progress when the TDES_WPSR.CGD/SEQE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." name="CLEAR_CGD_SEQE" value="0x5"/>
        <value caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." name="CLEAR_ANY_EV" value="0x6"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TDES_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." name="PASSWD" value="0x444553"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="TDES_WPSR__SWETYP">
        <value caption="A write-only register has been read (Warning)." name="READ_WO" value="0x0"/>
        <value caption="TDES is enabled and a write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address (Warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="Abnormal use of TDES_CR.START command when DMA access is configured." name="CTRL_START" value="0x3"/>
        <value caption="A key write, init value write, output data read, Mode register write, private key bus access or XTEA round register has been performed while a current processing is in progress (abnormal)." name="WEIRD_ACTION" value="0x4"/>
        <value caption="A tentative of start is required while the keys are not fully loaded into TDES_KEYxWRy." name="INCOMPLETE_KEY" value="0x5"/>
      </value-group>
      <value-group caption="Software Error Class (cleared on read)" name="TDES_WPSR__ECLASS">
        <value caption="An abnormal access that does not affect system functionality." name="WARNING" value="0"/>
        <value caption="An access is performed into key, input data, control registers while the TDES is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="True Random Number Generator" name="TRNG" id="6334" version="O">
      <register-group name="TRNG">
        <register caption="Control Register" name="TRNG_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Enable TRNG to Provide Random Values" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Register Write Access Key" mask="0xFFFFFF00" name="WAKEY" values="TRNG_CR__WAKEY"/>
        </register>
        <register caption="Mode Register" name="TRNG_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Half Rate Enable" mask="0x00000001" name="HALFR"/>
        </register>
        <register caption="Private Key Bus Control Register" name="TRNG_PKBCR" offset="0x08" rw="W" size="4">
          <bitfield caption="Key ID (Must be Always Written to 0)" mask="0x00000001" name="KID"/>
          <bitfield caption="Key Bus Slave" mask="0x00000030" name="KSLAVE" values="TRNG_PKBCR__KSLAVE"/>
          <bitfield caption="Key Length" mask="0x0000FF00" name="KLENGTH"/>
          <bitfield caption="Register Write Access Key" mask="0xFFFF0000" name="WAKEY" values="TRNG_PKBCR__WAKEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="TRNG_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x00000002" name="SECE"/>
          <bitfield caption="End Of Transfer on Private Key Bus Interrupt Enable" mask="0x00000004" name="EOTPKB"/>
        </register>
        <register caption="Interrupt Disable Register" name="TRNG_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x00000002" name="SECE"/>
          <bitfield caption="End Of Transfer on Private Key Bus Interrupt Disable" mask="0x00000004" name="EOTPKB"/>
        </register>
        <register caption="Interrupt Mask Register" name="TRNG_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x00000002" name="SECE"/>
          <bitfield caption="End Of Transfer on Private Key Bus Interrupt Mask" mask="0x00000004" name="EOTPKB"/>
        </register>
        <register caption="Interrupt Status Register" name="TRNG_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared on read)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Security and/or Safety Event (cleared on read)" mask="0x00000002" name="SECE"/>
          <bitfield caption="End Of Transfer on Private Key Bus (cleared on read)" mask="0x00000004" name="EOTPKB"/>
        </register>
        <register caption="Output Data Register" name="TRNG_ODATA" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Write Protection Mode Register" name="TRNG_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TRNG_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="TRNG_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source (cleared on read)" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x0F000000" name="SWETYP" values="TRNG_WPSR__SWETYP"/>
          <bitfield caption="Software Error Class (cleared on read)" mask="0x80000000" name="ECLASS" values="TRNG_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group caption="Register Write Access Key" name="TRNG_CR__WAKEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x524E47"/>
      </value-group>
      <value-group caption="Key Bus Slave" name="TRNG_PKBCR__KSLAVE">
        <value caption="Selects the TDES." name="TDES_ID" value="0x0"/>
        <value caption="Selects the AES." name="AES_ID" value="0x1"/>
        <value caption="Selects the OTPC." name="OTPC_ID" value="0x2"/>
      </value-group>
      <value-group caption="Register Write Access Key" name="TRNG_PKBCR__WAKEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x524B"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TRNG_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." name="PASSWD" value="0x524E47"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="TRNG_WPSR__SWETYP">
        <value caption="TRNG is enabled and a write-only register has been read (Warning)." name="READ_WO" value="0x0"/>
        <value caption="TRNG is enabled and a write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address." name="UNDEF_RW" value="0x2"/>
        <value caption="The TRNG_ODATA register was read when TRNG was disabled or TRNG used for private key bus transfer (Error)." name="TRNG_DIS" value="0x3"/>
        <value caption="A write access to the PKB_CTRL register has been attempted during a private key bus transfer (Error)." name="PKB_BUSY" value="0x4"/>
      </value-group>
      <value-group caption="Software Error Class (cleared on read)" name="TRNG_WPSR__ECLASS">
        <value caption="An abnormal access that does not affect system functionality." name="WARNING" value="0"/>
        <value caption="Reading TRNG_ODATA when TRNG was disabled or TRNG used for private key bus transfer. TRNG does not provide a random value. Writing to the PKB_CTRL register while a private key bus transfer is ongoing does not launch a new private key bus transfer." name="ERROR" value="1"/>
      </value-group>
    </module>
    <module caption="USB High Speed Device Port" name="UDPHS" id="6227" version="Z">
      <register-group name="UDPHS_DMA" size="16">
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 0)" name="UDPHS_DMANXTDSC" offset="0x0" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 0)" name="UDPHS_DMAADDRESS" offset="0x4" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 0)" name="UDPHS_DMACONTROL" offset="0x8" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 0)" name="UDPHS_DMASTATUS" offset="0xC" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
      </register-group>
      <register-group name="UDPHS_EPT" size="32">
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 0)" name="UDPHS_EPTCFG" offset="0x0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG0__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG0__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG0__BK_NUMBER"/>
          <bitfield caption="Number Of Transactions per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 0)" name="UDPHS_EPTCTLENB" offset="0x4" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL" modes="DEFAULT"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID" modes="DEFAULT"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA" modes="DEFAULT"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS" modes="DEFAULT"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW" modes="DEFAULT"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL" modes="DEFAULT"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT" modes="DEFAULT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP" modes="DEFAULT"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT" modes="DEFAULT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN" modes="DEFAULT"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT" modes="DEFAULT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK" modes="DEFAULT"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT" modes="DEFAULT"/>
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL" modes="ISOENDPT"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID" modes="ISOENDPT"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA" modes="ISOENDPT"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX" modes="ISOENDPT"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX" modes="ISOENDPT"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW" modes="ISOENDPT"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL" modes="ISOENDPT"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT" modes="ISOENDPT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TXRDY_TRER" modes="ISOENDPT"/>
          <bitfield caption="Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO" modes="ISOENDPT"/>
          <bitfield caption="ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRC_NTR" modes="ISOENDPT"/>
          <bitfield caption="Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH" modes="ISOENDPT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK" modes="ISOENDPT"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT" modes="ISOENDPT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 0)" name="UDPHS_EPTCTLDIS" offset="0x8" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL" modes="DEFAULT"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID" modes="DEFAULT"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA" modes="DEFAULT"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS" modes="DEFAULT"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW" modes="DEFAULT"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL" modes="DEFAULT"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT" modes="DEFAULT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP" modes="DEFAULT"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT" modes="DEFAULT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN" modes="DEFAULT"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT" modes="DEFAULT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK" modes="DEFAULT"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT" modes="DEFAULT"/>
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL" modes="ISOENDPT"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID" modes="ISOENDPT"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA" modes="ISOENDPT"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX" modes="ISOENDPT"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX" modes="ISOENDPT"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW" modes="ISOENDPT"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL" modes="ISOENDPT"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT" modes="ISOENDPT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TXRDY_TRER" modes="ISOENDPT"/>
          <bitfield caption="Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO" modes="ISOENDPT"/>
          <bitfield caption="ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRC_NTR" modes="ISOENDPT"/>
          <bitfield caption="bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH" modes="ISOENDPT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK" modes="ISOENDPT"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT" modes="ISOENDPT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 0)" name="UDPHS_EPTCTL" offset="0xC" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL" modes="DEFAULT"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID" modes="DEFAULT"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA" modes="DEFAULT"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS" modes="DEFAULT"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW" modes="DEFAULT"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL" modes="DEFAULT"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT" modes="DEFAULT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP" modes="DEFAULT"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT" modes="DEFAULT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN" modes="DEFAULT"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT" modes="DEFAULT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK" modes="DEFAULT"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT" modes="DEFAULT"/>
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL" modes="ISOENDPT"/>
          <bitfield caption="Packet Auto-Valid Enabled (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID" modes="ISOENDPT"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA" modes="ISOENDPT"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x00000040" name="DATAX_RX" modes="ISOENDPT"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x00000080" name="MDATA_RX" modes="ISOENDPT"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW" modes="ISOENDPT"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL" modes="ISOENDPT"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT" modes="ISOENDPT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY_TRER" modes="ISOENDPT"/>
          <bitfield caption="Error Flow Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="ERR_FL_ISO" modes="ISOENDPT"/>
          <bitfield caption="ISO CRC Error/Number of Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="ERR_CRC_NTR" modes="ISOENDPT"/>
          <bitfield caption="Bank Flush Error Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="ERR_FLUSH" modes="ISOENDPT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK" modes="ISOENDPT"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT" modes="ISOENDPT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 0)" name="UDPHS_EPTSETSTA" offset="0x14" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL" modes="DEFAULT"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL" modes="DEFAULT"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL" modes="ISOENDPT"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY_TRER" modes="ISOENDPT"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 0)" name="UDPHS_EPTCLRSTA" offset="0x18" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL" modes="DEFAULT"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ" modes="DEFAULT"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL" modes="DEFAULT"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT" modes="DEFAULT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP" modes="DEFAULT"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT" modes="DEFAULT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN" modes="DEFAULT"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT" modes="DEFAULT"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ" modes="ISOENDPT"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL" modes="ISOENDPT"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT" modes="ISOENDPT"/>
          <bitfield caption="Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO" modes="ISOENDPT"/>
          <bitfield caption="Number of Transaction Error Clear" mask="0x00002000" name="ERR_CRC_NTR" modes="ISOENDPT"/>
          <bitfield caption="Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH" modes="ISOENDPT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 0)" name="UDPHS_EPTSTA" offset="0x1C" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL" modes="DEFAULT"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA0__TOGGLESQ_STA" modes="DEFAULT"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW" modes="DEFAULT"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL" modes="DEFAULT"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT" modes="DEFAULT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP" modes="DEFAULT"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT" modes="DEFAULT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN" modes="DEFAULT"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT" modes="DEFAULT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR" values="UDPHS_EPTSTA0__CURBK_CTLDIR" modes="DEFAULT"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA0__BUSY_BANK_STA" modes="DEFAULT"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT" modes="DEFAULT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT" modes="DEFAULT"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA0_ISOENDPT__TOGGLESQ_STA" modes="ISOENDPT"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW" modes="ISOENDPT"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL" modes="ISOENDPT"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT" modes="ISOENDPT"/>
          <bitfield caption="TX Packet Ready/Transaction Error (cleared upon USB reset)" mask="0x00000800" name="TXRDY_TRER" modes="ISOENDPT"/>
          <bitfield caption="Error Flow (cleared upon USB reset)" mask="0x00001000" name="ERR_FL_ISO" modes="ISOENDPT"/>
          <bitfield caption="CRC ISO Error/Number of Transaction Error (cleared upon USB reset)" mask="0x00002000" name="ERR_CRC_NTR" modes="ISOENDPT"/>
          <bitfield caption="Bank Flush Error (cleared upon USB reset)" mask="0x00004000" name="ERR_FLUSH" modes="ISOENDPT"/>
          <bitfield caption="Current Bank (cleared upon USB reset)" mask="0x00030000" name="CURBK" values="UDPHS_EPTSTA0_ISOENDPT__CURBK" modes="ISOENDPT"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA0_ISOENDPT__BUSY_BANK_STA" modes="ISOENDPT"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT" modes="ISOENDPT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT" modes="ISOENDPT"/>
        </register>
      </register-group>
      <register-group name="UDPHS">
        <register caption="UDPHS Control Register" name="UDPHS_CTRL" offset="0x00" rw="RW" size="4">
          <bitfield caption="UDPHS Address (cleared upon USB reset)" mask="0x0000007F" name="DEV_ADDR"/>
          <bitfield caption="Function Address Enable (cleared upon USB reset)" mask="0x00000080" name="FADDR_EN"/>
          <bitfield caption="UDPHS Enable" mask="0x00000100" name="EN_UDPHS"/>
          <bitfield caption="Detach Command" mask="0x00000200" name="DETACH"/>
          <bitfield caption="Send Remote Wakeup (cleared upon USB reset)" mask="0x00000400" name="REWAKEUP"/>
          <bitfield caption="Pulldown Disable (cleared upon USB reset)" mask="0x00000800" name="PULLD_DIS"/>
        </register>
        <register caption="UDPHS Frame Number Register" name="UDPHS_FNUM" offset="0x04" rw="R" size="4">
          <bitfield caption="Microframe Number (cleared upon USB reset)" mask="0x00000007" name="MICRO_FRAME_NUM"/>
          <bitfield caption="Frame Number as defined in the Packet Field Formats (cleared upon USB reset)" mask="0x00003FF8" name="FRAME_NUMBER"/>
          <bitfield caption="Frame Number CRC Error (cleared upon USB reset)" mask="0x80000000" name="FNUM_ERR"/>
        </register>
        <register caption="UDPHS Interrupt Enable Register" name="UDPHS_IEN" offset="0x10" rw="RW" size="4">
          <bitfield caption="Suspend Interrupt Enable (cleared upon USB reset)" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro-SOF Interrupt Enable (cleared upon USB reset)" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="SOF Interrupt Enable (cleared upon USB reset)" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Enable (cleared upon USB reset)" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Enable (cleared upon USB reset)" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Enable (cleared upon USB reset)" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Enable (cleared upon USB reset)" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt Enable (cleared upon USB reset)" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt Enable (cleared upon USB reset)" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt Enable (cleared upon USB reset)" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt Enable (cleared upon USB reset)" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt Enable (cleared upon USB reset)" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt Enable (cleared upon USB reset)" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt Enable (cleared upon USB reset)" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="DMA Channel 1 Interrupt Enable (cleared upon USB reset)" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Enable (cleared upon USB reset)" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Enable (cleared upon USB reset)" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Enable (cleared upon USB reset)" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Enable (cleared upon USB reset)" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Enable (cleared upon USB reset)" mask="0x40000000" name="DMA_6"/>
        </register>
        <register caption="UDPHS Interrupt Status Register" name="UDPHS_INTSTA" offset="0x14" rw="R" size="4">
          <bitfield caption="Speed Status" mask="0x00000001" name="SPEED"/>
          <bitfield caption="Suspend Interrupt" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt (cleared upon USB reset)" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt (cleared upon USB reset)" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt (cleared upon USB reset)" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt (cleared upon USB reset)" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt (cleared upon USB reset)" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt (cleared upon USB reset)" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt (cleared upon USB reset)" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="DMA Channel 1 Interrupt" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt" mask="0x40000000" name="DMA_6"/>
        </register>
        <register caption="UDPHS Clear Interrupt Register" name="UDPHS_CLRINT" offset="0x18" rw="W" size="4">
          <bitfield caption="Suspend Interrupt Clear" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt Clear" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt Clear" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Clear" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Clear" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Clear" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Clear" mask="0x00000080" name="UPSTR_RES"/>
        </register>
        <register caption="UDPHS Endpoints Reset Register" name="UDPHS_EPTRST" offset="0x1C" rw="W" size="4">
          <bitfield caption="Endpoint 0 Reset" mask="0x00000001" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Reset" mask="0x00000002" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Reset" mask="0x00000004" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Reset" mask="0x00000008" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Reset" mask="0x00000010" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Reset" mask="0x00000020" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Reset" mask="0x00000040" name="EPT_6"/>
        </register>
        <register caption="UDPHS Test SOF Counter Register" name="UDPHS_TSTSOFCNT" offset="0xD0" rw="RW" size="4">
          <bitfield caption="SOF Counter Max Value" mask="0x0000007F" name="SOFCNTMAX"/>
          <bitfield caption="SOF Counter Load" mask="0x00000080" name="SOFCTLOAD"/>
        </register>
        <register caption="UDPHS Test A Counter Register" name="UDPHS_TSTCNTA" offset="0xD4" rw="RW" size="4">
          <bitfield caption="A Counter Max Value" mask="0x00007FFF" name="CNTAMAX"/>
          <bitfield caption="A Counter Load" mask="0x00008000" name="CNTALOAD"/>
        </register>
        <register caption="UDPHS Test B Counter Register" name="UDPHS_TSTCNTB" offset="0xD8" rw="RW" size="4">
          <bitfield caption="B Counter Max Value" mask="0x00007FFF" name="CNTBMAX"/>
          <bitfield caption="B Counter Load" mask="0x00008000" name="CNTBLOAD"/>
        </register>
        <register caption="UDPHS Test Mode Register" name="UDPHS_TSTMODEREG" offset="0xDC" rw="RW" size="4">
          <bitfield caption="UDPHS Core TestModeReg" mask="0x0000003E" name="TSTMODE"/>
        </register>
        <register caption="UDPHS Test Register" name="UDPHS_TST" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Speed Configuration" mask="0x00000003" name="SPEED_CFG" values="UDPHS_TST__SPEED_CFG"/>
          <bitfield caption="Test J Mode" mask="0x00000004" name="TST_J"/>
          <bitfield caption="Test K Mode" mask="0x00000008" name="TST_K"/>
          <bitfield caption="Test Packet Mode" mask="0x00000010" name="TST_PKT"/>
          <bitfield caption="OpMode2" mask="0x00000020" name="OPMODE2"/>
        </register>
        <register-group name="UDPHS_EPT" size="32" name-in-module="UDPHS_EPT" offset="0x100" count="7"/>
        <register-group name="UDPHS_DMA" size="16" name-in-module="UDPHS_DMA" offset="0x300" count="7"/>
      </register-group>
      <value-group caption="Endpoint Size (cleared upon USB reset)" name="UDPHS_EPTCFG0__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="Endpoint Type (cleared upon USB reset)" name="UDPHS_EPTCFG0__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="Number of Banks (cleared upon USB reset)" name="UDPHS_EPTCFG0__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="Toggle Sequencing (cleared upon USB reset)" name="UDPHS_EPTSTA0__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="Current Bank/Control Direction (cleared upon USB reset)" name="UDPHS_EPTSTA0__CURBK_CTLDIR">
        <value caption="Bank 0 (or single bank)" name="BANK0" value="0x0"/>
        <value caption="Bank 1" name="BANK1" value="0x1"/>
        <value caption="Bank 2" name="BANK2" value="0x2"/>
      </value-group>
      <value-group caption="Busy Bank Number (cleared upon USB reset)" name="UDPHS_EPTSTA0__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="Toggle Sequencing (cleared upon USB reset)" name="UDPHS_EPTSTA0_ISOENDPT__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="Current Bank (cleared upon USB reset)" name="UDPHS_EPTSTA0_ISOENDPT__CURBK">
        <value caption="Bank 0 (or single bank)" name="BANK0" value="0x0"/>
        <value caption="Bank 1" name="BANK1" value="0x1"/>
        <value caption="Bank 2" name="BANK2" value="0x2"/>
      </value-group>
      <value-group caption="Busy Bank Number (cleared upon USB reset)" name="UDPHS_EPTSTA0_ISOENDPT__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="Speed Configuration" name="UDPHS_TST__SPEED_CFG">
        <value caption="Normal mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode." name="NORMAL" value="0x0"/>
        <value caption="Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose." name="HIGH_SPEED" value="0x2"/>
        <value caption="Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake." name="FULL_SPEED" value="0x3"/>
      </value-group>
    </module>
    <module caption="USB Host Full-Speed Port" name="UHPFS" id="44164" version="A">
      <register-group name="UHPFS">
        <register caption="OHCI Revision Number Register" name="UHPFS_HcRevision" offset="0x00" rw="R" size="4">
          <bitfield caption="OHCI Revision Number" mask="0x000000FF" name="REV"/>
        </register>
        <register caption="HC Operating Mode Register" name="UHPFS_HcControl" offset="0x04" rw="RW" size="4">
          <bitfield caption="Control/Bulk Service Ratio" mask="0x00000003" name="CBSR"/>
          <bitfield caption="Periodic List Enable" mask="0x00000004" name="PLE"/>
          <bitfield caption="Isochronous Enable" mask="0x00000008" name="IE"/>
          <bitfield caption="ControL List Enable" mask="0x00000010" name="CLE"/>
          <bitfield caption="Bulk List Enable" mask="0x00000020" name="BLE"/>
          <bitfield caption="Host Controller Functional State" mask="0x000000C0" name="HCFS"/>
          <bitfield caption="Interrupt Routing" mask="0x00000100" name="IR"/>
          <bitfield caption="Remote Wakeup Connected" mask="0x00000200" name="RWC"/>
          <bitfield caption="Remote Wakeup Enable" mask="0x00000400" name="RWE"/>
        </register>
        <register caption="HC Command and Status Register" name="UHPFS_HcCommandStatus" offset="0x08" rw="RW" size="4">
          <bitfield caption="Host Controller Reset (read/write)" mask="0x00000001" name="HCR"/>
          <bitfield caption="Control List Filled (read/write)" mask="0x00000002" name="CLF"/>
          <bitfield caption="Bulk List Filled (read/write)" mask="0x00000004" name="BLF"/>
          <bitfield caption="Ownership Change Request (read/write)" mask="0x00000008" name="OCR"/>
          <bitfield caption="Scheduling Overrun Count (read-only)" mask="0x00030000" name="SOC"/>
        </register>
        <register caption="HC Interrupt and Status Register" name="UHPFS_HcInterruptStatus" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Scheduling Overrun (read/write, write '1' to clear)" mask="0x00000001" name="SO"/>
          <bitfield caption="Write Done Head (read/write, write '1' to clear)" mask="0x00000002" name="WDH"/>
          <bitfield caption="Start of Frame (read/write, write '1' to clear)" mask="0x00000004" name="SF"/>
          <bitfield caption="Resume Detected (read/write, write '1' to clear)" mask="0x00000008" name="RD"/>
          <bitfield caption="Unrecoverable Error (read/write, write '1' to clear)" mask="0x00000010" name="UE"/>
          <bitfield caption="Frame Number Overflow (read/write, write '1' to clear)" mask="0x00000020" name="FNO"/>
          <bitfield caption="Root Hub Status Change (read/write, write '1' to clear)" mask="0x00000040" name="RHSC"/>
          <bitfield caption="Ownership Change (read-only)" mask="0x40000000" name="OC"/>
        </register>
        <register caption="HC Interrupt Enable Register" name="UHPFS_HcInterruptEnable" offset="0x10" rw="RW" size="4">
          <bitfield caption="Scheduling Overrun (read/write, write '1' to set)" mask="0x00000001" name="SO"/>
          <bitfield caption="Write Done Head (read/write, write '1' to set)" mask="0x00000002" name="WDH"/>
          <bitfield caption="Start of Frame (read/write, write '1' to set)" mask="0x00000004" name="SF"/>
          <bitfield caption="Resume Detected (read/write, write '1' to set)" mask="0x00000008" name="RD"/>
          <bitfield caption="Unrecoverable Error (read/write, write '1' to set)" mask="0x00000010" name="UE"/>
          <bitfield caption="Frame Number Overflow (read/write, write '1' to set)" mask="0x00000020" name="FNO"/>
          <bitfield caption="Root Hub Status Change (read/write, write '1' to set)" mask="0x00000040" name="RHSC"/>
          <bitfield caption="Ownership Change (read-only)" mask="0x40000000" name="OC"/>
          <bitfield caption="Master Interrupt Enable (read/write, write '1' to set)" mask="0x80000000" name="MIE"/>
        </register>
        <register caption="HC Interrupt Disable Register" name="UHPFS_HcInterruptDisable" offset="0x14" rw="RW" size="4">
          <bitfield caption="Scheduling Overrun (read/write)" mask="0x00000001" name="SO"/>
          <bitfield caption="Write Done Head (read/write)" mask="0x00000002" name="WDH"/>
          <bitfield caption="Start of Frame (read/write)" mask="0x00000004" name="SF"/>
          <bitfield caption="Resume Detected (read/write)" mask="0x00000008" name="RD"/>
          <bitfield caption="Unrecoverable Error (read/write)" mask="0x00000010" name="UE"/>
          <bitfield caption="Frame Number Overflow (read/write)" mask="0x00000020" name="FNO"/>
          <bitfield caption="Root Hub Status Change (read/write)" mask="0x00000040" name="RHSC"/>
          <bitfield caption="Ownership Change (read-only)" mask="0x40000000" name="OC"/>
          <bitfield caption="Master Interrupt Enable (read/write)" mask="0x80000000" name="MIE"/>
        </register>
        <register caption="HC HCCA Address Register" name="UHPFS_HcHCCA" offset="0x18" rw="RW" size="4">
          <bitfield caption="Physical Address of the Beginning of the HCCA" mask="0xFFFFFF00" name="HCCA"/>
        </register>
        <register caption="HC Current Periodic Register" name="UHPFS_HcPeriodCurrentED" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Physical Address of the Current ED on the Periodic ED list" mask="0xFFFFFFF0" name="PCED"/>
        </register>
        <register caption="HC Head Control Register" name="UHPFS_HcControlHeadED" offset="0x20" rw="RW" size="4">
          <bitfield caption="Physical Address of the Head ED on the Control ED list" mask="0xFFFFFFF0" name="CHED"/>
        </register>
        <register caption="HC Current Control Register" name="UHPFS_HcControlCurrentED" offset="0x24" rw="RW" size="4">
          <bitfield caption="Physical Address of the Current ED on the Control ED List" mask="0xFFFFFFF0" name="CCED"/>
        </register>
        <register caption="HC Head Bulk Register" name="UHPFS_HcBulkHeadED" offset="0x28" rw="RW" size="4">
          <bitfield caption="Physical Address of the Head ED on the Bulk ED List" mask="0xFFFFFFF0" name="BHED"/>
        </register>
        <register caption="HC Current Bulk Register" name="UHPFS_HcBulkCurrentED" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Physical Address of the Current ED on the Bulk ED List" mask="0xFFFFFFF0" name="BCED"/>
        </register>
        <register caption="HC Head Done Register" name="UHPFS_HcDoneHead" offset="0x30" rw="RW" size="4">
          <bitfield caption="Physical Address of the Last TD that has added to the done queue" mask="0xFFFFFFF0" name="DH"/>
        </register>
        <register caption="HC Frame Interval Register" name="UHPFS_HcFmInterval" offset="0x34" rw="RW" size="4">
          <bitfield caption="Frame Interval" mask="0x00003FFF" name="FRAMEINTERVAL"/>
          <bitfield caption="Largest Data Packet" mask="0x7FFF0000" name="FSMPS"/>
          <bitfield caption="Frame Interval Toggle" mask="0x80000000" name="FIT"/>
        </register>
        <register caption="HC Frame Remaining Register" name="UHPFS_HcFmRemaining" offset="0x38" rw="RW" size="4">
          <bitfield caption="Frame Remaining" mask="0x00003FFF" name="FR"/>
          <bitfield caption="Frame Remaining Toggle" mask="0x80000000" name="FRT"/>
        </register>
        <register caption="HC Frame Number Register" name="UHPFS_HcFmNumber" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Frame Number" mask="0x0000FFFF" name="FN"/>
        </register>
        <register caption="HC Periodic Start Register" name="UHPFS_HcPeriodicStart" offset="0x40" rw="RW" size="4">
          <bitfield caption="Periodic Start" mask="0x00003FFF" name="PS"/>
        </register>
        <register caption="HC Low-Speed Threshold Register" name="UHPFS_HcLSThreshold" offset="0x44" rw="RW" size="4">
          <bitfield caption="Low-Speed Threshold" mask="0x00003FFF" name="LST"/>
        </register>
        <register caption="HC Root Hub A Register" name="UHPFS_HcRhDescriptorA" offset="0x48" rw="RW" size="4">
          <bitfield caption="Number of Downstream Ports (read-only)" mask="0x000000FF" name="NDP"/>
          <bitfield caption="Power Switching Mode (read/write)" mask="0x00000100" name="PSM"/>
          <bitfield caption="No Power Switching (read/write)" mask="0x00000200" name="NPS"/>
          <bitfield caption="Device Type (read-only)" mask="0x00000400" name="DT"/>
          <bitfield caption="Overcurrent Protection Mode (read/write)" mask="0x00000800" name="OCPM"/>
          <bitfield caption="No Overcurrent Protection (read/write)" mask="0x00001000" name="NOCP"/>
          <bitfield caption="Power-On to Power-good Time (read/write)" mask="0xFF000000" name="POTPG"/>
        </register>
        <register caption="HC Root Hub B Register" name="UHPFS_HcRhDescriptorB" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Device Removable" mask="0x00000001" name="DR0"/>
          <bitfield caption="Device Removable Bit for Downstream Port 1" mask="0x00000002" name="DR1"/>
          <bitfield caption="Device Removable Bit for Downstream Port 2" mask="0x00000004" name="DR2"/>
          <bitfield caption="Device Removable Bit for Downstream Port 3" mask="0x00000008" name="DR3"/>
          <bitfield caption="Device Removable" mask="0x00000010" name="DR4"/>
          <bitfield caption="Device Removable" mask="0x00000020" name="DR5"/>
          <bitfield caption="Device Removable" mask="0x00000040" name="DR6"/>
          <bitfield caption="Device Removable" mask="0x00000080" name="DR7"/>
          <bitfield caption="Device Removable" mask="0x00000100" name="DR8"/>
          <bitfield caption="Device Removable" mask="0x00000200" name="DR9"/>
          <bitfield caption="Device Removable" mask="0x00000400" name="DR10"/>
          <bitfield caption="Device Removable" mask="0x00000800" name="DR11"/>
          <bitfield caption="Device Removable" mask="0x00001000" name="DR12"/>
          <bitfield caption="Device Removable" mask="0x00002000" name="DR13"/>
          <bitfield caption="Device Removable" mask="0x00004000" name="DR14"/>
          <bitfield caption="Device Removable" mask="0x00008000" name="DR15"/>
          <bitfield caption="Port Power Control Mask" mask="0x00010000" name="PPCM0"/>
          <bitfield caption="Port Power Control Mask for Downstream Port 1" mask="0x00020000" name="PPCM1"/>
          <bitfield caption="Port Power Control Mask for Downstream Port 2" mask="0x00040000" name="PPCM2"/>
          <bitfield caption="Port Power Control Mask for Downstream Port 3" mask="0x00080000" name="PPCM3"/>
          <bitfield caption="Port Power Control Mask" mask="0x00100000" name="PPCM4"/>
          <bitfield caption="Port Power Control Mask" mask="0x00200000" name="PPCM5"/>
          <bitfield caption="Port Power Control Mask" mask="0x00400000" name="PPCM6"/>
          <bitfield caption="Port Power Control Mask" mask="0x00800000" name="PPCM7"/>
          <bitfield caption="Port Power Control Mask" mask="0x01000000" name="PPCM8"/>
          <bitfield caption="Port Power Control Mask" mask="0x02000000" name="PPCM9"/>
          <bitfield caption="Port Power Control Mask" mask="0x04000000" name="PPCM10"/>
          <bitfield caption="Port Power Control Mask" mask="0x08000000" name="PPCM11"/>
          <bitfield caption="Port Power Control Mask" mask="0x10000000" name="PPCM12"/>
          <bitfield caption="Port Power Control Mask" mask="0x20000000" name="PPCM13"/>
          <bitfield caption="Port Power Control Mask" mask="0x40000000" name="PPCM14"/>
          <bitfield caption="Port Power Control Mask" mask="0x80000000" name="PPCM15"/>
        </register>
        <register caption="HC Root Hub Status Register" name="UHPFS_HcRhStatus" offset="0x50" rw="RW" size="4">
          <bitfield caption="Local Power Status (read/write)" mask="0x00000001" name="LPS"/>
          <bitfield caption="Overcurrent Indicator (read-only)" mask="0x00000002" name="OCI"/>
          <bitfield caption="Device Remote Wakeup Enable (read/write)" mask="0x00008000" name="DRWE"/>
          <bitfield caption="Local Power Status Change (read/write)" mask="0x00010000" name="LPSC"/>
          <bitfield caption="Overcurrent Indication Change (read/write)" mask="0x00020000" name="OCIC"/>
          <bitfield caption="Clear Remote Wakeup Enable (read/write)" mask="0x80000000" name="CRWE"/>
        </register>
        <register caption="HC Port Status and Control Register (ndp = 0)" name="UHPFS_HcRhPortStatus" offset="0x54" rw="RW" size="4" count="3">
          <bitfield caption="Port Current Connection Status/clear Port Enable (read/write)" mask="0x00000001" name="CCS"/>
          <bitfield caption="Port Current Connection Status/clear Port Enable (read/write)" mask="0x00000001" name="CPE"/>
          <bitfield caption="Port Enable Status/set Port Enable (read/write)" mask="0x00000002" name="PES"/>
          <bitfield caption="Port Enable Status/set Port Enable (read/write)" mask="0x00000002" name="SPE"/>
          <bitfield caption="Port Suspend Status/set Port Suspend (read/write)" mask="0x00000004" name="PSS"/>
          <bitfield caption="Port Suspend Status/set Port Suspend (read/write)" mask="0x00000004" name="SPS"/>
          <bitfield caption="Port Overcurrent Indicator/clear Suspend Status (read/write)" mask="0x00000008" name="POCI"/>
          <bitfield caption="Port Overcurrent Indicator/clear Suspend Status (read/write)" mask="0x00000008" name="CSS"/>
          <bitfield caption="Port Reset Status/set Port Reset (read/write)" mask="0x00000010" name="PRS"/>
          <bitfield caption="Port Reset Status/set Port Reset (read/write)" mask="0x00000010" name="SPR"/>
          <bitfield caption="Port Power Status/set Port Power (read/write)" mask="0x00000100" name="PPS"/>
          <bitfield caption="Port Power Status/set Port Power (read/write)" mask="0x00000100" name="SPP"/>
          <bitfield caption="Low-speed Device Attached/clear Port Power (read/write)" mask="0x00000200" name="LSDA"/>
          <bitfield caption="Low-speed Device Attached/clear Port Power (read/write)" mask="0x00000200" name="CPP"/>
          <bitfield caption="Connect Status Change (read/write, write '1' to clear)" mask="0x00010000" name="CSC"/>
          <bitfield caption="Port Enable Status Change (read/write, write '1' to clear)" mask="0x00020000" name="PESC"/>
          <bitfield caption="Port Suspend Status Change (read/write, write '1' to clear)" mask="0x00040000" name="PSSC"/>
          <bitfield caption="Overcurrent Indicator Change (read/write)" mask="0x00080000" name="OCIC"/>
          <bitfield caption="Port Reset Status Change (read/write, write '1' to clear)" mask="0x00100000" name="PRSC"/>
        </register>
      </register-group>
    </module>
    <module caption="USB Host High Speed Port" name="UHPHS" id="6354" version="X">
      <register-group name="UHPHS">
        <register caption="UHPHS Host Controller Capability Register" name="UHPHS_HCCAPBASE" offset="0x00" rw="R" size="4">
          <bitfield caption="Capability Registers Length" mask="0x000000FF" name="CAPLENGTH"/>
          <bitfield caption="Host Controller Interface Version Number" mask="0xFFFF0000" name="HCIVERSION"/>
        </register>
        <register caption="UHPHS Host Controller Structural Parameters Register" name="UHPHS_HCSPARAMS" offset="0x04" rw="R" size="4">
          <bitfield caption="Number of Ports" mask="0x0000000F" name="N_PORTS"/>
          <bitfield caption="Port Power Control" mask="0x00000010" name="PPC"/>
          <bitfield caption="Number of Ports per Companion Controller" mask="0x00000F00" name="N_PCC"/>
          <bitfield caption="Number of Companion Controllers" mask="0x0000F000" name="N_CC"/>
          <bitfield caption="Port Indicators" mask="0x00010000" name="P_INDICATOR"/>
          <bitfield caption="Debug Port Number" mask="0x00F00000" name="N_DP"/>
        </register>
        <register caption="UHPHS Host Controller Capability Parameters Register" name="UHPHS_HCCPARAMS" offset="0x08" rw="R" size="4">
          <bitfield caption="64-bit Addressing Capability" mask="0x00000001" name="AC"/>
          <bitfield caption="Programmable Frame List Flag" mask="0x00000002" name="PFLF"/>
          <bitfield caption="Asynchronous Schedule Park Capability" mask="0x00000004" name="ASPC"/>
          <bitfield caption="Isochronous Scheduling Threshold" mask="0x000000F0" name="IST"/>
          <bitfield caption="EHCI Extended Capabilities Pointer" mask="0x0000FF00" name="EECP"/>
        </register>
        <register caption="UHPHS USB Command Register" name="UHPHS_USBCMD" offset="0x10" rw="RW" size="4">
          <bitfield caption="Run/Stop (read/write)" mask="0x00000001" name="RS"/>
          <bitfield caption="Host Controller Reset (read/write)" mask="0x00000002" name="HCRESET"/>
          <bitfield caption="Frame List Size (read/write or read-only)" mask="0x0000000C" name="FLS"/>
          <bitfield caption="Periodic Schedule Enable (read/write)" mask="0x00000010" name="PSE"/>
          <bitfield caption="Asynchronous Schedule Enable (read/write)" mask="0x00000020" name="ASE"/>
          <bitfield caption="Interrupt on Async Advance Doorbell (read/write)" mask="0x00000040" name="IAAD"/>
          <bitfield caption="Light Host Controller Reset (optional) (read/write)" mask="0x00000080" name="LHCR"/>
          <bitfield caption="Asynchronous Schedule Park Mode Count (optional) (read/write or read-only)" mask="0x00000300" name="ASPMC"/>
          <bitfield caption="Asynchronous Schedule Park Mode Enable (optional) (read/write or read-only)" mask="0x00000800" name="ASPME"/>
          <bitfield caption="Interrupt Threshold Control (read/write)" mask="0x00FF0000" name="ITC"/>
        </register>
        <register caption="UHPHS USB Status Register" name="UHPHS_USBSTS" offset="0x14" rw="RW" size="4">
          <bitfield caption="USB Interrupt (cleared on write)" mask="0x00000001" name="USBINT"/>
          <bitfield caption="USB Error Interrupt (cleared on write)" mask="0x00000002" name="USBERRINT"/>
          <bitfield caption="Port Change Detect (cleared on write)" mask="0x00000004" name="PCD"/>
          <bitfield caption="Frame List Rollover (cleared on write)" mask="0x00000008" name="FLR"/>
          <bitfield caption="Host System Error (cleared on write)" mask="0x00000010" name="HSE"/>
          <bitfield caption="Interrupt on Async Advance (cleared on write)" mask="0x00000020" name="IAA"/>
          <bitfield caption="HCHalted (read-only)" mask="0x00001000" name="HCHLT"/>
          <bitfield caption="Reclamation (read-only)" mask="0x00002000" name="RCM"/>
          <bitfield caption="Periodic Schedule Status (read-only)" mask="0x00004000" name="PSS"/>
          <bitfield caption="Asynchronous Schedule Status (read-only)" mask="0x00008000" name="ASS"/>
        </register>
        <register caption="UHPHS USB Interrupt Enable Register" name="UHPHS_USBINTR" offset="0x18" rw="RW" size="4">
          <bitfield caption="USBINT Interrupt Enable" mask="0x00000001" name="USBIE"/>
          <bitfield caption="USBERRINT Interrupt Enable" mask="0x00000002" name="USBEIE"/>
          <bitfield caption="Port Change Detect Interrupt Enable" mask="0x00000004" name="PCIE"/>
          <bitfield caption="Frame List Rollover Interrupt Enable" mask="0x00000008" name="FLRE"/>
          <bitfield caption="Host System Error Interrupt Enable" mask="0x00000010" name="HSEE"/>
          <bitfield caption="Interrupt on Async Advance Enable" mask="0x00000020" name="IAAE"/>
        </register>
        <register caption="UHPHS USB Frame Index Register" name="UHPHS_FRINDEX" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Frame Index" mask="0x00003FFF" name="FI"/>
        </register>
        <register caption="UHPHS Control Data Structure Segment Register" name="UHPHS_CTRLDSSEGMENT" offset="0x20" rw="RW" size="4"/>
        <register caption="UHPHS Periodic Frame List Base Address Register" name="UHPHS_PERIODICLISTBASE" offset="0x24" rw="RW" size="4">
          <bitfield caption="Base Address (Low)" mask="0xFFFFF000" name="BA"/>
        </register>
        <register caption="UHPHS Asynchronous List Address Register" name="UHPHS_ASYNCLISTADDR" offset="0x28" rw="RW" size="4">
          <bitfield caption="Link Pointer Low" mask="0xFFFFFFE0" name="LPL"/>
        </register>
        <register caption="UHPHS Configured Flag Register" name="UHPHS_CONFIGFLAG" offset="0x50" rw="RW" size="4">
          <bitfield caption="Configure Flag (Read/Write)" mask="0x00000001" name="CF"/>
        </register>
        <register caption="UHPHS Port Status and Control Register (port = 0)" name="UHPHS_PORTSC" offset="0x54" rw="RW" size="4" count="3">
          <bitfield caption="Current Connect Status (read-only)" mask="0x00000001" name="CCS"/>
          <bitfield caption="Connect Status Change (read/write clear)" mask="0x00000002" name="CSC"/>
          <bitfield caption="Port Enabled/Disabled (read/write)" mask="0x00000004" name="PED"/>
          <bitfield caption="Port Enable/Disable Change (read/write clear)" mask="0x00000008" name="PEDC"/>
          <bitfield caption="Over-current Active (read-only)" mask="0x00000010" name="OCA"/>
          <bitfield caption="Over-current Change (read/write clear)" mask="0x00000020" name="OCC"/>
          <bitfield caption="Force Port Resume (read/write)" mask="0x00000040" name="FPR"/>
          <bitfield caption="Suspend (read/write)" mask="0x00000080" name="SUS"/>
          <bitfield caption="Port Reset (read/write)" mask="0x00000100" name="PR"/>
          <bitfield caption="Line Status (read-only)" mask="0x00000C00" name="LS" values="UHPHS_PORTSC__LS"/>
          <bitfield caption="Port Power (read/write or read-only)" mask="0x00001000" name="PP"/>
          <bitfield caption="Port Owner (read/write)" mask="0x00002000" name="PO"/>
          <bitfield caption="Port Indicator Control (read/write)" mask="0x0000C000" name="PIC"/>
          <bitfield caption="Port Test Control (read/write)" mask="0x000F0000" name="PTC"/>
          <bitfield caption="Wake on Connect Enable (read/write)" mask="0x00100000" name="WKCNNT_E"/>
          <bitfield caption="Wake on Disconnect Enable (read/write)" mask="0x00200000" name="WKDSCNNT_E"/>
          <bitfield caption="Wake on Over-current Enable (read/write)" mask="0x00400000" name="WKOC_E"/>
        </register>
        <register caption="EHCI Specific Registers 06" name="UHPHS_INSNREG06" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Number of Successful Bursts (Read-only)" mask="0x0000000F" name="Nb_Success_Burst"/>
          <bitfield caption="Number of Bursts (Read-only)" mask="0x000001F0" name="Nb_Burst"/>
          <bitfield caption="Burst Value (Read-only)" mask="0x00000E00" name="HBURST"/>
          <bitfield caption="AHB Error" mask="0x80000000" name="AHB_ERR"/>
        </register>
        <register caption="EHCI Specific Registers 07" name="UHPHS_INSNREG07" offset="0xAC" rw="RW" size="4">
          <bitfield caption="AHB Address (Read Only)" mask="0xFFFFFFFF" name="AHB_ADDR"/>
        </register>
      </register-group>
      <value-group caption="Line Status (read-only)" name="UHPHS_PORTSC__LS">
        <value caption="Not a low-speed device, perform EHCI reset" name="SE0" value="0x0"/>
        <value caption="Low-speed device, release ownership of port" name="K_STATE" value="0x1"/>
        <value caption="Not a low-speed device, perform EHCI reset" name="J_STATE" value="0x2"/>
        <value caption="Not a low-speed device, perform EHCI reset" name="UNDEFINED" value="0x3"/>
      </value-group>
    </module>
    <module caption="Watchdog Timer" name="WDT" id="44154" version="C">
      <register-group name="WDT">
        <register caption="Control Register" name="WDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Lock Mode Register Write Access" mask="0x00000010" name="LOCKMR"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="WDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="WDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Period Reset" mask="0x00000010" name="PERIODRST"/>
          <bitfield caption="Minimum Restart Period" mask="0x00000020" name="RPTHRST"/>
          <bitfield caption="Watchdog Disable" mask="0x00001000" name="WDDIS"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Value Register" name="WDT_VR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Down Counter Value" mask="0x00000FFF" name="COUNTER"/>
        </register>
        <register caption="Window Level Register" name="WDT_WLR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Watchdog Period" mask="0x00000FFF" name="PERIOD"/>
          <bitfield caption="Repeat Threshold" mask="0x0FFF0000" name="RPTH"/>
        </register>
        <register caption="Interrupt Level Register" name="WDT_ILR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Level Threshold" mask="0x00000FFF" name="LVLTH"/>
        </register>
        <register caption="Interrupt Enable Register" name="WDT_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Period Interrupt Enable" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Repeat Threshold Interrupt Enable" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Enable" mask="0x00000004" name="LVLINT"/>
        </register>
        <register caption="Interrupt Disable Register" name="WDT_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Period Interrupt Disable" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Repeat Threshold Interrupt Disable" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Disable" mask="0x00000004" name="LVLINT"/>
        </register>
        <register caption="Interrupt Status Register" name="WDT_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Period Interrupt Status (cleared on read)" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Repeat Threshold Interrupt Status (cleared on read)" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Status (cleared on read)" mask="0x00000004" name="LVLINT"/>
        </register>
        <register caption="Interrupt Mask Register" name="WDT_IMR" offset="0x20" rw="R" size="4">
          <bitfield caption="Period Interrupt Mask" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Repeat Threshold Interrupt Mask" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Mask" mask="0x00000004" name="LVLINT"/>
        </register>
      </register-group>
      <value-group caption="Password" name="WDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="Extensible DMA Controller" name="XDMAC" id="11161" version="Q">
      <register-group name="XDMAC_CHID" size="64">
        <register caption="Channel Interrupt Enable Register" name="XDMAC_CIE" offset="0x0" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register" name="XDMAC_CID" offset="0x4" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register" name="XDMAC_CIM" offset="0x8" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Mask" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register" name="XDMAC_CIS" offset="0xC" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register" name="XDMAC_CSA" offset="0x10" rw="RW" size="4">
          <bitfield caption="Channel 0 Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register" name="XDMAC_CDA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Channel 0 Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register" name="XDMAC_CNDA" offset="0x18" rw="RW" size="4">
          <bitfield caption="Channel 0 Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel 0 Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register" name="XDMAC_CNDC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Channel 0 Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC0__NDE"/>
          <bitfield caption="Channel 0 Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC0__NDSUP"/>
          <bitfield caption="Channel 0 Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC0__NDDUP"/>
          <bitfield caption="Channel 0 Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC0__NDVIEW"/>
          <bitfield caption="Channel Quality Of Service Level" mask="0x00000060" name="QOS"/>
        </register>
        <register caption="Channel Microblock Control Register" name="XDMAC_CUBC" offset="0x20" rw="RW" size="4">
          <bitfield caption="Channel 0 Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register" name="XDMAC_CBC" offset="0x24" rw="RW" size="4">
          <bitfield caption="Channel 0 Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register" name="XDMAC_CC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Channel 0 Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC0__TYPE"/>
          <bitfield caption="Channel 0 Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC0__MBSIZE"/>
          <bitfield caption="Channel 0 Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC0__DSYNC"/>
          <bitfield caption="Channel 0 Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC0__SWREQ"/>
          <bitfield caption="Channel 0 Fill Block of Memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC0__MEMSET"/>
          <bitfield caption="Channel 0 Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC0__CSIZE"/>
          <bitfield caption="Channel 0 Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC0__DWIDTH"/>
          <bitfield caption="Channel 0 Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC0__SIF"/>
          <bitfield caption="Channel 0 Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC0__DIF"/>
          <bitfield caption="Channel 0 Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC0__SAM"/>
          <bitfield caption="Channel 0 Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC0__DAM"/>
          <bitfield caption="Channel Initialization Done (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC0__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC0__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC0__WRIP"/>
          <bitfield caption="Channel 0 Peripheral Hardware Request Line Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern" name="XDMAC_CDS_MSP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Channel 0 Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel 0 Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride" name="XDMAC_CSUS" offset="0x30" rw="RW" size="4">
          <bitfield caption="Channel 0 Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride" name="XDMAC_CDUS" offset="0x34" rw="RW" size="4">
          <bitfield caption="Channel 0 Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
      </register-group>
      <register-group name="XDMAC">
        <register caption="Global Type Register" name="XDMAC_GTYPE" offset="0x00" rw="R" size="4">
          <bitfield caption="Number of Channels Minus One" mask="0x0000001F" name="NB_CH"/>
          <bitfield caption="Number of Bytes" mask="0x0000FFE0" name="FIFO_SZ"/>
          <bitfield caption="Number of Peripheral Requests Minus One" mask="0x007F0000" name="NB_REQ"/>
        </register>
        <register caption="Global Configuration Register" name="XDMAC_GCFG" offset="0x04" rw="RW" size="4">
          <bitfield caption="Configuration Registers Clock Gating Disable" mask="0x00000001" name="CGDISREG"/>
          <bitfield caption="Pipeline Clock Gating Disable" mask="0x00000002" name="CGDISPIPE"/>
          <bitfield caption="FIFO Clock Gating Disable" mask="0x00000004" name="CGDISFIFO"/>
          <bitfield caption="Bus Interface Clock Gating Disable" mask="0x00000008" name="CGDISIF"/>
          <bitfield caption="Boundary X Kilobyte Enable" mask="0x00000100" name="BXKBEN"/>
        </register>
        <register caption="Global Weighted Arbiter Configuration Register" name="XDMAC_GWAC" offset="0x08" rw="RW" size="4">
          <bitfield caption="Pool Weight 0" mask="0x0000000F" name="PW0"/>
          <bitfield caption="Pool Weight 1" mask="0x000000F0" name="PW1"/>
          <bitfield caption="Pool Weight 2" mask="0x00000F00" name="PW2"/>
          <bitfield caption="Pool Weight 3" mask="0x0000F000" name="PW3"/>
        </register>
        <register caption="Global Interrupt Enable Register" name="XDMAC_GIE" offset="0x0C" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Enable" mask="0x00000001" name="IE0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Enable" mask="0x00000002" name="IE1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Enable" mask="0x00000004" name="IE2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Enable" mask="0x00000008" name="IE3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Enable" mask="0x00000010" name="IE4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Enable" mask="0x00000020" name="IE5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Enable" mask="0x00000040" name="IE6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Enable" mask="0x00000080" name="IE7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Enable" mask="0x00000100" name="IE8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Enable" mask="0x00000200" name="IE9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Enable" mask="0x00000400" name="IE10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Enable" mask="0x00000800" name="IE11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Enable" mask="0x00001000" name="IE12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Enable" mask="0x00002000" name="IE13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Enable" mask="0x00004000" name="IE14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Enable" mask="0x00008000" name="IE15"/>
        </register>
        <register caption="Global Interrupt Disable Register" name="XDMAC_GID" offset="0x10" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Disable" mask="0x00000001" name="ID0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Disable" mask="0x00000002" name="ID1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Disable" mask="0x00000004" name="ID2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Disable" mask="0x00000008" name="ID3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Disable" mask="0x00000010" name="ID4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Disable" mask="0x00000020" name="ID5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Disable" mask="0x00000040" name="ID6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Disable" mask="0x00000080" name="ID7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Disable" mask="0x00000100" name="ID8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Disable" mask="0x00000200" name="ID9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Disable" mask="0x00000400" name="ID10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Disable" mask="0x00000800" name="ID11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Disable" mask="0x00001000" name="ID12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Disable" mask="0x00002000" name="ID13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Disable" mask="0x00004000" name="ID14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Disable" mask="0x00008000" name="ID15"/>
        </register>
        <register caption="Global Interrupt Mask Register" name="XDMAC_GIM" offset="0x14" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Mask" mask="0x00000001" name="IM0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Mask" mask="0x00000002" name="IM1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Mask" mask="0x00000004" name="IM2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Mask" mask="0x00000008" name="IM3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Mask" mask="0x00000010" name="IM4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Mask" mask="0x00000020" name="IM5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Mask" mask="0x00000040" name="IM6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Mask" mask="0x00000080" name="IM7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Mask" mask="0x00000100" name="IM8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Mask" mask="0x00000200" name="IM9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Mask" mask="0x00000400" name="IM10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Mask" mask="0x00000800" name="IM11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Mask" mask="0x00001000" name="IM12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Mask" mask="0x00002000" name="IM13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Mask" mask="0x00004000" name="IM14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Mask" mask="0x00008000" name="IM15"/>
        </register>
        <register caption="Global Interrupt Status Register" name="XDMAC_GIS" offset="0x18" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Status" mask="0x00000001" name="IS0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Status" mask="0x00000002" name="IS1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Status" mask="0x00000004" name="IS2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Status" mask="0x00000008" name="IS3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Status" mask="0x00000010" name="IS4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Status" mask="0x00000020" name="IS5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Status" mask="0x00000040" name="IS6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Status" mask="0x00000080" name="IS7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Status" mask="0x00000100" name="IS8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Status" mask="0x00000200" name="IS9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Status" mask="0x00000400" name="IS10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Status" mask="0x00000800" name="IS11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Status" mask="0x00001000" name="IS12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Status" mask="0x00002000" name="IS13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Status" mask="0x00004000" name="IS14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Status" mask="0x00008000" name="IS15"/>
        </register>
        <register caption="Global Channel Enable Register" name="XDMAC_GE" offset="0x1C" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Enable" mask="0x00000001" name="EN0"/>
          <bitfield caption="XDMAC Channel 1 Enable" mask="0x00000002" name="EN1"/>
          <bitfield caption="XDMAC Channel 2 Enable" mask="0x00000004" name="EN2"/>
          <bitfield caption="XDMAC Channel 3 Enable" mask="0x00000008" name="EN3"/>
          <bitfield caption="XDMAC Channel 4 Enable" mask="0x00000010" name="EN4"/>
          <bitfield caption="XDMAC Channel 5 Enable" mask="0x00000020" name="EN5"/>
          <bitfield caption="XDMAC Channel 6 Enable" mask="0x00000040" name="EN6"/>
          <bitfield caption="XDMAC Channel 7 Enable" mask="0x00000080" name="EN7"/>
          <bitfield caption="XDMAC Channel 8 Enable" mask="0x00000100" name="EN8"/>
          <bitfield caption="XDMAC Channel 9 Enable" mask="0x00000200" name="EN9"/>
          <bitfield caption="XDMAC Channel 10 Enable" mask="0x00000400" name="EN10"/>
          <bitfield caption="XDMAC Channel 11 Enable" mask="0x00000800" name="EN11"/>
          <bitfield caption="XDMAC Channel 12 Enable" mask="0x00001000" name="EN12"/>
          <bitfield caption="XDMAC Channel 13 Enable" mask="0x00002000" name="EN13"/>
          <bitfield caption="XDMAC Channel 14 Enable" mask="0x00004000" name="EN14"/>
          <bitfield caption="XDMAC Channel 15 Enable" mask="0x00008000" name="EN15"/>
        </register>
        <register caption="Global Channel Disable Register" name="XDMAC_GD" offset="0x20" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Disable" mask="0x00000001" name="DI0"/>
          <bitfield caption="XDMAC Channel 1 Disable" mask="0x00000002" name="DI1"/>
          <bitfield caption="XDMAC Channel 2 Disable" mask="0x00000004" name="DI2"/>
          <bitfield caption="XDMAC Channel 3 Disable" mask="0x00000008" name="DI3"/>
          <bitfield caption="XDMAC Channel 4 Disable" mask="0x00000010" name="DI4"/>
          <bitfield caption="XDMAC Channel 5 Disable" mask="0x00000020" name="DI5"/>
          <bitfield caption="XDMAC Channel 6 Disable" mask="0x00000040" name="DI6"/>
          <bitfield caption="XDMAC Channel 7 Disable" mask="0x00000080" name="DI7"/>
          <bitfield caption="XDMAC Channel 8 Disable" mask="0x00000100" name="DI8"/>
          <bitfield caption="XDMAC Channel 9 Disable" mask="0x00000200" name="DI9"/>
          <bitfield caption="XDMAC Channel 10 Disable" mask="0x00000400" name="DI10"/>
          <bitfield caption="XDMAC Channel 11 Disable" mask="0x00000800" name="DI11"/>
          <bitfield caption="XDMAC Channel 12 Disable" mask="0x00001000" name="DI12"/>
          <bitfield caption="XDMAC Channel 13 Disable" mask="0x00002000" name="DI13"/>
          <bitfield caption="XDMAC Channel 14 Disable" mask="0x00004000" name="DI14"/>
          <bitfield caption="XDMAC Channel 15 Disable" mask="0x00008000" name="DI15"/>
        </register>
        <register caption="Global Channel Status Register" name="XDMAC_GS" offset="0x24" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Status" mask="0x00000001" name="ST0"/>
          <bitfield caption="XDMAC Channel 1 Status" mask="0x00000002" name="ST1"/>
          <bitfield caption="XDMAC Channel 2 Status" mask="0x00000004" name="ST2"/>
          <bitfield caption="XDMAC Channel 3 Status" mask="0x00000008" name="ST3"/>
          <bitfield caption="XDMAC Channel 4 Status" mask="0x00000010" name="ST4"/>
          <bitfield caption="XDMAC Channel 5 Status" mask="0x00000020" name="ST5"/>
          <bitfield caption="XDMAC Channel 6 Status" mask="0x00000040" name="ST6"/>
          <bitfield caption="XDMAC Channel 7 Status" mask="0x00000080" name="ST7"/>
          <bitfield caption="XDMAC Channel 8 Status" mask="0x00000100" name="ST8"/>
          <bitfield caption="XDMAC Channel 9 Status" mask="0x00000200" name="ST9"/>
          <bitfield caption="XDMAC Channel 10 Status" mask="0x00000400" name="ST10"/>
          <bitfield caption="XDMAC Channel 11 Status" mask="0x00000800" name="ST11"/>
          <bitfield caption="XDMAC Channel 12 Status" mask="0x00001000" name="ST12"/>
          <bitfield caption="XDMAC Channel 13 Status" mask="0x00002000" name="ST13"/>
          <bitfield caption="XDMAC Channel 14 Status" mask="0x00004000" name="ST14"/>
          <bitfield caption="XDMAC Channel 15 Status" mask="0x00008000" name="ST15"/>
        </register>
        <register caption="Global Channel Read Suspend Register" name="XDMAC_GRS" offset="0x28" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Read Suspend" mask="0x00000001" name="RS0"/>
          <bitfield caption="XDMAC Channel 1 Read Suspend" mask="0x00000002" name="RS1"/>
          <bitfield caption="XDMAC Channel 2 Read Suspend" mask="0x00000004" name="RS2"/>
          <bitfield caption="XDMAC Channel 3 Read Suspend" mask="0x00000008" name="RS3"/>
          <bitfield caption="XDMAC Channel 4 Read Suspend" mask="0x00000010" name="RS4"/>
          <bitfield caption="XDMAC Channel 5 Read Suspend" mask="0x00000020" name="RS5"/>
          <bitfield caption="XDMAC Channel 6 Read Suspend" mask="0x00000040" name="RS6"/>
          <bitfield caption="XDMAC Channel 7 Read Suspend" mask="0x00000080" name="RS7"/>
          <bitfield caption="XDMAC Channel 8 Read Suspend" mask="0x00000100" name="RS8"/>
          <bitfield caption="XDMAC Channel 9 Read Suspend" mask="0x00000200" name="RS9"/>
          <bitfield caption="XDMAC Channel 10 Read Suspend" mask="0x00000400" name="RS10"/>
          <bitfield caption="XDMAC Channel 11 Read Suspend" mask="0x00000800" name="RS11"/>
          <bitfield caption="XDMAC Channel 12 Read Suspend" mask="0x00001000" name="RS12"/>
          <bitfield caption="XDMAC Channel 13 Read Suspend" mask="0x00002000" name="RS13"/>
          <bitfield caption="XDMAC Channel 14 Read Suspend" mask="0x00004000" name="RS14"/>
          <bitfield caption="XDMAC Channel 15 Read Suspend" mask="0x00008000" name="RS15"/>
        </register>
        <register caption="Global Channel Write Suspend Register" name="XDMAC_GWS" offset="0x2C" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Write Suspend" mask="0x00000001" name="WS0"/>
          <bitfield caption="XDMAC Channel 1 Write Suspend" mask="0x00000002" name="WS1"/>
          <bitfield caption="XDMAC Channel 2 Write Suspend" mask="0x00000004" name="WS2"/>
          <bitfield caption="XDMAC Channel 3 Write Suspend" mask="0x00000008" name="WS3"/>
          <bitfield caption="XDMAC Channel 4 Write Suspend" mask="0x00000010" name="WS4"/>
          <bitfield caption="XDMAC Channel 5 Write Suspend" mask="0x00000020" name="WS5"/>
          <bitfield caption="XDMAC Channel 6 Write Suspend" mask="0x00000040" name="WS6"/>
          <bitfield caption="XDMAC Channel 7 Write Suspend" mask="0x00000080" name="WS7"/>
          <bitfield caption="XDMAC Channel 8 Write Suspend" mask="0x00000100" name="WS8"/>
          <bitfield caption="XDMAC Channel 9 Write Suspend" mask="0x00000200" name="WS9"/>
          <bitfield caption="XDMAC Channel 10 Write Suspend" mask="0x00000400" name="WS10"/>
          <bitfield caption="XDMAC Channel 11 Write Suspend" mask="0x00000800" name="WS11"/>
          <bitfield caption="XDMAC Channel 12 Write Suspend" mask="0x00001000" name="WS12"/>
          <bitfield caption="XDMAC Channel 13 Write Suspend" mask="0x00002000" name="WS13"/>
          <bitfield caption="XDMAC Channel 14 Write Suspend" mask="0x00004000" name="WS14"/>
          <bitfield caption="XDMAC Channel 15 Write Suspend" mask="0x00008000" name="WS15"/>
        </register>
        <register caption="Global Channel Read Write Suspend Register" name="XDMAC_GRWS" offset="0x30" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Suspend" mask="0x00000001" name="RWS0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Suspend" mask="0x00000002" name="RWS1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Suspend" mask="0x00000004" name="RWS2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Suspend" mask="0x00000008" name="RWS3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Suspend" mask="0x00000010" name="RWS4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Suspend" mask="0x00000020" name="RWS5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Suspend" mask="0x00000040" name="RWS6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Suspend" mask="0x00000080" name="RWS7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Suspend" mask="0x00000100" name="RWS8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Suspend" mask="0x00000200" name="RWS9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Suspend" mask="0x00000400" name="RWS10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Suspend" mask="0x00000800" name="RWS11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Suspend" mask="0x00001000" name="RWS12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Suspend" mask="0x00002000" name="RWS13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Suspend" mask="0x00004000" name="RWS14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Suspend" mask="0x00008000" name="RWS15"/>
        </register>
        <register caption="Global Channel Read Write Resume Register" name="XDMAC_GRWR" offset="0x34" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Resume" mask="0x00000001" name="RWR0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Resume" mask="0x00000002" name="RWR1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Resume" mask="0x00000004" name="RWR2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Resume" mask="0x00000008" name="RWR3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Resume" mask="0x00000010" name="RWR4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Resume" mask="0x00000020" name="RWR5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Resume" mask="0x00000040" name="RWR6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Resume" mask="0x00000080" name="RWR7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Resume" mask="0x00000100" name="RWR8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Resume" mask="0x00000200" name="RWR9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Resume" mask="0x00000400" name="RWR10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Resume" mask="0x00000800" name="RWR11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Resume" mask="0x00001000" name="RWR12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Resume" mask="0x00002000" name="RWR13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Resume" mask="0x00004000" name="RWR14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Resume" mask="0x00008000" name="RWR15"/>
        </register>
        <register caption="Global Channel Software Request Register" name="XDMAC_GSWR" offset="0x38" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request" mask="0x00000001" name="SWREQ0"/>
          <bitfield caption="XDMAC Channel 1 Software Request" mask="0x00000002" name="SWREQ1"/>
          <bitfield caption="XDMAC Channel 2 Software Request" mask="0x00000004" name="SWREQ2"/>
          <bitfield caption="XDMAC Channel 3 Software Request" mask="0x00000008" name="SWREQ3"/>
          <bitfield caption="XDMAC Channel 4 Software Request" mask="0x00000010" name="SWREQ4"/>
          <bitfield caption="XDMAC Channel 5 Software Request" mask="0x00000020" name="SWREQ5"/>
          <bitfield caption="XDMAC Channel 6 Software Request" mask="0x00000040" name="SWREQ6"/>
          <bitfield caption="XDMAC Channel 7 Software Request" mask="0x00000080" name="SWREQ7"/>
          <bitfield caption="XDMAC Channel 8 Software Request" mask="0x00000100" name="SWREQ8"/>
          <bitfield caption="XDMAC Channel 9 Software Request" mask="0x00000200" name="SWREQ9"/>
          <bitfield caption="XDMAC Channel 10 Software Request" mask="0x00000400" name="SWREQ10"/>
          <bitfield caption="XDMAC Channel 11 Software Request" mask="0x00000800" name="SWREQ11"/>
          <bitfield caption="XDMAC Channel 12 Software Request" mask="0x00001000" name="SWREQ12"/>
          <bitfield caption="XDMAC Channel 13 Software Request" mask="0x00002000" name="SWREQ13"/>
          <bitfield caption="XDMAC Channel 14 Software Request" mask="0x00004000" name="SWREQ14"/>
          <bitfield caption="XDMAC Channel 15 Software Request" mask="0x00008000" name="SWREQ15"/>
        </register>
        <register caption="Global Channel Software Request Status Register" name="XDMAC_GSWS" offset="0x3C" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Status" mask="0x00000001" name="SWRS0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Status" mask="0x00000002" name="SWRS1"/>
          <bitfield caption="XDMAC Channel 2 Software Request Status" mask="0x00000004" name="SWRS2"/>
          <bitfield caption="XDMAC Channel 3 Software Request Status" mask="0x00000008" name="SWRS3"/>
          <bitfield caption="XDMAC Channel 4 Software Request Status" mask="0x00000010" name="SWRS4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Status" mask="0x00000020" name="SWRS5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Status" mask="0x00000040" name="SWRS6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Status" mask="0x00000080" name="SWRS7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Status" mask="0x00000100" name="SWRS8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Status" mask="0x00000200" name="SWRS9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Status" mask="0x00000400" name="SWRS10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Status" mask="0x00000800" name="SWRS11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Status" mask="0x00001000" name="SWRS12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Status" mask="0x00002000" name="SWRS13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Status" mask="0x00004000" name="SWRS14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Status" mask="0x00008000" name="SWRS15"/>
        </register>
        <register caption="Global Channel Software Flush Request Register" name="XDMAC_GSWF" offset="0x40" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Flush Request" mask="0x00000001" name="SWF0"/>
          <bitfield caption="XDMAC Channel 1 Software Flush Request" mask="0x00000002" name="SWF1"/>
          <bitfield caption="XDMAC Channel 2 Software Flush Request" mask="0x00000004" name="SWF2"/>
          <bitfield caption="XDMAC Channel 3 Software Flush Request" mask="0x00000008" name="SWF3"/>
          <bitfield caption="XDMAC Channel 4 Software Flush Request" mask="0x00000010" name="SWF4"/>
          <bitfield caption="XDMAC Channel 5 Software Flush Request" mask="0x00000020" name="SWF5"/>
          <bitfield caption="XDMAC Channel 6 Software Flush Request" mask="0x00000040" name="SWF6"/>
          <bitfield caption="XDMAC Channel 7 Software Flush Request" mask="0x00000080" name="SWF7"/>
          <bitfield caption="XDMAC Channel 8 Software Flush Request" mask="0x00000100" name="SWF8"/>
          <bitfield caption="XDMAC Channel 9 Software Flush Request" mask="0x00000200" name="SWF9"/>
          <bitfield caption="XDMAC Channel 10 Software Flush Request" mask="0x00000400" name="SWF10"/>
          <bitfield caption="XDMAC Channel 11 Software Flush Request" mask="0x00000800" name="SWF11"/>
          <bitfield caption="XDMAC Channel 12 Software Flush Request" mask="0x00001000" name="SWF12"/>
          <bitfield caption="XDMAC Channel 13 Software Flush Request" mask="0x00002000" name="SWF13"/>
          <bitfield caption="XDMAC Channel 14 Software Flush Request" mask="0x00004000" name="SWF14"/>
          <bitfield caption="XDMAC Channel 15 Software Flush Request" mask="0x00008000" name="SWF15"/>
        </register>
        <register-group name="XDMAC_CHID" size="64" name-in-module="XDMAC_CHID" offset="0x50" count="16"/>
      </register-group>
      <value-group caption="Channel 0 Next Descriptor Enable" name="XDMAC_CNDC0__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Next Descriptor Source Update" name="XDMAC_CNDC0__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Next Descriptor Destination Update" name="XDMAC_CNDC0__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Next Descriptor View" name="XDMAC_CNDC0__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="Channel 0 Transfer Type" name="XDMAC_CC0__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Memory Burst Size" name="XDMAC_CC0__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="Channel 0 Synchronization" name="XDMAC_CC0__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer" name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Software Request Trigger" name="XDMAC_CC0__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Fill Block of Memory" name="XDMAC_CC0__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Chunk Size" name="XDMAC_CC0__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="Channel 0 Data Width" name="XDMAC_CC0__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="Channel 0 Source Interface Identifier" name="XDMAC_CC0__SIF">
        <value caption="The data is read through system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Destination Interface Identifier" name="XDMAC_CC0__DIF">
        <value caption="The data is written through system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="Channel 0 Source Addressing Mode" name="XDMAC_CC0__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="Channel 0 Destination Addressing Mode" name="XDMAC_CC0__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="Channel Initialization Done (this bit is read-only)" name="XDMAC_CC0__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="Read in Progress (this bit is read-only)" name="XDMAC_CC0__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="Write in Progress (this bit is read-only)" name="XDMAC_CC0__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="BGA228">
      <pin position="P2" pad="PA0"/>
      <pin position="M3" pad="PA1"/>
      <pin position="P1" pad="PA2"/>
      <pin position="L3" pad="PA3"/>
      <pin position="N1" pad="PA4"/>
      <pin position="L4" pad="PA5"/>
      <pin position="M2" pad="PA6"/>
      <pin position="K6" pad="PA7"/>
      <pin position="M1" pad="PA8"/>
      <pin position="G8" pad="PA9"/>
      <pin position="L2" pad="PA10"/>
      <pin position="H7" pad="PA11"/>
      <pin position="L1" pad="PA12"/>
      <pin position="J6" pad="PA13"/>
      <pin position="K1" pad="PA14"/>
      <pin position="H6" pad="PA15"/>
      <pin position="K2" pad="PA16"/>
      <pin position="J3" pad="PA17"/>
      <pin position="J1" pad="PA18"/>
      <pin position="J5" pad="PA19"/>
      <pin position="J2" pad="PA20"/>
      <pin position="G6" pad="PA21"/>
      <pin position="G1" pad="PA22"/>
      <pin position="J4" pad="PA23"/>
      <pin position="F8" pad="PA24"/>
      <pin position="H1" pad="PA25"/>
      <pin position="F7" pad="PA26"/>
      <pin position="H2" pad="PA27"/>
      <pin position="F1" pad="PA28"/>
      <pin position="H3" pad="PA29"/>
      <pin position="G2" pad="PA30"/>
      <pin position="H4" pad="PA31"/>
      <pin position="F4" pad="PB0"/>
      <pin position="C1" pad="PB1"/>
      <pin position="D3" pad="PB2"/>
      <pin position="D1" pad="PB3"/>
      <pin position="E3" pad="PB4"/>
      <pin position="E1" pad="PB5"/>
      <pin position="D2" pad="PB6"/>
      <pin position="A5" pad="PB7"/>
      <pin position="E6" pad="PB8"/>
      <pin position="A2" pad="PB9"/>
      <pin position="A3" pad="PB10"/>
      <pin position="D6" pad="PB11"/>
      <pin position="C2" pad="PB12"/>
      <pin position="A4" pad="PB13"/>
      <pin position="F2" pad="PB14"/>
      <pin position="B5" pad="PB15"/>
      <pin position="B3" pad="PB16"/>
      <pin position="B1" pad="PB17"/>
      <pin position="E4" pad="PB18"/>
      <pin position="C6" pad="PB19"/>
      <pin position="A6" pad="PB20"/>
      <pin position="A7" pad="PB21"/>
      <pin position="B7" pad="PB22"/>
      <pin position="B6" pad="PB23"/>
      <pin position="A8" pad="PB24"/>
      <pin position="E2" pad="PB25"/>
      <pin position="M4" pad="PC0"/>
      <pin position="P4" pad="PC1"/>
      <pin position="N5" pad="PC2"/>
      <pin position="P5" pad="PC3"/>
      <pin position="L5" pad="PC4"/>
      <pin position="R4" pad="PC5"/>
      <pin position="M6" pad="PC6"/>
      <pin position="T3" pad="PC7"/>
      <pin position="N8" pad="PC8"/>
      <pin position="T4" pad="PC9"/>
      <pin position="P6" pad="PC10"/>
      <pin position="N6" pad="PC11"/>
      <pin position="R5" pad="PC12"/>
      <pin position="L7" pad="PC13"/>
      <pin position="T5" pad="PC14"/>
      <pin position="J7" pad="PC15"/>
      <pin position="R6" pad="PC16"/>
      <pin position="K8" pad="PC17"/>
      <pin position="T6" pad="PC18"/>
      <pin position="L8" pad="PC19"/>
      <pin position="P8" pad="PC20"/>
      <pin position="M8" pad="PC21"/>
      <pin position="R7" pad="PC22"/>
      <pin position="K9" pad="PC23"/>
      <pin position="R8" pad="PC24"/>
      <pin position="L9" pad="PC25"/>
      <pin position="T8" pad="PC26"/>
      <pin position="M9" pad="PC27"/>
      <pin position="N9" pad="PC28"/>
      <pin position="L10" pad="PC29"/>
      <pin position="T7" pad="PC30"/>
      <pin position="M13" pad="PC31"/>
      <pin position="R14" pad="PD0"/>
      <pin position="T15" pad="PD1"/>
      <pin position="P15" pad="PD2"/>
      <pin position="N14" pad="PD3"/>
      <pin position="R16" pad="PD4"/>
      <pin position="N11" pad="PD5"/>
      <pin position="K16" pad="PD6"/>
      <pin position="J12" pad="PD7"/>
      <pin position="K15" pad="PD8"/>
      <pin position="J10" pad="PD9"/>
      <pin position="L16" pad="PD10"/>
      <pin position="K11" pad="PD11"/>
      <pin position="L15" pad="PD12"/>
      <pin position="J15" pad="PD13"/>
      <pin position="L12" pad="PD14"/>
      <pin position="M16" pad="PD15"/>
      <pin position="M14" pad="PD16"/>
      <pin position="N16" pad="PD17"/>
      <pin position="L13" pad="PD18"/>
      <pin position="P16" pad="PD19"/>
      <pin position="M11" pad="PD20"/>
      <pin position="M15" pad="PD21"/>
      <pin position="C10" pad="VDDIOM"/>
      <pin position="C13" pad="VDDIOM"/>
      <pin position="G14" pad="VDDIOM"/>
      <pin position="E10" pad="GND"/>
      <pin position="B13" pad="GND"/>
      <pin position="G12" pad="GND"/>
      <pin position="A16" pad="GND"/>
      <pin position="K14" pad="VDDNF"/>
      <pin position="N15" pad="GND"/>
      <pin position="K12" pad="GND"/>
      <pin position="T16" pad="GND"/>
      <pin position="G3" pad="VDDIOP0"/>
      <pin position="K3" pad="VDDIOP0"/>
      <pin position="G5" pad="GND"/>
      <pin position="K5" pad="GND"/>
      <pin position="N3" pad="VDDIOP1"/>
      <pin position="N2" pad="GND"/>
      <pin position="P7" pad="VDDBU"/>
      <pin position="M7" pad="GND"/>
      <pin position="C4" pad="VDDANA"/>
      <pin position="B4" pad="GNDANA"/>
      <pin position="A1" pad="GND"/>
      <pin position="T1" pad="GND"/>
      <pin position="P10" pad="VDDPLLA"/>
      <pin position="L11" pad="VDDOSC"/>
      <pin position="R13" pad="GNDOSC"/>
      <pin position="L6" pad="VDDCORE"/>
      <pin position="F6" pad="VDDCORE"/>
      <pin position="F11" pad="VDDCORE"/>
      <pin position="J8" pad="GND"/>
      <pin position="H8" pad="GND"/>
      <pin position="H9" pad="GND"/>
      <pin position="C7" pad="VDDQSPI"/>
      <pin position="E7" pad="GND"/>
      <pin position="P13" pad="VDDUTMII"/>
      <pin position="M10" pad="GNDUTMI"/>
      <pin position="H16" pad="D0"/>
      <pin position="H10" pad="D1"/>
      <pin position="H15" pad="D2"/>
      <pin position="H11" pad="D3"/>
      <pin position="J14" pad="D4"/>
      <pin position="J11" pad="D5"/>
      <pin position="J16" pad="D6"/>
      <pin position="J13" pad="D7"/>
      <pin position="G9" pad="D8"/>
      <pin position="D8" pad="D9"/>
      <pin position="F9" pad="D10"/>
      <pin position="A9" pad="D11"/>
      <pin position="F10" pad="D12"/>
      <pin position="B9" pad="D13"/>
      <pin position="D11" pad="D14"/>
      <pin position="C9" pad="D15"/>
      <pin position="B10" pad="A0"/>
      <pin position="G16" pad="A1"/>
      <pin position="A13" pad="A2"/>
      <pin position="D15" pad="A3"/>
      <pin position="B12" pad="A4"/>
      <pin position="E11" pad="A5"/>
      <pin position="A12" pad="A6"/>
      <pin position="B16" pad="A7"/>
      <pin position="F16" pad="A8"/>
      <pin position="D14" pad="A9"/>
      <pin position="C11" pad="A10"/>
      <pin position="E13" pad="A11"/>
      <pin position="A11" pad="A12"/>
      <pin position="B11" pad="A13"/>
      <pin position="C15" pad="A14"/>
      <pin position="G15" pad="A15"/>
      <pin position="E14" pad="A16"/>
      <pin position="F14" pad="A17"/>
      <pin position="C16" pad="A18"/>
      <pin position="H14" pad="A19"/>
      <pin position="F15" pad="NCS0"/>
      <pin position="E16" pad="NCS1"/>
      <pin position="F12" pad="NRD"/>
      <pin position="E8" pad="NWR0"/>
      <pin position="A10" pad="NWR1"/>
      <pin position="L14" pad="NWR3"/>
      <pin position="A15" pad="SDCK"/>
      <pin position="B14" pad="SDCKN"/>
      <pin position="F13" pad="SDCKE"/>
      <pin position="E15" pad="RAS"/>
      <pin position="C12" pad="CAS"/>
      <pin position="D16" pad="SDWE"/>
      <pin position="D12" pad="SDA10"/>
      <pin position="G11" pad="DQM0"/>
      <pin position="C8" pad="DQM1"/>
      <pin position="H12" pad="DQS0"/>
      <pin position="H13" pad="NDQS0"/>
      <pin position="D9" pad="DQS1"/>
      <pin position="E9" pad="NDQS1"/>
      <pin position="B8" pad="DDR_CAL"/>
      <pin position="A14" pad="DDR_VREF"/>
      <pin position="D5" pad="ADVREFP"/>
      <pin position="C5" pad="ADVREFN"/>
      <pin position="P11" pad="HHSRTUNE"/>
      <pin position="T12" pad="HHSDPA"/>
      <pin position="R12" pad="HHSDMA"/>
      <pin position="T13" pad="HHSDPB"/>
      <pin position="T14" pad="HHSDMB"/>
      <pin position="P12" pad="HHSDPC"/>
      <pin position="N12" pad="HHSDMC"/>
      <pin position="T11" pad="WKUP0"/>
      <pin position="R11" pad="SHDN"/>
      <pin position="P9" pad="JTAGSEL"/>
      <pin position="J9" pad="TST"/>
      <pin position="R3" pad="TCK"/>
      <pin position="F3" pad="TDI"/>
      <pin position="H5" pad="TDO"/>
      <pin position="F5" pad="TMS"/>
      <pin position="T2" pad="RTCK"/>
      <pin position="R1" pad="NRST"/>
      <pin position="T9" pad="XIN32"/>
      <pin position="R9" pad="XOUT32"/>
      <pin position="R10" pad="XIN"/>
      <pin position="T10" pad="XOUT"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
