// File: exer1207h.pepcpu
// Computer Systems, Fourth Edition
// Exercise 12.7(h)
// CALL there
// RTL: SP <- SP-2; Mem[SP] <- PC; PC <- Oprnd
// Immediate addressing: Oprnd = OprndSpec
// Shortest known implementation: 13 cycles

UnitPre: IR=0x16ABCD, SP=0x0201, PC=0x1234
UnitPre: N=1, Z=0, V=1, C=0, T1=0x0A // T1 stores NZVC=1010 in von Neumann step
UnitPost: SP=0x01FF, Mem[0x01FF]=0x1234, PC=0xABCD, N=1, Z=0, V=1, C=0

