
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.67

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.32 source latency main_reg[21]$_DFFE_PN0P_/CLK ^
  -0.32 target latency shadow_reg[21]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[21]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.16    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net130 (net)
                  0.16    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    64    0.28    0.30    0.30    1.11 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.30    0.00    1.12 ^ main_reg[21]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.12   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.16    0.32 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2__leaf_clk (net)
                  0.06    0.00    0.32 ^ main_reg[21]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.32   clock reconvergence pessimism
                          0.39    0.72   library removal time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: main_data_in[12] (input port clocked by core_clock)
Endpoint: main_reg[12]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ main_data_in[12] (in)
                                         main_data_in[12] (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input4/X (sky130_fd_sc_hd__clkbuf_1)
                                         net5 (net)
                  0.04    0.00    0.26 ^ _152_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _152_/X (sky130_fd_sc_hd__mux2_1)
                                         _003_ (net)
                  0.04    0.00    0.38 ^ main_reg[12]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.06    0.16    0.33 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.33 ^ main_reg[12]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.03    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shadow_reg[8]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.16    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net130 (net)
                  0.16    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    64    0.28    0.30    0.30    1.11 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.30    0.03    1.14 ^ shadow_reg[8]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.16    5.33 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.33 ^ shadow_reg[8]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                          0.17    5.49   library recovery time
                                  5.49   data required time
-----------------------------------------------------------------------------
                                  5.49   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: shadow_reg[8]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[8] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.16    0.33 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.33 ^ shadow_reg[8]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.08    0.40    0.73 v shadow_reg[8]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net128 (net)
                  0.08    0.00    0.73 v _324_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32    1.05 v _324_/X (sky130_fd_sc_hd__mux2_1)
                                         net96 (net)
                  0.07    0.00    1.05 v output95/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.13 v output95/X (sky130_fd_sc_hd__clkbuf_1)
                                         main_data_out[8] (net)
                  0.02    0.00    1.13 v main_data_out[8] (out)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shadow_reg[8]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.16    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net130 (net)
                  0.16    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    64    0.28    0.30    0.30    1.11 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.30    0.03    1.14 ^ shadow_reg[8]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.16    5.33 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.33 ^ shadow_reg[8]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                          0.17    5.49   library recovery time
                                  5.49   data required time
-----------------------------------------------------------------------------
                                  5.49   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: shadow_reg[8]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[8] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.16    0.33 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.33 ^ shadow_reg[8]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.08    0.40    0.73 v shadow_reg[8]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net128 (net)
                  0.08    0.00    0.73 v _324_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32    1.05 v _324_/X (sky130_fd_sc_hd__mux2_1)
                                         net96 (net)
                  0.07    0.00    1.05 v output95/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.13 v output95/X (sky130_fd_sc_hd__clkbuf_1)
                                         main_data_out[8] (net)
                  0.02    0.00    1.13 v main_data_out[8] (out)
                                  1.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1966910362243652

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7978

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04515211284160614

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8965

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[28]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_reg[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.32 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.32 ^ main_reg[28]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.74 v main_reg[28]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.30    1.03 v _171_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.03 v main_reg[28]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.03   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    5.32 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.32 ^ main_reg[28]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.32   clock reconvergence pessimism
  -0.12    5.21   library setup time
           5.21   data required time
---------------------------------------------------------
           5.21   data required time
          -1.03   data arrival time
---------------------------------------------------------
           4.18   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[23]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[23]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.32 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.32 ^ main_reg[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.67 ^ main_reg[23]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.73 v _237_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.78 ^ _238_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.78 ^ shadow_reg[23]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.32 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.32 ^ shadow_reg[23]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.32   clock reconvergence pessimism
  -0.04    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3257

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3249

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.1343

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.6657

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
323.168474

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.76e-04   4.23e-05   7.59e-10   6.19e-04  51.6%
Combinational          1.13e-04   8.30e-05   8.44e-10   1.96e-04  16.4%
Clock                  2.16e-04   1.69e-04   8.86e-11   3.85e-04  32.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.05e-04   2.94e-04   1.69e-09   1.20e-03 100.0%
                          75.5%      24.5%       0.0%
