\hypertarget{i2c__17xx__40xx_8c}{}\section{i2c\+\_\+17xx\+\_\+40xx.\+c File Reference}
\label{i2c__17xx__40xx_8c}\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\\*
Include dependency graph for i2c\+\_\+17xx\+\_\+40xx.\+c\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structi2c__interface}{i2c\+\_\+interface}
\item 
struct \hyperlink{structi2c__slave__interface}{i2c\+\_\+slave\+\_\+interface}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{i2c__17xx__40xx_8c_abea9604e05f3e083418b20480dd489be}{I2\+C\+\_\+\+C\+O\+N\+\_\+\+F\+L\+A\+GS}~(\hyperlink{group__I2C__17XX__40XX_gafd39e9ced8b71fd55deb05d7a23752b9}{I2\+C\+\_\+\+C\+O\+N\+\_\+\+AA} $\vert$ \hyperlink{group__I2C__17XX__40XX_gad53ba19314d57093aaa5076897604a50}{I2\+C\+\_\+\+C\+O\+N\+\_\+\+SI} $\vert$ \hyperlink{group__I2C__17XX__40XX_ga9704c03008de747eb42bde530a67350b}{I2\+C\+\_\+\+C\+O\+N\+\_\+\+S\+TO} $\vert$ \hyperlink{group__I2C__17XX__40XX_ga75e0835be79d812d1e6df8b0a5150365}{I2\+C\+\_\+\+C\+O\+N\+\_\+\+S\+TA})
\item 
\#define \hyperlink{i2c__17xx__40xx_8c_a1790cc44cdd065d90b038c00f2e89255}{L\+P\+C\+\_\+\+I2\+Cx}(id)        ~((\hyperlink{i2c__17xx__40xx_8c_aae7a159422df86856247a40cc1199b75}{i2c}\mbox{[}id\mbox{]}.ip))
\item 
\#define \hyperlink{i2c__17xx__40xx_8c_a5e0f45ab7d0384aca4e43b03f6b2759a}{S\+L\+A\+V\+E\+\_\+\+A\+C\+T\+I\+VE}(iic)~(((iic)-\/$>$flags \& 0x\+F\+F00) != 0)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__I2C__17XX__40XX_ga334c2c12edda443a7e949a1ea4a6a646}{Chip\+\_\+\+I2\+C\+\_\+\+De\+Init} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em De-\/initializes the I2C peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_ga68f1d630224edab35ba796373c5867c0}{Chip\+\_\+\+I2\+C\+\_\+\+Disable} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em Disable I2C peripheral\textquotesingle{}s operation. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_ga06b84fe3fad7ffd4ccb93f2683781936}{Chip\+\_\+\+I2\+C\+\_\+\+Event\+Handler} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, \hyperlink{group__I2C__17XX__40XX_gacb2cd4e03ea48339d327e4f387441bf3}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+T} event)
\begin{DoxyCompactList}\small\item\em Default event handler for interrupt base operation. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_gaaa89a66d658a41325b3c5e56bc059401}{Chip\+\_\+\+I2\+C\+\_\+\+Event\+Handler\+Polling} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, \hyperlink{group__I2C__17XX__40XX_gacb2cd4e03ea48339d327e4f387441bf3}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+T} event)
\begin{DoxyCompactList}\small\item\em Default event handler for polling operation. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__I2C__17XX__40XX_ga6b13511432337d21b8cd325651cc5b63}{Chip\+\_\+\+I2\+C\+\_\+\+Get\+Clock\+Rate} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em Get current clock rate for L\+P\+C\+\_\+\+I2C peripheral. \end{DoxyCompactList}\item 
\hyperlink{group__I2C__17XX__40XX_gaef152f4dc1487d90573810007489082e}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+H\+A\+N\+D\+L\+E\+R\+\_\+T} \hyperlink{group__I2C__17XX__40XX_gafad03b4f6c0ecb3f59f014ab63bfda5c}{Chip\+\_\+\+I2\+C\+\_\+\+Get\+Master\+Event\+Handler} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em Get pointer to current function handling the events. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_gab79263d278814945df2cd44c5db7b514}{Chip\+\_\+\+I2\+C\+\_\+\+Init} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em Initializes the L\+P\+C\+\_\+\+I2C peripheral with specified parameter. \end{DoxyCompactList}\item 
int \hyperlink{group__I2C__17XX__40XX_ga5fdf29aff7847c93373cf02da41285e1}{Chip\+\_\+\+I2\+C\+\_\+\+Is\+Master\+Active} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em Checks if master xfer in progress. \end{DoxyCompactList}\item 
int \hyperlink{group__I2C__17XX__40XX_ga4240d03d5dda43ddc8afd527b3172318}{Chip\+\_\+\+I2\+C\+\_\+\+Is\+State\+Changed} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em I2C peripheral state change checking. \end{DoxyCompactList}\item 
int \hyperlink{group__I2C__17XX__40XX_ga4a875b456dfe68acbe8ce1fc74d88bd3}{Chip\+\_\+\+I2\+C\+\_\+\+Master\+Cmd\+Read} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, uint8\+\_\+t slave\+Addr, uint8\+\_\+t cmd, uint8\+\_\+t $\ast$buff, int len)
\begin{DoxyCompactList}\small\item\em Transfer a command to slave and receive data from slave after a repeated start. \end{DoxyCompactList}\item 
int \hyperlink{group__I2C__17XX__40XX_gae816049843eb162c803b5058ebd9a25c}{Chip\+\_\+\+I2\+C\+\_\+\+Master\+Read} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, uint8\+\_\+t slave\+Addr, uint8\+\_\+t $\ast$buff, int len)
\begin{DoxyCompactList}\small\item\em Set function that must handle I2C events. \end{DoxyCompactList}\item 
int \hyperlink{group__I2C__17XX__40XX_ga9ff549bdb526786d313c141b11cab43e}{Chip\+\_\+\+I2\+C\+\_\+\+Master\+Send} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, uint8\+\_\+t slave\+Addr, const uint8\+\_\+t $\ast$buff, uint8\+\_\+t len)
\begin{DoxyCompactList}\small\item\em Transmit data to I2C slave using I2C Master mode. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_ga179362e42a3de931ff7f57ca698254fa}{Chip\+\_\+\+I2\+C\+\_\+\+Master\+State\+Handler} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em I2C Master transfer state change handler. \end{DoxyCompactList}\item 
int \hyperlink{group__I2C__17XX__40XX_ga5f89391d66048894f4365d3b2b7df267}{Chip\+\_\+\+I2\+C\+\_\+\+Master\+Transfer} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, \hyperlink{structI2C__XFER__T}{I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} $\ast$xfer)
\begin{DoxyCompactList}\small\item\em Transmit and Receive data in master mode. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_ga17fac5d72058db8eed11d247e78b74ed}{Chip\+\_\+\+I2\+C\+\_\+\+Set\+Clock\+Rate} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, uint32\+\_\+t clockrate)
\begin{DoxyCompactList}\small\item\em Set up clock rate for L\+P\+C\+\_\+\+I2C peripheral. \end{DoxyCompactList}\item 
int \hyperlink{group__I2C__17XX__40XX_ga1fc3fc0946344e9551d9eef0bbf610b9}{Chip\+\_\+\+I2\+C\+\_\+\+Set\+Master\+Event\+Handler} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, \hyperlink{group__I2C__17XX__40XX_gaef152f4dc1487d90573810007489082e}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+H\+A\+N\+D\+L\+E\+R\+\_\+T} event)
\begin{DoxyCompactList}\small\item\em Set function that must handle I2C events. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_gaf6ea40668dde26e406f76ff3ddeda527}{Chip\+\_\+\+I2\+C\+\_\+\+Slave\+Setup} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id, \hyperlink{group__I2C__17XX__40XX_ga5fb1ba338fb3822bb6ca012adc4194bf}{I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+ID} sid, \hyperlink{structI2C__XFER__T}{I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} $\ast$xfer, \hyperlink{group__I2C__17XX__40XX_gaef152f4dc1487d90573810007489082e}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+H\+A\+N\+D\+L\+E\+R\+\_\+T} event, uint8\+\_\+t addr\+Mask)
\begin{DoxyCompactList}\small\item\em Setup a slave I2C device. \end{DoxyCompactList}\item 
void \hyperlink{group__I2C__17XX__40XX_ga650618a5f4717c46ae3ea304142ddc03}{Chip\+\_\+\+I2\+C\+\_\+\+Slave\+State\+Handler} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\begin{DoxyCompactList}\small\item\em I2C Slave event handler. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{i2c__17xx__40xx_8c_a8e3474e1fe1ce21215ce79bccbf1948a}{disable\+Clk} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{i2c__17xx__40xx_8c_a17af46cefb0e538e13e29a6610cdc404}{enable\+Clk} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{i2c__17xx__40xx_8c_adc2269b7b400fa4dbcafb913668383dc}{get\+Clk\+Rate} (\hyperlink{group__I2C__17XX__40XX_ga957556a4d900506cd4cba8427afd81e6}{I2\+C\+\_\+\+I\+D\+\_\+T} id)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} int \hyperlink{i2c__17xx__40xx_8c_acecb6f0eb209426fd06808350763e595}{get\+Cur\+State} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C)
\item 
\hyperlink{group__I2C__17XX__40XX_ga5fb1ba338fb3822bb6ca012adc4194bf}{I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+ID} \hyperlink{i2c__17xx__40xx_8c_a405d3f3d822c2995731a6770c75136b5}{get\+Slave\+Index} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C)
\item 
int \hyperlink{i2c__17xx__40xx_8c_a27f3909b10ee0d79e0e35c4b6aff56f3}{handle\+Master\+Xfer\+State} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C, \hyperlink{structI2C__XFER__T}{I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} $\ast$xfer)
\item 
int \hyperlink{i2c__17xx__40xx_8c_ae23b684a3e974c4780c7b96d3b540343}{handle\+Slave\+Xfer\+State} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C, \hyperlink{structI2C__XFER__T}{I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} $\ast$xfer)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} int \hyperlink{i2c__17xx__40xx_8c_adf0dffdb74771c1f98a5e959e6dca498}{is\+I2\+C\+Bus\+Free} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} int \hyperlink{i2c__17xx__40xx_8c_aa5d73e6cbd7622d475d0d050c68a6c4c}{is\+Master\+State} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} int \hyperlink{i2c__17xx__40xx_8c_a4c1168486165c01fd04e1d916fbd1219}{is\+Slave\+Addr\+Matching} (uint8\+\_\+t addr1, uint8\+\_\+t addr2, uint8\+\_\+t mask)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__I2C__17XX__40XX_ga5fb1ba338fb3822bb6ca012adc4194bf}{I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+ID} \hyperlink{i2c__17xx__40xx_8c_ac0fd3495916f00cddcafb945862e32e1}{lookup\+Slave\+Index} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C, uint8\+\_\+t slave\+Addr)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{i2c__17xx__40xx_8c_af91368f1e251abafa6a1b435ee225895}{set\+Slave\+Addr} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C, \hyperlink{group__I2C__17XX__40XX_ga5fb1ba338fb3822bb6ca012adc4194bf}{I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+ID} sid, uint8\+\_\+t addr, uint8\+\_\+t mask)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{i2c__17xx__40xx_8c_a98ebe9d56104a1959ca9ec5874b93029}{start\+Master\+Xfer} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C)
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{i2c__17xx__40xx_8c_a0f8b2c1a7c00b5e622b3a6f273cd5177}{start\+Slaver\+Xfer} (\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$p\+I2C)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static struct \hyperlink{structi2c__interface}{i2c\+\_\+interface} \hyperlink{i2c__17xx__40xx_8c_aae7a159422df86856247a40cc1199b75}{i2c} \mbox{[}\hyperlink{group__I2C__17XX__40XX_ggaec46000c6a1fe2c12c9a0c7ee3677626a84f3a2e3885474dda12c3d223eef5304}{I2\+C\+\_\+\+N\+U\+M\+\_\+\+I\+N\+T\+E\+R\+F\+A\+CE}\mbox{]}
\item 
static struct \hyperlink{structi2c__slave__interface}{i2c\+\_\+slave\+\_\+interface} \hyperlink{i2c__17xx__40xx_8c_ad84c82aa8214ceb35d8dfb68ff0cb1f8}{i2c\+\_\+slave} \mbox{[}\hyperlink{group__I2C__17XX__40XX_ggaec46000c6a1fe2c12c9a0c7ee3677626a84f3a2e3885474dda12c3d223eef5304}{I2\+C\+\_\+\+N\+U\+M\+\_\+\+I\+N\+T\+E\+R\+F\+A\+CE}\mbox{]}\mbox{[}\hyperlink{group__I2C__17XX__40XX_gga5fb1ba338fb3822bb6ca012adc4194bfabdb0d442b75f2dbdb63aed5a307de077}{I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+N\+U\+M\+\_\+\+I\+N\+T\+E\+R\+F\+A\+CE}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!I2\+C\+\_\+\+C\+O\+N\+\_\+\+F\+L\+A\+GS@{I2\+C\+\_\+\+C\+O\+N\+\_\+\+F\+L\+A\+GS}}
\index{I2\+C\+\_\+\+C\+O\+N\+\_\+\+F\+L\+A\+GS@{I2\+C\+\_\+\+C\+O\+N\+\_\+\+F\+L\+A\+GS}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{I2\+C\+\_\+\+C\+O\+N\+\_\+\+F\+L\+A\+GS}{I2C_CON_FLAGS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C\+\_\+\+C\+O\+N\+\_\+\+F\+L\+A\+GS~({\bf I2\+C\+\_\+\+C\+O\+N\+\_\+\+AA} $\vert$ {\bf I2\+C\+\_\+\+C\+O\+N\+\_\+\+SI} $\vert$ {\bf I2\+C\+\_\+\+C\+O\+N\+\_\+\+S\+TO} $\vert$ {\bf I2\+C\+\_\+\+C\+O\+N\+\_\+\+S\+TA})}\hypertarget{i2c__17xx__40xx_8c_abea9604e05f3e083418b20480dd489be}{}\label{i2c__17xx__40xx_8c_abea9604e05f3e083418b20480dd489be}


Definition at line 38 of file i2c\+\_\+17xx\+\_\+40xx.\+c.

\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!L\+P\+C\+\_\+\+I2\+Cx@{L\+P\+C\+\_\+\+I2\+Cx}}
\index{L\+P\+C\+\_\+\+I2\+Cx@{L\+P\+C\+\_\+\+I2\+Cx}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+I2\+Cx}{LPC_I2Cx}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+I2\+Cx(
\begin{DoxyParamCaption}
\item[{}]{id}
\end{DoxyParamCaption}
)~(({\bf i2c}\mbox{[}id\mbox{]}.ip))}\hypertarget{i2c__17xx__40xx_8c_a1790cc44cdd065d90b038c00f2e89255}{}\label{i2c__17xx__40xx_8c_a1790cc44cdd065d90b038c00f2e89255}


Definition at line 39 of file i2c\+\_\+17xx\+\_\+40xx.\+c.

\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!S\+L\+A\+V\+E\+\_\+\+A\+C\+T\+I\+VE@{S\+L\+A\+V\+E\+\_\+\+A\+C\+T\+I\+VE}}
\index{S\+L\+A\+V\+E\+\_\+\+A\+C\+T\+I\+VE@{S\+L\+A\+V\+E\+\_\+\+A\+C\+T\+I\+VE}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{S\+L\+A\+V\+E\+\_\+\+A\+C\+T\+I\+VE}{SLAVE_ACTIVE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+L\+A\+V\+E\+\_\+\+A\+C\+T\+I\+VE(
\begin{DoxyParamCaption}
\item[{}]{iic}
\end{DoxyParamCaption}
)~(((iic)-\/$>$flags \& 0x\+F\+F00) != 0)}\hypertarget{i2c__17xx__40xx_8c_a5e0f45ab7d0384aca4e43b03f6b2759a}{}\label{i2c__17xx__40xx_8c_a5e0f45ab7d0384aca4e43b03f6b2759a}


Definition at line 40 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



\subsection{Function Documentation}
\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!disable\+Clk@{disable\+Clk}}
\index{disable\+Clk@{disable\+Clk}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{disable\+Clk(\+I2\+C\+\_\+\+I\+D\+\_\+\+T id)}{disableClk(I2C_ID_T id)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void disable\+Clk (
\begin{DoxyParamCaption}
\item[{{\bf I2\+C\+\_\+\+I\+D\+\_\+T}}]{id}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_a8e3474e1fe1ce21215ce79bccbf1948a}{}\label{i2c__17xx__40xx_8c_a8e3474e1fe1ce21215ce79bccbf1948a}


Definition at line 89 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 1




Here is the caller graph for this function\+:
% FIG 2


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!enable\+Clk@{enable\+Clk}}
\index{enable\+Clk@{enable\+Clk}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{enable\+Clk(\+I2\+C\+\_\+\+I\+D\+\_\+\+T id)}{enableClk(I2C_ID_T id)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void enable\+Clk (
\begin{DoxyParamCaption}
\item[{{\bf I2\+C\+\_\+\+I\+D\+\_\+T}}]{id}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_a17af46cefb0e538e13e29a6610cdc404}{}\label{i2c__17xx__40xx_8c_a17af46cefb0e538e13e29a6610cdc404}


Definition at line 84 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 3




Here is the caller graph for this function\+:
% FIG 4


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!get\+Clk\+Rate@{get\+Clk\+Rate}}
\index{get\+Clk\+Rate@{get\+Clk\+Rate}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{get\+Clk\+Rate(\+I2\+C\+\_\+\+I\+D\+\_\+\+T id)}{getClkRate(I2C_ID_T id)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t get\+Clk\+Rate (
\begin{DoxyParamCaption}
\item[{{\bf I2\+C\+\_\+\+I\+D\+\_\+T}}]{id}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_adc2269b7b400fa4dbcafb913668383dc}{}\label{i2c__17xx__40xx_8c_adc2269b7b400fa4dbcafb913668383dc}


Definition at line 95 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 5




Here is the caller graph for this function\+:
% FIG 6


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!get\+Cur\+State@{get\+Cur\+State}}
\index{get\+Cur\+State@{get\+Cur\+State}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{get\+Cur\+State(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C)}{getCurState(LPC_I2C_T *pI2C)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} int get\+Cur\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_acecb6f0eb209426fd06808350763e595}{}\label{i2c__17xx__40xx_8c_acecb6f0eb209426fd06808350763e595}


Definition at line 131 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 7


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!get\+Slave\+Index@{get\+Slave\+Index}}
\index{get\+Slave\+Index@{get\+Slave\+Index}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{get\+Slave\+Index(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C)}{getSlaveIndex(LPC_I2C_T *pI2C)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+ID} get\+Slave\+Index (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_a405d3f3d822c2995731a6770c75136b5}{}\label{i2c__17xx__40xx_8c_a405d3f3d822c2995731a6770c75136b5}


Definition at line 256 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 8




Here is the caller graph for this function\+:
% FIG 9


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!handle\+Master\+Xfer\+State@{handle\+Master\+Xfer\+State}}
\index{handle\+Master\+Xfer\+State@{handle\+Master\+Xfer\+State}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{handle\+Master\+Xfer\+State(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C, I2\+C\+\_\+\+X\+F\+E\+R\+\_\+\+T $\ast$xfer)}{handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T *xfer)}}]{\setlength{\rightskip}{0pt plus 5cm}int handle\+Master\+Xfer\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C, }
\item[{{\bf I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} $\ast$}]{xfer}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_a27f3909b10ee0d79e0e35c4b6aff56f3}{}\label{i2c__17xx__40xx_8c_a27f3909b10ee0d79e0e35c4b6aff56f3}


Definition at line 187 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 10




Here is the caller graph for this function\+:
% FIG 11


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!handle\+Slave\+Xfer\+State@{handle\+Slave\+Xfer\+State}}
\index{handle\+Slave\+Xfer\+State@{handle\+Slave\+Xfer\+State}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{handle\+Slave\+Xfer\+State(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C, I2\+C\+\_\+\+X\+F\+E\+R\+\_\+\+T $\ast$xfer)}{handleSlaveXferState(LPC_I2C_T *pI2C, I2C_XFER_T *xfer)}}]{\setlength{\rightskip}{0pt plus 5cm}int handle\+Slave\+Xfer\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C, }
\item[{{\bf I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} $\ast$}]{xfer}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_ae23b684a3e974c4780c7b96d3b540343}{}\label{i2c__17xx__40xx_8c_ae23b684a3e974c4780c7b96d3b540343}


Definition at line 273 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 12




Here is the caller graph for this function\+:
% FIG 13


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!is\+I2\+C\+Bus\+Free@{is\+I2\+C\+Bus\+Free}}
\index{is\+I2\+C\+Bus\+Free@{is\+I2\+C\+Bus\+Free}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{is\+I2\+C\+Bus\+Free(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C)}{isI2CBusFree(LPC_I2C_T *pI2C)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} int is\+I2\+C\+Bus\+Free (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_adf0dffdb74771c1f98a5e959e6dca498}{}\label{i2c__17xx__40xx_8c_adf0dffdb74771c1f98a5e959e6dca498}


Definition at line 125 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 14


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!is\+Master\+State@{is\+Master\+State}}
\index{is\+Master\+State@{is\+Master\+State}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{is\+Master\+State(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C)}{isMasterState(LPC_I2C_T *pI2C)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} int is\+Master\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_aa5d73e6cbd7622d475d0d050c68a6c4c}{}\label{i2c__17xx__40xx_8c_aa5d73e6cbd7622d475d0d050c68a6c4c}


Definition at line 137 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 15




Here is the caller graph for this function\+:
% FIG 16


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!is\+Slave\+Addr\+Matching@{is\+Slave\+Addr\+Matching}}
\index{is\+Slave\+Addr\+Matching@{is\+Slave\+Addr\+Matching}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{is\+Slave\+Addr\+Matching(uint8\+\_\+t addr1, uint8\+\_\+t addr2, uint8\+\_\+t mask)}{isSlaveAddrMatching(uint8_t addr1, uint8_t addr2, uint8_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} int is\+Slave\+Addr\+Matching (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{addr1, }
\item[{uint8\+\_\+t}]{addr2, }
\item[{uint8\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_a4c1168486165c01fd04e1d916fbd1219}{}\label{i2c__17xx__40xx_8c_a4c1168486165c01fd04e1d916fbd1219}


Definition at line 157 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 17


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!lookup\+Slave\+Index@{lookup\+Slave\+Index}}
\index{lookup\+Slave\+Index@{lookup\+Slave\+Index}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{lookup\+Slave\+Index(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C, uint8\+\_\+t slave\+Addr)}{lookupSlaveIndex(LPC_I2C_T *pI2C, uint8_t slaveAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+ID} lookup\+Slave\+Index (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C, }
\item[{uint8\+\_\+t}]{slave\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_ac0fd3495916f00cddcafb945862e32e1}{}\label{i2c__17xx__40xx_8c_ac0fd3495916f00cddcafb945862e32e1}


Definition at line 164 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 18




Here is the caller graph for this function\+:
% FIG 19


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!set\+Slave\+Addr@{set\+Slave\+Addr}}
\index{set\+Slave\+Addr@{set\+Slave\+Addr}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{set\+Slave\+Addr(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C, I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+I\+D sid, uint8\+\_\+t addr, uint8\+\_\+t mask)}{setSlaveAddr(LPC_I2C_T *pI2C, I2C_SLAVE_ID sid, uint8_t addr, uint8_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} void set\+Slave\+Addr (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C, }
\item[{{\bf I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+ID}}]{sid, }
\item[{uint8\+\_\+t}]{addr, }
\item[{uint8\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_af91368f1e251abafa6a1b435ee225895}{}\label{i2c__17xx__40xx_8c_af91368f1e251abafa6a1b435ee225895}


Definition at line 143 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 20


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!start\+Master\+Xfer@{start\+Master\+Xfer}}
\index{start\+Master\+Xfer@{start\+Master\+Xfer}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{start\+Master\+Xfer(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C)}{startMasterXfer(LPC_I2C_T *pI2C)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void start\+Master\+Xfer (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_a98ebe9d56104a1959ca9ec5874b93029}{}\label{i2c__17xx__40xx_8c_a98ebe9d56104a1959ca9ec5874b93029}


Definition at line 105 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 21


\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!start\+Slaver\+Xfer@{start\+Slaver\+Xfer}}
\index{start\+Slaver\+Xfer@{start\+Slaver\+Xfer}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{start\+Slaver\+Xfer(\+L\+P\+C\+\_\+\+I2\+C\+\_\+\+T $\ast$p\+I2\+C)}{startSlaverXfer(LPC_I2C_T *pI2C)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void start\+Slaver\+Xfer (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I2\+C\+\_\+T} $\ast$}]{p\+I2C}
\end{DoxyParamCaption}
)}\hypertarget{i2c__17xx__40xx_8c_a0f8b2c1a7c00b5e622b3a6f273cd5177}{}\label{i2c__17xx__40xx_8c_a0f8b2c1a7c00b5e622b3a6f273cd5177}


Definition at line 115 of file i2c\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 22




\subsection{Variable Documentation}
\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!i2c@{i2c}}
\index{i2c@{i2c}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{i2c}{i2c}}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf i2c\+\_\+interface} i2c\mbox{[}{\bf I2\+C\+\_\+\+N\+U\+M\+\_\+\+I\+N\+T\+E\+R\+F\+A\+CE}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{i2c__17xx__40xx_8c_aae7a159422df86856247a40cc1199b75}{}\label{i2c__17xx__40xx_8c_aae7a159422df86856247a40cc1199b75}
{\bfseries Initial value\+:}
\begin{DoxyCode}
= \{
    \{\hyperlink{group__PERIPH__175X__6X__BASE_ga14b6c56857e970a682a9bb22a0cb6716}{LPC\_I2C0}, \hyperlink{group__CLOCK__17XX__40XX_gga16115d41e6af3d543d4c5457d8d8343cad2b351e81e7d26de1380a45fd54fba34}{SYSCTL\_CLOCK\_I2C0}, \hyperlink{group__I2C__17XX__40XX_ga06b84fe3fad7ffd4ccb93f2683781936}{Chip\_I2C\_EventHandler}, 
      \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, 0\},
    \{\hyperlink{group__PERIPH__175X__6X__BASE_gad6d6333e47875813be171cffef258837}{LPC\_I2C1}, \hyperlink{group__CLOCK__17XX__40XX_gga16115d41e6af3d543d4c5457d8d8343ca049f8753b4621c998b51e56d55d4e5c4}{SYSCTL\_CLOCK\_I2C1}, \hyperlink{group__I2C__17XX__40XX_ga06b84fe3fad7ffd4ccb93f2683781936}{Chip\_I2C\_EventHandler}, 
      \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, 0\},
    \{\hyperlink{group__PERIPH__175X__6X__BASE_ga6bcdaa0ab66f4e3d213a488b34055557}{LPC\_I2C2}, \hyperlink{group__CLOCK__17XX__40XX_gga16115d41e6af3d543d4c5457d8d8343caf818e9967f8246970e2bcadef157da38}{SYSCTL\_CLOCK\_I2C2}, \hyperlink{group__I2C__17XX__40XX_ga06b84fe3fad7ffd4ccb93f2683781936}{Chip\_I2C\_EventHandler}, 
      \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, \hyperlink{group__LPC__Types__Public__Macros_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}, 0\}
\}
\end{DoxyCode}


Definition at line 68 of file i2c\+\_\+17xx\+\_\+40xx.\+c.

\index{i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}!i2c\+\_\+slave@{i2c\+\_\+slave}}
\index{i2c\+\_\+slave@{i2c\+\_\+slave}!i2c\+\_\+17xx\+\_\+40xx.\+c@{i2c\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{i2c\+\_\+slave}{i2c_slave}}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf i2c\+\_\+slave\+\_\+interface} i2c\+\_\+slave\mbox{[}{\bf I2\+C\+\_\+\+N\+U\+M\+\_\+\+I\+N\+T\+E\+R\+F\+A\+CE}\mbox{]}\mbox{[}{\bf I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+N\+U\+M\+\_\+\+I\+N\+T\+E\+R\+F\+A\+CE}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{i2c__17xx__40xx_8c_ad84c82aa8214ceb35d8dfb68ff0cb1f8}{}\label{i2c__17xx__40xx_8c_ad84c82aa8214ceb35d8dfb68ff0cb1f8}


Definition at line 74 of file i2c\+\_\+17xx\+\_\+40xx.\+c.

