#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58069acbc280 .scope module, "Add4" "Add4" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x794612186018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x58069acc8360_0 .net/2u *"_ivl_0", 31 0, L_0x794612186018;  1 drivers
o0x7946121cf048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x58069ac827e0_0 .net "in", 31 0, o0x7946121cf048;  0 drivers
v0x58069ace0c30_0 .net "out", 31 0, L_0x58069acf9aa0;  1 drivers
L_0x58069acf9aa0 .arith/sum 32, o0x7946121cf048, L_0x794612186018;
S_0x58069acbd010 .scope module, "test_MIPSProcessor" "test_MIPSProcessor" 3 1;
 .timescale 0 0;
v0x58069ace9730_0 .var "clk", 0 0;
v0x58069ace97f0_0 .net "instruction", 31 0, v0x58069ace55d0_0;  1 drivers
v0x58069ace9900_0 .var "reset", 0 0;
v0x58069ace99f0_0 .net "result", 31 0, L_0x58069acfbb50;  1 drivers
S_0x58069ace0d50 .scope module, "uut" "MIPSProcessor" 3 10, 4 2 0, S_0x58069acbd010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 32 "instruction";
L_0x58069acfbb50 .functor BUFZ 32, L_0x58069acfba20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x58069ace8140_0 .net "ALUOp", 1 0, v0x58069ace2e10_0;  1 drivers
v0x58069ace8220_0 .net "ALUResult", 31 0, v0x58069ace2400_0;  1 drivers
v0x58069ace82e0_0 .net "ALUSrc", 0 0, v0x58069ace2ef0_0;  1 drivers
v0x58069ace83d0_0 .net "Branch", 0 0, v0x58069ace2f90_0;  1 drivers
v0x58069ace84c0_0 .net "MemRead", 0 0, v0x58069ace3030_0;  1 drivers
v0x58069ace8600_0 .net "MemToReg", 0 0, v0x58069ace30f0_0;  1 drivers
v0x58069ace86f0_0 .net "MemWrite", 0 0, v0x58069ace3200_0;  1 drivers
v0x58069ace87e0_0 .net "ReadData1", 31 0, L_0x58069acfaa70;  1 drivers
v0x58069ace88d0_0 .net "ReadData2", 31 0, L_0x58069acfad10;  1 drivers
v0x58069ace8a20_0 .net "RegDst", 0 0, v0x58069ace32c0_0;  1 drivers
v0x58069ace8ac0_0 .net "RegWrite", 0 0, v0x58069ace3380_0;  1 drivers
v0x58069ace8bb0_0 .net "Zero", 0 0, L_0x58069acfb260;  1 drivers
v0x58069ace8ca0_0 .net "clk", 0 0, v0x58069ace9730_0;  1 drivers
v0x58069ace8d90_0 .net "instruction", 31 0, v0x58069ace55d0_0;  alias, 1 drivers
v0x58069ace8e50_0 .net "memoryReadData", 31 0, L_0x58069acfb930;  1 drivers
v0x58069ace8f40_0 .net "op", 3 0, v0x58069ace1320_0;  1 drivers
v0x58069ace9050_0 .net "reset", 0 0, v0x58069ace9900_0;  1 drivers
v0x58069ace90f0_0 .net "result", 31 0, L_0x58069acfbb50;  alias, 1 drivers
v0x58069ace91b0_0 .net "secondALUOperand", 31 0, L_0x58069acfb0d0;  1 drivers
v0x58069ace92c0_0 .net "shiftedLeft2", 31 0, L_0x58069acfb490;  1 drivers
v0x58069ace93d0_0 .net "signExtended", 31 0, L_0x58069acfa3f0;  1 drivers
v0x58069ace9490_0 .net "writeData", 31 0, L_0x58069acfba20;  1 drivers
v0x58069ace95a0_0 .net "writeRegister", 4 0, L_0x58069acfa660;  1 drivers
L_0x58069acfa490 .part v0x58069ace55d0_0, 0, 16;
L_0x58069acfa530 .part v0x58069ace55d0_0, 26, 6;
L_0x58069acfa700 .part v0x58069ace55d0_0, 11, 5;
L_0x58069acfa7a0 .part v0x58069ace55d0_0, 16, 5;
L_0x58069acfae10 .part v0x58069ace55d0_0, 21, 5;
L_0x58069acfaf00 .part v0x58069ace55d0_0, 16, 5;
L_0x58069acfb030 .part v0x58069ace55d0_0, 0, 6;
S_0x58069ace0ee0 .scope module, "ALUControl" "ALUControl" 4 59, 5 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "op";
v0x58069ace1140_0 .net "ALUOp", 1 0, v0x58069ace2e10_0;  alias, 1 drivers
v0x58069ace1240_0 .net "funct", 5 0, L_0x58069acfb030;  1 drivers
v0x58069ace1320_0 .var "op", 3 0;
E_0x58069ac91e10 .event anyedge, v0x58069ace1140_0, v0x58069ace1240_0;
S_0x58069ace1460 .scope module, "ShiftLeft2" "ShiftLeft2" 4 80, 6 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x58069ace1640_0 .net *"_ivl_2", 29 0, L_0x58069acfb3f0;  1 drivers
L_0x794612186210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58069ace1740_0 .net *"_ivl_4", 1 0, L_0x794612186210;  1 drivers
v0x58069ace1820_0 .net "in", 31 0, L_0x58069acfa3f0;  alias, 1 drivers
v0x58069ace18e0_0 .net "out", 31 0, L_0x58069acfb490;  alias, 1 drivers
L_0x58069acfb3f0 .part L_0x58069acfa3f0, 0, 30;
L_0x58069acfb490 .concat [ 2 30 0 0], L_0x794612186210, L_0x58069acfb3f0;
S_0x58069ace1a20 .scope module, "SignExtend" "SignExtend" 4 25, 7 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x58069ace1c00_0 .net *"_ivl_1", 0 0, L_0x58069acf9fc0;  1 drivers
v0x58069ace1ce0_0 .net *"_ivl_2", 15 0, L_0x58069acfa060;  1 drivers
v0x58069ace1dc0_0 .net "in", 15 0, L_0x58069acfa490;  1 drivers
v0x58069ace1eb0_0 .net "out", 31 0, L_0x58069acfa3f0;  alias, 1 drivers
L_0x58069acf9fc0 .part L_0x58069acfa490, 15, 1;
LS_0x58069acfa060_0_0 .concat [ 1 1 1 1], L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0;
LS_0x58069acfa060_0_4 .concat [ 1 1 1 1], L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0;
LS_0x58069acfa060_0_8 .concat [ 1 1 1 1], L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0;
LS_0x58069acfa060_0_12 .concat [ 1 1 1 1], L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0, L_0x58069acf9fc0;
L_0x58069acfa060 .concat [ 4 4 4 4], LS_0x58069acfa060_0_0, LS_0x58069acfa060_0_4, LS_0x58069acfa060_0_8, LS_0x58069acfa060_0_12;
L_0x58069acfa3f0 .concat [ 16 16 0 0], L_0x58069acfa490, L_0x58069acfa060;
S_0x58069ace1fe0 .scope module, "alu" "ALU" 4 72, 8 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x58069ace2210_0 .net "A", 31 0, L_0x58069acfaa70;  alias, 1 drivers
v0x58069ace2310_0 .net "ALUOperation", 3 0, v0x58069ace1320_0;  alias, 1 drivers
v0x58069ace2400_0 .var "ALUResult", 31 0;
v0x58069ace24d0_0 .net "B", 31 0, L_0x58069acfb0d0;  alias, 1 drivers
v0x58069ace25b0_0 .net "Zero", 0 0, L_0x58069acfb260;  alias, 1 drivers
L_0x794612186138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58069ace26c0_0 .net/2u *"_ivl_0", 31 0, L_0x794612186138;  1 drivers
v0x58069ace27a0_0 .net *"_ivl_2", 0 0, L_0x58069acfb1c0;  1 drivers
L_0x794612186180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x58069ace2860_0 .net/2u *"_ivl_4", 0 0, L_0x794612186180;  1 drivers
L_0x7946121861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x58069ace2940_0 .net/2u *"_ivl_6", 0 0, L_0x7946121861c8;  1 drivers
E_0x58069acc8570 .event anyedge, v0x58069ace1320_0, v0x58069ace2210_0, v0x58069ace24d0_0;
L_0x58069acfb1c0 .cmp/eq 32, v0x58069ace2400_0, L_0x794612186138;
L_0x58069acfb260 .functor MUXZ 1, L_0x7946121861c8, L_0x794612186180, L_0x58069acfb1c0, C4<>;
S_0x58069ace2ac0 .scope module, "control_unit" "ControlUnit" 4 30, 9 2 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0x58069ace2e10_0 .var "ALUOp", 1 0;
v0x58069ace2ef0_0 .var "ALUSrc", 0 0;
v0x58069ace2f90_0 .var "Branch", 0 0;
v0x58069ace3030_0 .var "MemRead", 0 0;
v0x58069ace30f0_0 .var "MemToReg", 0 0;
v0x58069ace3200_0 .var "MemWrite", 0 0;
v0x58069ace32c0_0 .var "RegDst", 0 0;
v0x58069ace3380_0 .var "RegWrite", 0 0;
v0x58069ace3440_0 .net "opcode", 5 0, L_0x58069acfa530;  1 drivers
E_0x58069acc8fe0 .event anyedge, v0x58069ace3440_0;
S_0x58069ace36d0 .scope module, "dataMemory" "DataMemory" 4 85, 10 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0x58069ace39c0_0 .net "MemRead", 0 0, v0x58069ace3030_0;  alias, 1 drivers
v0x58069ace3a80_0 .net "MemWrite", 0 0, v0x58069ace3200_0;  alias, 1 drivers
v0x58069ace3b50_0 .net *"_ivl_0", 31 0, L_0x58069acfb5d0;  1 drivers
v0x58069ace3c20_0 .net *"_ivl_3", 7 0, L_0x58069acfb670;  1 drivers
v0x58069ace3ce0_0 .net *"_ivl_4", 9 0, L_0x58069acfb710;  1 drivers
L_0x794612186258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58069ace3e10_0 .net *"_ivl_7", 1 0, L_0x794612186258;  1 drivers
L_0x7946121862a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58069ace3ef0_0 .net/2u *"_ivl_8", 31 0, L_0x7946121862a0;  1 drivers
v0x58069ace3fd0_0 .net "address", 31 0, v0x58069ace2400_0;  alias, 1 drivers
v0x58069ace4090_0 .net "clk", 0 0, v0x58069ace9730_0;  alias, 1 drivers
v0x58069ace41c0_0 .var/i "i", 31 0;
v0x58069ace42a0 .array "memory", 0 255, 31 0;
v0x58069ace4360_0 .net "readData", 31 0, L_0x58069acfb930;  alias, 1 drivers
v0x58069ace4440_0 .net "writeData", 31 0, L_0x58069acfad10;  alias, 1 drivers
E_0x58069ace3940 .event posedge, v0x58069ace4090_0;
L_0x58069acfb5d0 .array/port v0x58069ace42a0, L_0x58069acfb710;
L_0x58069acfb670 .part v0x58069ace2400_0, 2, 8;
L_0x58069acfb710 .concat [ 8 2 0 0], L_0x58069acfb670, L_0x794612186258;
L_0x58069acfb930 .functor MUXZ 32, L_0x7946121862a0, L_0x58069acfb5d0, v0x58069ace3030_0, C4<>;
S_0x58069ace4620 .scope module, "fetch_unit" "FetchUnit" 4 16, 11 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 32 "offset";
    .port_info 5 /OUTPUT 32 "instrucao";
v0x58069ace5360_0 .net "Branch", 0 0, v0x58069ace2f90_0;  alias, 1 drivers
v0x58069ace5400_0 .var "PC", 31 0;
v0x58069ace54d0_0 .net "clk", 0 0, v0x58069ace9730_0;  alias, 1 drivers
v0x58069ace55d0_0 .var "instrucao", 31 0;
v0x58069ace5670_0 .net "instrucao_memoria", 31 0, L_0x58069acf9b40;  1 drivers
v0x58069ace5760_0 .var "nextPC", 31 0;
v0x58069ace5820_0 .net "offset", 31 0, L_0x58069acfb490;  alias, 1 drivers
v0x58069ace5910_0 .net "reset", 0 0, v0x58069ace9900_0;  alias, 1 drivers
v0x58069ace59b0_0 .net "zero", 0 0, L_0x58069acfb260;  alias, 1 drivers
E_0x58069ace4850 .event anyedge, v0x58069ace2f90_0, v0x58069ace25b0_0, v0x58069ace4f50_0, v0x58069ace18e0_0;
E_0x58069ace48e0 .event posedge, v0x58069ace5910_0, v0x58069ace4090_0;
S_0x58069ace4940 .scope module, "memoria_instrucoes" "MemoriaDeInstrucoes" 11 15, 12 1 0, S_0x58069ace4620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_0x58069acf9b40 .functor BUFZ 32, L_0x58069acf9c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x58069ace4ba0_0 .net *"_ivl_0", 31 0, L_0x58069acf9c00;  1 drivers
v0x58069ace4ca0_0 .net *"_ivl_3", 7 0, L_0x58069acf9ca0;  1 drivers
v0x58069ace4d80_0 .net *"_ivl_4", 9 0, L_0x58069acf9d90;  1 drivers
L_0x794612186060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58069ace4e70_0 .net *"_ivl_7", 1 0, L_0x794612186060;  1 drivers
v0x58069ace4f50_0 .net "addr", 31 0, v0x58069ace5400_0;  1 drivers
v0x58069ace5080_0 .var/i "i", 31 0;
v0x58069ace5160_0 .net "instrucao", 31 0, L_0x58069acf9b40;  alias, 1 drivers
v0x58069ace5240 .array "memoria", 0 255, 31 0;
L_0x58069acf9c00 .array/port v0x58069ace5240, L_0x58069acf9d90;
L_0x58069acf9ca0 .part v0x58069ace5400_0, 2, 8;
L_0x58069acf9d90 .concat [ 8 2 0 0], L_0x58069acf9ca0, L_0x794612186060;
S_0x58069ace5bf0 .scope module, "muxALU" "mux2x1_2" 4 65, 13 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "signExtended";
    .port_info 1 /INPUT 32 "dataRegister2";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "out";
v0x58069ace5db0_0 .net "ALUSrc", 0 0, v0x58069ace2ef0_0;  alias, 1 drivers
v0x58069ace5ea0_0 .net "dataRegister2", 31 0, L_0x58069acfad10;  alias, 1 drivers
v0x58069ace5f70_0 .net "out", 31 0, L_0x58069acfb0d0;  alias, 1 drivers
v0x58069ace6070_0 .net "signExtended", 31 0, L_0x58069acfa3f0;  alias, 1 drivers
L_0x58069acfb0d0 .functor MUXZ 32, L_0x58069acfad10, L_0x58069acfa3f0, v0x58069ace2ef0_0, C4<>;
S_0x58069ace61c0 .scope module, "muxMemToReg" "mux2x1" 4 94, 14 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "dataMemory";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /OUTPUT 32 "out";
v0x58069ace64a0_0 .net "ALUResult", 31 0, v0x58069ace2400_0;  alias, 1 drivers
v0x58069ace6580_0 .net "MemToReg", 0 0, v0x58069ace30f0_0;  alias, 1 drivers
v0x58069ace6640_0 .net "dataMemory", 31 0, L_0x58069acfb930;  alias, 1 drivers
v0x58069ace6740_0 .net "out", 31 0, L_0x58069acfba20;  alias, 1 drivers
L_0x58069acfba20 .functor MUXZ 32, v0x58069ace2400_0, L_0x58069acfb930, v0x58069ace30f0_0, C4<>;
S_0x58069ace6870 .scope module, "muxWriteRegister" "mux2x1_1" 4 42, 15 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rdField";
    .port_info 1 /INPUT 5 "rtField";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "out";
v0x58069ace6ac0_0 .net "RegDst", 0 0, v0x58069ace32c0_0;  alias, 1 drivers
v0x58069ace6bb0_0 .net "out", 4 0, L_0x58069acfa660;  alias, 1 drivers
v0x58069ace6c70_0 .net "rdField", 4 0, L_0x58069acfa700;  1 drivers
v0x58069ace6d60_0 .net "rtField", 4 0, L_0x58069acfa7a0;  1 drivers
L_0x58069acfa660 .functor MUXZ 5, L_0x58069acfa7a0, L_0x58069acfa700, v0x58069ace32c0_0, C4<>;
S_0x58069ace6ef0 .scope module, "registers" "Registradores" 4 49, 16 1 0, S_0x58069ace0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadRegister1";
    .port_info 1 /INPUT 5 "ReadRegister2";
    .port_info 2 /INPUT 5 "WriteRegister";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
L_0x58069acfaa70 .functor BUFZ 32, L_0x58069acfa890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58069acfad10 .functor BUFZ 32, L_0x58069acfab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x58069ace7230_0 .net "ReadData1", 31 0, L_0x58069acfaa70;  alias, 1 drivers
v0x58069ace7310_0 .net "ReadData2", 31 0, L_0x58069acfad10;  alias, 1 drivers
v0x58069ace7400_0 .net "ReadRegister1", 4 0, L_0x58069acfae10;  1 drivers
v0x58069ace74c0_0 .net "ReadRegister2", 4 0, L_0x58069acfaf00;  1 drivers
v0x58069ace75a0_0 .net "RegWrite", 0 0, v0x58069ace3380_0;  alias, 1 drivers
v0x58069ace7690_0 .net "WriteData", 31 0, L_0x58069acfba20;  alias, 1 drivers
v0x58069ace7760_0 .net "WriteRegister", 4 0, L_0x58069acfa660;  alias, 1 drivers
v0x58069ace7830_0 .net *"_ivl_0", 31 0, L_0x58069acfa890;  1 drivers
v0x58069ace78f0_0 .net *"_ivl_10", 6 0, L_0x58069acfabd0;  1 drivers
L_0x7946121860f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58069ace7a60_0 .net *"_ivl_13", 1 0, L_0x7946121860f0;  1 drivers
v0x58069ace7b40_0 .net *"_ivl_2", 6 0, L_0x58069acfa930;  1 drivers
L_0x7946121860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58069ace7c20_0 .net *"_ivl_5", 1 0, L_0x7946121860a8;  1 drivers
v0x58069ace7d00_0 .net *"_ivl_8", 31 0, L_0x58069acfab30;  1 drivers
o0x7946121d0488 .functor BUFZ 1, C4<z>; HiZ drive
v0x58069ace7de0_0 .net "clk", 0 0, o0x7946121d0488;  0 drivers
v0x58069ace7ea0_0 .var/i "i", 31 0;
v0x58069ace7f80 .array "registers", 0 31, 31 0;
E_0x58069ace3860 .event posedge, v0x58069ace7de0_0;
L_0x58069acfa890 .array/port v0x58069ace7f80, L_0x58069acfa930;
L_0x58069acfa930 .concat [ 5 2 0 0], L_0x58069acfae10, L_0x7946121860a8;
L_0x58069acfab30 .array/port v0x58069ace7f80, L_0x58069acfabd0;
L_0x58069acfabd0 .concat [ 5 2 0 0], L_0x58069acfaf00, L_0x7946121860f0;
    .scope S_0x58069ace4940;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58069ace5080_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x58069ace5080_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x58069ace5080_0;
    %store/vec4a v0x58069ace5240, 4, 0;
    %load/vec4 v0x58069ace5080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58069ace5080_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 12 15 "$readmemb", "instrucoes.bin", v0x58069ace5240 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x58069ace4620;
T_1 ;
    %wait E_0x58069ace48e0;
    %load/vec4 v0x58069ace5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58069ace5400_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x58069ace5760_0;
    %assign/vec4 v0x58069ace5400_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x58069ace4620;
T_2 ;
    %wait E_0x58069ace4850;
    %load/vec4 v0x58069ace5360_0;
    %load/vec4 v0x58069ace59b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x58069ace5400_0;
    %addi 4, 0, 32;
    %load/vec4 v0x58069ace5820_0;
    %add;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x58069ace5400_0;
    %addi 4, 0, 32;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x58069ace5760_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x58069ace4620;
T_3 ;
    %wait E_0x58069ace3940;
    %load/vec4 v0x58069ace5670_0;
    %assign/vec4 v0x58069ace55d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x58069ace2ac0;
T_4 ;
    %wait E_0x58069acc8fe0;
    %load/vec4 v0x58069ace3440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace30f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace2f90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58069ace2e10_0, 0, 2;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace30f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace2f90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58069ace2e10_0, 0, 2;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace32c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace2ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace30f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace2f90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58069ace2e10_0, 0, 2;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace32c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace30f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace2f90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58069ace2e10_0, 0, 2;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace32c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace30f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace3200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace2f90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58069ace2e10_0, 0, 2;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x58069ace6ef0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58069ace7ea0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x58069ace7ea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x58069ace7ea0_0;
    %store/vec4a v0x58069ace7f80, 4, 0;
    %load/vec4 v0x58069ace7ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58069ace7ea0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x58069ace7f80, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x58069ace7f80, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x58069ace7f80, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x58069ace6ef0;
T_6 ;
    %wait E_0x58069ace3860;
    %load/vec4 v0x58069ace75a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x58069ace7760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x58069ace7690_0;
    %load/vec4 v0x58069ace7760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58069ace7f80, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x58069ace0ee0;
T_7 ;
    %wait E_0x58069ac91e10;
    %load/vec4 v0x58069ace1140_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x58069ace1140_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x58069ace1140_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x58069ace1240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x58069ace1320_0, 0, 4;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x58069ace1fe0;
T_8 ;
    %wait E_0x58069acc8570;
    %load/vec4 v0x58069ace2310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58069ace2400_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x58069ace2210_0;
    %load/vec4 v0x58069ace24d0_0;
    %and;
    %store/vec4 v0x58069ace2400_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x58069ace2210_0;
    %load/vec4 v0x58069ace24d0_0;
    %or;
    %store/vec4 v0x58069ace2400_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x58069ace2210_0;
    %load/vec4 v0x58069ace24d0_0;
    %add;
    %store/vec4 v0x58069ace2400_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x58069ace2210_0;
    %load/vec4 v0x58069ace24d0_0;
    %sub;
    %store/vec4 v0x58069ace2400_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x58069ace2210_0;
    %load/vec4 v0x58069ace24d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x58069ace2400_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x58069ace2210_0;
    %load/vec4 v0x58069ace24d0_0;
    %or;
    %inv;
    %store/vec4 v0x58069ace2400_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x58069ace36d0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58069ace41c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x58069ace41c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x58069ace41c0_0;
    %store/vec4a v0x58069ace42a0, 4, 0;
    %load/vec4 v0x58069ace41c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58069ace41c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x58069ace36d0;
T_10 ;
    %wait E_0x58069ace3940;
    %load/vec4 v0x58069ace3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x58069ace4440_0;
    %load/vec4 v0x58069ace3fd0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x58069ace42a0, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x58069acbd010;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x58069ace9730_0;
    %inv;
    %store/vec4 v0x58069ace9730_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x58069acbd010;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace9730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace9900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58069ace9900_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58069ace9900_0, 0, 1;
    %delay 135, 0;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x58069acbd010;
T_13 ;
    %wait E_0x58069ace3940;
    %vpi_call 3 36 "$display", "Start Testbench" {0 0 0};
    %vpi_call 3 37 "$monitor", "clk=%b, reset=%b, instrucao=%h, result=%h", v0x58069ace9730_0, v0x58069ace9900_0, v0x58069ace97f0_0, v0x58069ace99f0_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x58069acbd010;
T_14 ;
    %vpi_call 3 43 "$dumpfile", "processor_cycle.vcd" {0 0 0};
    %vpi_call 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58069acbd010 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "Add4.v";
    "test_MIPSProcessor.v";
    "MIPSProcessor.v";
    "aluControl.v";
    "ShiftLeft2.v";
    "SignalExtend.v";
    "ALU.v";
    "ControlUnit.v";
    "DataMemory.v";
    "FetchUnit.v";
    "MemoriaDeInstrucoes.v";
    "mux2x1_2.v";
    "mux2x1.v";
    "mux2x1_1.v";
    "Registradores.v";
