@N|Running in 64-bit mode
@N: CG364 :"C:\users\picoj\desktop\github\icestudio\icestcik\curso verilog\export_to_verilog\icetojedec\ejemplotojedec02\display7.v":6:7:6:13|Synthesizing module Display

