#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 10 19:37:55 2018
# Process ID: 16436
# Current directory: C:/Async-Click-Library/blocks/join
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16552 C:\Async-Click-Library\blocks\join\tmp_edit_project.xpr
# Log file: C:/Async-Click-Library/blocks/join/vivado.log
# Journal file: C:/Async-Click-Library/blocks/join\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Async-Click-Library/blocks/join/tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Async-Click-Library/blocks/add_block'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Async-Click-Library/blocks/asym_fork_stage'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 803.133 ; gain = 60.746
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Async-Click-Library/blocks/join/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Async-Click-Library/blocks/join/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'c:/Async-Click-Library/blocks/join/sim/defs.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Async-Click-Library/blocks/join/src/defs.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Async-Click-Library/blocks/join/src/join.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Async-Click-Library/blocks/join/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DATA_WIDTH' by 32 for port or parameter 'DATA_WIDTH_A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DATA_WIDTH' by 32 for port or parameter 'DATA_WIDTH_B'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DATA_WIDTH' by 32 for port or parameter 'DATA_WIDTH_C'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/Async-Click-Library/blocks/join c:/Async-Click-Library/blocks/add_block c:/Users/User/AppData/Roaming/Xilinx/ip_repo c:/Async-Click-Library/blocks/asym_fork_stage} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Async-Click-Library/blocks/join'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Async-Click-Library/blocks/add_block'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Async-Click-Library/blocks/asym_fork_stage'.
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Async-Click-Library\blocks\join\xilinx.com_click_element_join_1.0.zip} [ipx::current_core]
ipx::unload_core component_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 10 19:39:20 2018...
