<?xml version="1.0" encoding="utf-8"?><feed xmlns="http://www.w3.org/2005/Atom" ><generator uri="https://jekyllrb.com/" version="4.3.2">Jekyll</generator><link href="https://zju-idea.github.io/feed.xml" rel="self" type="application/atom+xml" /><link href="https://zju-idea.github.io/" rel="alternate" type="text/html" /><updated>2024-12-04T05:05:17+00:00</updated><id>https://zju-idea.github.io/feed.xml</id><title type="html">ZJU-IDEA</title><subtitle>An engaging 1-3 sentence description of your lab.</subtitle><entry><title type="html">FIT 26</title><link href="https://zju-idea.github.io/2024/12/03/example-post-1.md.html" rel="alternate" type="text/html" title="FIT 26" /><published>2024-12-03T00:00:00+00:00</published><updated>2024-12-04T05:03:30+00:00</updated><id>https://zju-idea.github.io/2024/12/03/example-post-1.md</id><content type="html" xml:base="https://zju-idea.github.io/2024/12/03/example-post-1.md.html"><![CDATA[<h1 id="fit-workshop-26th-post-moore-era-design-automation">FIT Workshop 26<sup>th</sup>: Post-Moore Era Design Automation</h1>

<p>Date: Dec. 14, 2024<br />
Place: Jinxi Hotel, Hangzhou, China</p>

<h2 id="general-information">General Information</h2>
<p>The workshop will bring together global experts, scholars, and industry leaders in the field of EDA to jointly discuss core scientific challenges of the Post-Moore Era, share the latest research findings, and exchange practical experiences. Topics of discussion include, but are not limited to: Design methodologies for novel computing and storage architectures, Innovations in energy-efficient computing and storage architectures, Heterogeneous integration methods and near-memory computing circuit design, Flexible and programmable architectures with multiple operators, and Heterogeneous storage-compute integrated architecture chips.</p>

<h2 id="organizing-committee">Organizing Committee</h2>
<ul>
  <li>Faculty of Information Technology, Zhejiang University</li>
  <li>College of Integrated Circuits, Zhejiang University</li>
</ul>

<h2 id="agenda">Agenda</h2>

<table>
  <thead>
    <tr>
      <th>Time</th>
      <th>Event</th>
      <th>Speaker</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>08:30-08:50</td>
      <td>Gathering</td>
      <td> </td>
    </tr>
    <tr>
      <td>08:50-09:00</td>
      <td>Speaker preparation</td>
      <td> </td>
    </tr>
    <tr>
      <td>09:00-09:05</td>
      <td>Opening speech</td>
      <td>Cheng Zhuo</td>
    </tr>
    <tr>
      <td>09:05-09:35</td>
      <td>Design Tools for Adiabatic Quantum-Flux-Parametron Logic: Toward Extremely Energy-Efficient Computing</td>
      <td>Tsung-Yi Ho</td>
    </tr>
    <tr>
      <td>09:35-10:05</td>
      <td>Design Methodologies of Electronic Design Automation</td>
      <td>Pingqiang Zhou</td>
    </tr>
    <tr>
      <td>10:05-10:30</td>
      <td>Break</td>
      <td> </td>
    </tr>
    <tr>
      <td>10:30-11:00</td>
      <td>Software-Hardware Co-Design Tools: Lowering the Barriers to Smart Chip Development</td>
      <td>Yun Liang</td>
    </tr>
    <tr>
      <td>11:00-11:30</td>
      <td>Circuit Simulation via Exponential Integrator Method</td>
      <td>Hao Yu</td>
    </tr>
    <tr>
      <td>11:30-12:00</td>
      <td>On-Device AI for Better Mobile and Implantable Devices</td>
      <td>YYS</td>
    </tr>
    <tr>
      <td>12:00-13:40</td>
      <td>Lunch</td>
      <td> </td>
    </tr>
    <tr>
      <td>13:40-14:10</td>
      <td>LiTformer: Efficient Modeling and Analysis of High-Speed Link Transmitters Using Non-Autoregressive Transformer</td>
      <td>Songyu Sun</td>
    </tr>
    <tr>
      <td>14:10-14:40</td>
      <td>Trending Frontiers of EDA: Can AI Save the World?</td>
      <td>Wenhao SUN</td>
    </tr>
    <tr>
      <td>14:40-15:10</td>
      <td>Is Vanilla Bayesian Optimization Enough for High-Dimensional Architecture DesignOptimization?</td>
      <td>Yuanhang Gao</td>
    </tr>
    <tr>
      <td>15:10-15:50</td>
      <td>Break</td>
      <td> </td>
    </tr>
    <tr>
      <td>15:50-16:20</td>
      <td>Algorithm-Hardware Co-design of a UnifiedAccelerator for Non-linear Functions in Transformers</td>
      <td>Haonan Du</td>
    </tr>
    <tr>
      <td>16:20-16:50</td>
      <td>AI for EDA: From the Perspective of Approximate Logic Synthesis</td>
      <td>Xuan Wang</td>
    </tr>
    <tr>
      <td>16:50-17:20</td>
      <td>Boosting Standard Cell Library Characterization with Machine Learning</td>
      <td>Zhengrui Chen</td>
    </tr>
    <tr>
      <td>17:20-17:25</td>
      <td>Closing remarks</td>
      <td>Xunzhao Yin</td>
    </tr>
    <tr>
      <td>17:25-17:30</td>
      <td>Adjourn</td>
      <td> </td>
    </tr>
  </tbody>
</table>]]></content><author><name>Zheyu Yan</name></author><category term="EDA" /><category term="conference" /><summary type="html"><![CDATA[FIT Workshop 26th: Post-Moore Era Design Automation]]></summary></entry><entry><title type="html">FIT Workshop 26</title><link href="https://zju-idea.github.io/2023/02/23/example-post-3.html" rel="alternate" type="text/html" title="FIT Workshop 26" /><published>2023-02-23T00:00:00+00:00</published><updated>2024-12-04T05:03:30+00:00</updated><id>https://zju-idea.github.io/2023/02/23/example-post-3</id><content type="html" xml:base="https://zju-idea.github.io/2023/02/23/example-post-3.html"><![CDATA[<h1 id="fit-workshop-26th-post-moore-era-design-automation">FIT Workshop 26<sup>th</sup>: Post-Moore Era Design Automation</h1>

<p>Date: Dec. 14, 2024<br />
Place: Jinxi Hotel, Hangzhou, China</p>

<h2 id="general-information">General Information</h2>
<p>The workshop will bring together global experts, scholars, and industry leaders in the field of EDA to jointly discuss core scientific challenges of the Post-Moore Era, share the latest research findings, and exchange practical experiences. Topics of discussion include, but are not limited to: Design methodologies for novel computing and storage architectures, Innovations in energy-efficient computing and storage architectures, Heterogeneous integration methods and near-memory computing circuit design, Flexible and programmable architectures with multiple operators, and Heterogeneous storage-compute integrated architecture chips.</p>

<h2 id="organizing-committee">Organizing Committee</h2>
<ul>
  <li>Faculty of Information Technology, Zhejiang University</li>
  <li>College of Integrated Circuits, Zhejiang University</li>
</ul>

<h2 id="agenda">Agenda</h2>

<table>
  <thead>
    <tr>
      <th>Time</th>
      <th>Event</th>
      <th>Speaker</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>08:30-08:50</td>
      <td>Gathering</td>
      <td> </td>
    </tr>
    <tr>
      <td>08:50-09:00</td>
      <td>Speaker preparation</td>
      <td> </td>
    </tr>
    <tr>
      <td>09:00-09:05</td>
      <td>Opening speech</td>
      <td>Cheng Zhuo</td>
    </tr>
    <tr>
      <td>09:05-09:35</td>
      <td>Design Tools for Adiabatic Quantum-Flux-Parametron Logic: Toward Extremely Energy-Efficient Computing</td>
      <td>Tsung-Yi Ho</td>
    </tr>
    <tr>
      <td>09:35-10:05</td>
      <td>Design Methodologies of Electronic Design Automation</td>
      <td>Pingqiang Zhou</td>
    </tr>
    <tr>
      <td>10:05-10:30</td>
      <td>Break</td>
      <td> </td>
    </tr>
    <tr>
      <td>10:30-11:00</td>
      <td>Software-Hardware Co-Design Tools: Lowering the Barriers to Smart Chip Development</td>
      <td>Yun Liang</td>
    </tr>
    <tr>
      <td>11:00-11:30</td>
      <td>Circuit Simulation via Exponential Integrator Method</td>
      <td>Hao Yu</td>
    </tr>
    <tr>
      <td>11:30-12:00</td>
      <td>On-Device AI for Better Mobile and Implantable Devices</td>
      <td>YYS</td>
    </tr>
    <tr>
      <td>12:00-13:40</td>
      <td>Lunch</td>
      <td> </td>
    </tr>
    <tr>
      <td>13:40-14:10</td>
      <td>LiTformer: Efficient Modeling and Analysis of High-Speed Link Transmitters Using Non-Autoregressive Transformer</td>
      <td>Songyu Sun</td>
    </tr>
    <tr>
      <td>14:10-14:40</td>
      <td>Trending Frontiers of EDA: Can AI Save the World?</td>
      <td>Wenhao SUN</td>
    </tr>
    <tr>
      <td>14:40-15:10</td>
      <td>Is Vanilla Bayesian Optimization Enough for High-Dimensional Architecture DesignOptimization?</td>
      <td>Yuanhang Gao</td>
    </tr>
    <tr>
      <td>15:10-15:50</td>
      <td>Break</td>
      <td> </td>
    </tr>
    <tr>
      <td>15:50-16:20</td>
      <td>Algorithm-Hardware Co-design of a UnifiedAccelerator for Non-linear Functions in Transformers</td>
      <td>Haonan Du</td>
    </tr>
    <tr>
      <td>16:20-16:50</td>
      <td>AI for EDA: From the Perspective of Approximate Logic Synthesis</td>
      <td>Xuan Wang</td>
    </tr>
    <tr>
      <td>16:50-17:20</td>
      <td>Boosting Standard Cell Library Characterization with Machine Learning</td>
      <td>Zhengrui Chen</td>
    </tr>
    <tr>
      <td>17:20-17:25</td>
      <td>Closing remarks</td>
      <td>Xunzhao Yin</td>
    </tr>
    <tr>
      <td>17:25-17:30</td>
      <td>Adjourn</td>
      <td> </td>
    </tr>
  </tbody>
</table>]]></content><author><name>Zheyu Yan</name></author><category term="biology," /><category term="medicine" /><summary type="html"><![CDATA[FIT Workshop 26th: Post-Moore Era Design Automation]]></summary></entry><entry><title type="html">Example post 2</title><link href="https://zju-idea.github.io/2021/09/30/example-post-2.html" rel="alternate" type="text/html" title="Example post 2" /><published>2021-09-30T00:00:00+00:00</published><updated>2024-12-04T05:03:30+00:00</updated><id>https://zju-idea.github.io/2021/09/30/example-post-2</id><content type="html" xml:base="https://zju-idea.github.io/2021/09/30/example-post-2.html"><![CDATA[<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.</p>]]></content><author><name>jane-smith</name></author><summary type="html"><![CDATA[Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.]]></summary></entry></feed>