# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do PlacaDeInduccion_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/CambioZonas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CambioZonas
# -- Compiling architecture descripcion of CambioZonas
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/Potencia.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Potencia
# -- Compiling architecture descripcion of Potencia
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/EstablecerPotencia.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity EstablecerPotencia
# -- Compiling architecture Behavioral of EstablecerPotencia
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/Tiempo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tiempo
# -- Compiling architecture descripcion of Tiempo
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/EstablecerTiempo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity EstablecerTiempo
# -- Compiling architecture Behavioral of EstablecerTiempo
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/MiniDin.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MiniDin
# -- Compiling architecture descripcion of MiniDin
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/GeneradorSenal.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GeneradorSenal
# -- Compiling architecture Behavioral of GeneradorSenal
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/Joiner.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Joiner
# -- Compiling architecture Behavioral of Joiner
# vcom -93 -work work {C:/Users/Luis/Downloads/PlacaDeInduccion/Clasificador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Clasificador
# -- Compiling architecture Behavioral of Clasificador
# 
