(module "4-Lead 2.0 mm x 1.6 mm VFLGA" (layer F.Cu) (tedit 5E567F4C)
  (fp_text reference REF** (at 0.05 -1.66) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value "4-Lead 2.0 mm x 1.6 mm VFLGA" (at 0 -3.08) (layer F.Fab) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -1.12 0.92) (end -1.12 0.67) (layer F.SilkS) (width 0.1))
  (fp_line (start -1.12 0.92) (end -0.87 0.92) (layer F.SilkS) (width 0.1))
  (fp_line (start -1 -0.8) (end 1 -0.8) (layer F.Fab) (width 0.1))
  (fp_line (start 1 -0.8) (end 1 0.8) (layer F.Fab) (width 0.1))
  (fp_line (start 1 0.8) (end -1 0.8) (layer F.Fab) (width 0.1))
  (fp_line (start -1 -0.8) (end -1 0.8) (layer F.Fab) (width 0.1))
  (fp_line (start 1.12 0.9206) (end 1.12 0.6706) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.12 0.9206) (end 0.87 0.9206) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.1206 -0.92) (end 0.8706 -0.92) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.1206 -0.92) (end 1.1206 -0.67) (layer F.SilkS) (width 0.1))
  (fp_line (start -1.12 -0.9206) (end -1.12 -0.6706) (layer F.SilkS) (width 0.1))
  (fp_line (start -1.12 -0.9206) (end -0.87 -0.9206) (layer F.SilkS) (width 0.1))
  (pad 4 smd rect (at -0.775 -0.475) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask))
  (pad 1 smd custom (at -0.75 0.475) (size 0.3 0.6) (layers F.Cu F.Paste F.Mask)
    (zone_connect 0)
    (options (clearance outline) (anchor rect))
    (primitives
      (gr_poly (pts
         (xy -0.225 -0.35) (xy 0.225 -0.35) (xy 0.225 0.35) (xy -0.133 0.35) (xy -0.225 0.258)
) (width 0))
    ))
  (pad 2 smd rect (at 0.775 0.475) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at 0.775 -0.475) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask))
)
