;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	CMP 300, 90
	ADD 130, 9
	SUB @-127, 100
	SUB -8, <-26
	JMN @12, #-200
	ADD 130, 9
	SLT 12, @10
	SUB #72, @200
	MOV -270, 174
	SUB -207, <-120
	MOV @128, 106
	MOV @128, 106
	SUB -207, <-120
	SUB -207, <-120
	SUB @127, 106
	SUB -7, <-20
	SUB -7, <-20
	SUB @12, @10
	JMN <127, 106
	JMN <127, 106
	SUB <927, 117
	SUB <927, 117
	JMP -1, @-26
	SUB @-127, 100
	ADD #270, <0
	SUB @-127, 100
	DJN -1, @-20
	ADD #270, <0
	ADD 270, 66
	SUB @12, @10
	CMP 300, 90
	CMP 300, 90
	CMP 300, 90
	CMP 300, 90
	SUB -207, <-120
	SLT #300, <1
	SUB <0, @302
	SUB @122, 103
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB <0, @302
	SUB <0, @302
	SPL 0, <-2
	CMP -207, <-120
