\BOOKMARK [0][]{chapter*.1}{Acknowledgements}{}% 1
\BOOKMARK [0][]{chapter*.2}{Abstract}{}% 2
\BOOKMARK [0][]{chapter.1}{1 Introduction}{}% 3
\BOOKMARK [0][]{chapter.2}{2 Theoretical Basis}{}% 4
\BOOKMARK [1][-]{section.2.1}{2.1 Background Theory}{chapter.2}% 5
\BOOKMARK [1][-]{section.2.2}{2.2 Literature Review}{chapter.2}% 6
\BOOKMARK [0][]{chapter.3}{3 Proposed System and Objectives}{}% 7
\BOOKMARK [1][-]{section.3.1}{3.1 Proposed System Overview}{chapter.3}% 8
\BOOKMARK [1][-]{section.3.2}{3.2 Objectives}{chapter.3}% 9
\BOOKMARK [0][]{chapter.4}{4 Implementation and Results}{}% 10
\BOOKMARK [1][-]{section.4.1}{4.1 Transmission and Reception}{chapter.4}% 11
\BOOKMARK [2][-]{subsection.4.1.1}{4.1.1 Hardware}{section.4.1}% 12
\BOOKMARK [2][-]{subsection.4.1.2}{4.1.2 Transceiver Setup}{section.4.1}% 13
\BOOKMARK [2][-]{subsection.4.1.3}{4.1.3 Transmitter}{section.4.1}% 14
\BOOKMARK [2][-]{subsection.4.1.4}{4.1.4 Receiver}{section.4.1}% 15
\BOOKMARK [1][-]{section.4.2}{4.2 Optical Transmission}{chapter.4}% 16
\BOOKMARK [2][-]{subsection.4.2.1}{4.2.1 SOA Board}{section.4.2}% 17
\BOOKMARK [2][-]{subsection.4.2.2}{4.2.2 Heatsink and Mount}{section.4.2}% 18
\BOOKMARK [0][]{chapter.5}{5 Conclusion}{}% 19
\BOOKMARK [0][]{chapter*.40}{Bibliography}{}% 20
\BOOKMARK [0][]{appendix.U}{A Transceiver Settings}{}% 21
\BOOKMARK [1][-]{section.U.1}{A.1 Transceiver Wizard Settings}{appendix.U}% 22
\BOOKMARK [1][-]{section.U.2}{A.2 External Clock Settings}{appendix.U}% 23
\BOOKMARK [1][-]{section.U.3}{A.3 Constraints}{appendix.U}% 24
\BOOKMARK [0][]{appendix.V}{B Verilog Code}{}% 25
\BOOKMARK [1][-]{section.V.1}{B.1 PRBS Generator/Checker Module}{appendix.V}% 26
\BOOKMARK [1][-]{section.V.2}{B.2 Single Channel Burst Mode}{appendix.V}% 27
\BOOKMARK [1][-]{section.V.3}{B.3 Two Channel Burst Mode}{appendix.V}% 28
\BOOKMARK [1][-]{section.V.4}{B.4 Burst Mode Checking}{appendix.V}% 29
\BOOKMARK [0][]{appendix.W}{C SOA PCB Design}{}% 30
\BOOKMARK [0][]{appendix.X}{D Substrate Design}{}% 31
