// Seed: 1143745911
module module_0;
  id_1 :
  assert property (@(posedge 1) 1)
  else $display(id_1);
  module_2();
  reg id_2;
  reg id_3;
  task id_4;
    input id_5;
    begin
      id_3 <= id_2;
      id_3 <= id_5;
    end
  endtask
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
);
  initial id_0 = id_1;
  module_0();
endmodule
module module_2;
  assign id_1 = 1'h0;
  module_3(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_5;
  rtran (id_4, id_3 < id_4, id_1 !== id_4, id_1);
  tri0 id_6;
  specify
    if (id_5) (posedge id_7 => (id_8 +: 1)) = ((id_7): id_7  : 1, id_8 == (id_6));
    (id_9 => id_10) = (id_9);
  endspecify
endmodule
