Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,432
design__instance__area,5807.89
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00016545329708606005
power__switching__total,0.00004500951399677433
power__leakage__total,0.0000014882130017213058
power__total,0.00021195101726334542
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2566140705895362
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2566140705895362
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11095533139658623
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.216913937396075
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110955
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26600222777358423
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26600222777358423
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6159066209151147
timing__setup__ws__corner:nom_slow_1p08V_125C,10.471940055948581
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.615907
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2602382827336223
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2602382827336223
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2922757119055547
timing__setup__ws__corner:nom_typ_1p20V_25C,10.939949700234223
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292276
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2566140705895362
clock__skew__worst_setup,0.2566140705895362
timing__hold__ws,0.11095533139658623
timing__setup__ws,10.471940055948581
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110955
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,432
design__instance__area__stdcell,5807.89
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.200677
design__instance__utilization__stdcell,0.200677
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,11
design__instance__area__class:inverter,63.504
design__instance__count__class:sequential_cell,29
design__instance__area__class:sequential_cell,1368.06
design__instance__count__class:multi_input_combinational_cell,294
design__instance__area__class:multi_input_combinational_cell,3100.81
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,86
design__instance__area__class:timing_repair_buffer,1177.55
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,8412.63
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,52
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,477
route__net__special,2
route__drc_errors__iter:0,255
route__wirelength__iter:0,9235
route__drc_errors__iter:1,99
route__wirelength__iter:1,9258
route__drc_errors__iter:2,103
route__wirelength__iter:2,9222
route__drc_errors__iter:3,7
route__wirelength__iter:3,9144
route__drc_errors__iter:4,0
route__wirelength__iter:4,9140
route__drc_errors,0
route__wirelength,9140
route__vias,2698
route__vias__singlecut,2698
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,227.83
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000115202
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000144693
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000214424
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000144693
design_powergrid__voltage__worst,0.0000144693
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000144693
design_powergrid__drop__worst__net:VPWR,0.0000115202
design_powergrid__voltage__worst__net:VGND,0.0000144693
design_powergrid__drop__worst__net:VGND,0.0000144693
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000002470000000000000068222337501477881005484960041940212249755859375
ir__drop__worst,0.000011500000000000000008998878031629686802261858247220516204833984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
