--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Module_Top.twx Module_Top.ncd -o Module_Top.twr
Module_Top.pcf -ucf smg_interface_dem.ucf

Design file:              Module_Top.ncd
Physical constraint file: Module_Top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6579 paths analyzed, 1018 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.947ns.
--------------------------------------------------------------------------------

Paths for end point U4/Num_11 (SLICE_X9Y44.D3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/rNumber_16 (FF)
  Destination:          U4/Num_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/rNumber_16 to U4/Num_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BMUX    Tshcko                0.518   U1/rNumber<19>
                                                       U1/rNumber_16
    SLICE_X12Y43.D2      net (fanout=6)        1.822   U1/rNumber<16>
    SLICE_X12Y43.D       Tilo                  0.254   U4/Num_16
                                                       U4/Num_warning[19]_Number_Sig[19]_LessThan_55_o23_SW0
    SLICE_X12Y43.B1      net (fanout=1)        0.534   N48
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X9Y44.D3       net (fanout=8)        1.166   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X9Y44.CLK      Tas                   0.373   U4/Num_11
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>12
                                                       U4/Num_11
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.399ns logic, 3.522ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/j_2_1 (FF)
  Destination:          U4/Num_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.194 - 0.197)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/j_2_1 to U4/Num_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   U4/j_2_1
                                                       U4/j_2_1
    SLICE_X8Y39.A1       net (fanout=2)        1.020   U4/j_2_1
    SLICE_X8Y39.A        Tilo                  0.254   U4/Mcount_j2
                                                       U4/_n2450_inv31
    SLICE_X12Y43.B3      net (fanout=11)       1.239   U4/Mcount_j2
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X9Y44.D3       net (fanout=8)        1.166   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X9Y44.CLK      Tas                   0.373   U4/Num_11
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>12
                                                       U4/Num_11
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.406ns logic, 3.425ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/j_0_1 (FF)
  Destination:          U4/Num_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.323 - 0.330)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/j_0_1 to U4/Num_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.DQ      Tcko                  0.430   U4/j_0_1
                                                       U4/j_0_1
    SLICE_X8Y39.A2       net (fanout=1)        0.968   U4/j_0_1
    SLICE_X8Y39.A        Tilo                  0.254   U4/Mcount_j2
                                                       U4/_n2450_inv31
    SLICE_X12Y43.B3      net (fanout=11)       1.239   U4/Mcount_j2
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X9Y44.D3       net (fanout=8)        1.166   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X9Y44.CLK      Tas                   0.373   U4/Num_11
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>12
                                                       U4/Num_11
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.311ns logic, 3.373ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point U4/Num_7 (SLICE_X8Y44.D4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/rNumber_16 (FF)
  Destination:          U4/Num_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/rNumber_16 to U4/Num_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BMUX    Tshcko                0.518   U1/rNumber<19>
                                                       U1/rNumber_16
    SLICE_X12Y43.D2      net (fanout=6)        1.822   U1/rNumber<16>
    SLICE_X12Y43.D       Tilo                  0.254   U4/Num_16
                                                       U4/Num_warning[19]_Number_Sig[19]_LessThan_55_o23_SW0
    SLICE_X12Y43.B1      net (fanout=1)        0.534   N48
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X8Y44.D4       net (fanout=8)        1.084   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X8Y44.CLK      Tas                   0.339   U4/Num_7
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<7>11_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
                                                       U4/Num_7
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (1.365ns logic, 3.440ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/j_2_1 (FF)
  Destination:          U4/Num_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.194 - 0.197)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/j_2_1 to U4/Num_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   U4/j_2_1
                                                       U4/j_2_1
    SLICE_X8Y39.A1       net (fanout=2)        1.020   U4/j_2_1
    SLICE_X8Y39.A        Tilo                  0.254   U4/Mcount_j2
                                                       U4/_n2450_inv31
    SLICE_X12Y43.B3      net (fanout=11)       1.239   U4/Mcount_j2
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X8Y44.D4       net (fanout=8)        1.084   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X8Y44.CLK      Tas                   0.339   U4/Num_7
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<7>11_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
                                                       U4/Num_7
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (1.372ns logic, 3.343ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/j_0_1 (FF)
  Destination:          U4/Num_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.323 - 0.330)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/j_0_1 to U4/Num_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.DQ      Tcko                  0.430   U4/j_0_1
                                                       U4/j_0_1
    SLICE_X8Y39.A2       net (fanout=1)        0.968   U4/j_0_1
    SLICE_X8Y39.A        Tilo                  0.254   U4/Mcount_j2
                                                       U4/_n2450_inv31
    SLICE_X12Y43.B3      net (fanout=11)       1.239   U4/Mcount_j2
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X8Y44.D4       net (fanout=8)        1.084   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X8Y44.CLK      Tas                   0.339   U4/Num_7
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<7>11_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
                                                       U4/Num_7
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.277ns logic, 3.291ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point U4/Num_8 (SLICE_X9Y44.A5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/rNumber_16 (FF)
  Destination:          U4/Num_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/rNumber_16 to U4/Num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BMUX    Tshcko                0.518   U1/rNumber<19>
                                                       U1/rNumber_16
    SLICE_X12Y43.D2      net (fanout=6)        1.822   U1/rNumber<16>
    SLICE_X12Y43.D       Tilo                  0.254   U4/Num_16
                                                       U4/Num_warning[19]_Number_Sig[19]_LessThan_55_o23_SW0
    SLICE_X12Y43.B1      net (fanout=1)        0.534   N48
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X9Y44.A5       net (fanout=8)        1.005   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X9Y44.CLK      Tas                   0.373   U4/Num_11
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<8>13
                                                       U4/Num_8
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (1.399ns logic, 3.361ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/j_2_1 (FF)
  Destination:          U4/Num_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.194 - 0.197)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/j_2_1 to U4/Num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   U4/j_2_1
                                                       U4/j_2_1
    SLICE_X8Y39.A1       net (fanout=2)        1.020   U4/j_2_1
    SLICE_X8Y39.A        Tilo                  0.254   U4/Mcount_j2
                                                       U4/_n2450_inv31
    SLICE_X12Y43.B3      net (fanout=11)       1.239   U4/Mcount_j2
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X9Y44.A5       net (fanout=8)        1.005   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X9Y44.CLK      Tas                   0.373   U4/Num_11
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<8>13
                                                       U4/Num_8
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.406ns logic, 3.264ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/j_0_1 (FF)
  Destination:          U4/Num_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.323 - 0.330)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/j_0_1 to U4/Num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.DQ      Tcko                  0.430   U4/j_0_1
                                                       U4/j_0_1
    SLICE_X8Y39.A2       net (fanout=1)        0.968   U4/j_0_1
    SLICE_X8Y39.A        Tilo                  0.254   U4/Mcount_j2
                                                       U4/_n2450_inv31
    SLICE_X12Y43.B3      net (fanout=11)       1.239   U4/Mcount_j2
    SLICE_X12Y43.B       Tilo                  0.254   U4/Num_16
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>111
    SLICE_X9Y44.A5       net (fanout=8)        1.005   U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<11>11
    SLICE_X9Y44.CLK      Tas                   0.373   U4/Num_11
                                                       U4/Mmux_j[2]_Num[23]_wide_mux_82_OUT<8>13
                                                       U4/Num_8
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.311ns logic, 3.212ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1/rNum_17 (SLICE_X14Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/rNum_17 (FF)
  Destination:          U1/rNum_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/rNum_17 to U1/rNum_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.200   U1/rNum_16
                                                       U1/rNum_17
    SLICE_X14Y31.A6      net (fanout=5)        0.034   U1/rNum_17
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.190   U1/rNum_16
                                                       U1/Mmux_i[3]_GND_2_o_mux_52_OUT<0>18
                                                       U1/rNum_17
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point U4/Num_purpose_4 (SLICE_X9Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/Num_purpose_4 (FF)
  Destination:          U4/Num_purpose_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/Num_purpose_4 to U4/Num_purpose_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.AQ       Tcko                  0.198   U4/Num_purpose_7
                                                       U4/Num_purpose_4
    SLICE_X9Y40.A6       net (fanout=2)        0.024   U4/Num_purpose_4
    SLICE_X9Y40.CLK      Tah         (-Th)    -0.215   U4/Num_purpose_7
                                                       U4/Num_purpose_4_dpot
                                                       U4/Num_purpose_4
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point U2/U3/rScan_2 (SLICE_X15Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U3/rScan_2 (FF)
  Destination:          U2/U3/rScan_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U3/rScan_2 to U2/U3/rScan_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y62.AQ      Tcko                  0.198   U2/U3/rScan<5>
                                                       U2/U3/rScan_2
    SLICE_X15Y62.A6      net (fanout=2)        0.024   U2/U3/rScan<2>
    SLICE_X15Y62.CLK     Tah         (-Th)    -0.215   U2/U3/rScan<5>
                                                       U2/U3/rScan_2_dpot
                                                       U2/U3/rScan_2
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: U3/count<18>/CLK
  Logical resource: U3/count_15/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: U3/count<18>/SR
  Logical resource: U3/count_15/SR
  Location pin: SLICE_X0Y33.SR
  Clock network: U1/RSTn_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.947|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6579 paths, 0 nets, and 1628 connections

Design statistics:
   Minimum period:   4.947ns{1}   (Maximum frequency: 202.143MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 29 11:30:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



