// Seed: 145225699
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri1 id_12
);
  assign id_14 = (id_12);
  wand id_15, id_16;
  assign id_14 = 1'd0;
  supply1 id_17;
  wire id_18, id_19 = id_18;
  wire id_20;
  assign id_14 = id_15;
  if (1) wire id_21;
  else begin
    wire id_22;
    assign id_17 = 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  tri0 id_6;
  module_0(
      id_3, id_4, id_3, id_1, id_1, id_3, id_4, id_4, id_3, id_1, id_4, id_1, id_1
  );
  assign id_6 = 1'h0;
endmodule : id_7
