INFO: [HLS 200-10] Running 'D:/Software/Embeded/xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'SAS' on host 'desktop-noapfmr' (Windows NT_amd64 version 6.2) on Fri Dec 09 11:15:19 +0100 2022
INFO: [HLS 200-10] In directory 'E:/USN_Education/VitisCode/MergeSort'
Sourcing Tcl script 'E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project MergeSort 
INFO: [HLS 200-10] Opening project 'E:/USN_Education/VitisCode/MergeSort/MergeSort'.
INFO: [HLS 200-1510] Running: set_top group3 
INFO: [HLS 200-1510] Running: add_files mergesort.c 
INFO: [HLS 200-10] Adding design file 'mergesort.c' to the project
INFO: [HLS 200-1510] Running: add_files mergesort.h 
INFO: [HLS 200-10] Adding design file 'mergesort.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb mergesort_tb.c 
INFO: [HLS 200-10] Adding test bench file 'mergesort_tb.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/USN_Education/VitisCode/MergeSort/VIVADO_IP_Zip_File
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output E:/USN_Education/VitisCode/MergeSort/VIVADO_IP_Zip_File -rtl verilog 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Running Dispatch Server on port: 49328
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Software/Embeded/xilinx/Vitis_HLS/2022.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_group3.cpp
   Compiling (apcc) mergesort_tb.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Software/Embeded/xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'SAS' on host 'desktop-noapfmr' (Windows NT_amd64 version 6.2) on Fri Dec 09 11:15:50 +0100 2022
INFO: [HLS 200-10] In directory 'E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.296 seconds; peak allocated memory: 7.359 MB.
   Compiling (apcc) mergesort.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Software/Embeded/xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'SAS' on host 'desktop-noapfmr' (Windows NT_amd64 version 6.2) on Fri Dec 09 11:15:56 +0100 2022
INFO: [HLS 200-10] In directory 'E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.244 seconds; peak allocated memory: 7.555 MB.
   Compiling apatb_group3_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Merge Sort: 
-1424134778, 0, -1300977018, 32764, 4219248, INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

E:\USN_Education\VitisCode\MergeSort\MergeSort\solution1\sim\verilog>set PATH= 

E:\USN_Education\VitisCode\MergeSort\MergeSort\solution1\sim\verilog>call D:/Software/Embeded/xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_group3_top glbl -Oenable_linking_all_libraries  -prj group3.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s group3 -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Embeded/xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_group3_top glbl -Oenable_linking_all_libraries -prj group3.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s group3 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_group3_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_22_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_22_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_29_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_29_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_31_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_31_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_39_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_39_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_Pipeline_VITIS_LOOP_42_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_Pipeline_VITIS_LOOP_42_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3_mergeSort_temp_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_mergeSort_temp_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.group3_mergeSort_temp_RAM_AUTO_1...
Compiling module xil_defaultlib.group3_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort_Pipeline_VITIS_...
Compiling module xil_defaultlib.group3_mergeSort
Compiling module xil_defaultlib.group3_control_s_axi
Compiling module xil_defaultlib.group3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=14)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_group3_top
Compiling module work.glbl
Built simulation snapshot group3

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/group3/xsim_script.tcl
# xsim {group3} -view {{group3_dataflow_ana.wcfg}} -tclbatch {group3.tcl} -protoinst {group3.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file group3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3//AESL_inst_group3_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137/grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160/grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169/grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128/grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179/grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3/grp_mergeSort_fu_84/grp_mergeSort_fu_84_activity
Time resolution is 1 ps
open_wave_config group3_dataflow_ana.wcfg
source group3.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/interrupt -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BRESP -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RRESP -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RDATA -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARADDR -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WSTRB -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WDATA -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWADDR -into $array_r__array_size__output_r__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_done -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_idle -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_ready -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_group3_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/LENGTH_array_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_group3_top/LENGTH_array_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_group3_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_group3_top/control_INTERRUPT -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_BRESP -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_BREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_BVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_RRESP -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_RDATA -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_RREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_RVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARADDR -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WSTRB -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WDATA -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_WVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWADDR -into $tb_array_r__array_size__output_r__return_group -radix hex
## save_wave_config group3.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1665000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1725 ns : File "E:/USN_Education/VitisCode/MergeSort/MergeSort/solution1/sim/verilog/group3.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec  9 11:16:30 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Merge Sort: 
12, 0, -1300977018, 32764, 4219376, INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 57.806 seconds; current allocated memory: 6.758 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 72.884 seconds; peak allocated memory: 709.617 MB.
