{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535637959835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535637959836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 11:05:59 2018 " "Processing started: Thu Aug 30 11:05:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535637959836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637959836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637959836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535637960136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535637960137 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or an identifier, or  unary operator FSM.vhd(28) " "VHDL syntax error at FSM.vhd(28) near text \"=\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974956 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement FSM.vhd(30) " "VHDL syntax error at FSM.vhd(30) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" FSM.vhd(32) " "VHDL syntax error at FSM.vhd(32) near text \"if\";  expecting \"case\"" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or an identifier, or  unary operator FSM.vhd(34) " "VHDL syntax error at FSM.vhd(34) near text \"=\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" FSM.vhd(36) " "VHDL syntax error at FSM.vhd(36) near text \"if\";  expecting \"case\"" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or an identifier, or  unary operator FSM.vhd(38) " "VHDL syntax error at FSM.vhd(38) near text \"=\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" FSM.vhd(40) " "VHDL syntax error at FSM.vhd(40) near text \"if\";  expecting \"case\"" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or an identifier, or  unary operator FSM.vhd(42) " "VHDL syntax error at FSM.vhd(42) near text \"=\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" FSM.vhd(44) " "VHDL syntax error at FSM.vhd(44) near text \"if\";  expecting \"case\"" {  } { { "FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/2018-2/Praticas/FSM/FSM.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 0 0 " "Found 0 design units, including 0 entities, in source file FSM.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637974958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535637975041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 30 11:06:15 2018 " "Processing ended: Thu Aug 30 11:06:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535637975041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535637975041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535637975041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637975041 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535637975215 ""}
