\doxysection{stm32g4xx\+\_\+hal\+\_\+rcc.\+h}
\hypertarget{stm32g4xx__hal__rcc_8h_source}{}\label{stm32g4xx__hal__rcc_8h_source}\index{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc.h@{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ STM32G4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ STM32G4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}stm32g4xx\_hal\_def.h"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00046\ \{}
\DoxyCodeLine{00047\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{PLLState}};\ \ \ }
\DoxyCodeLine{00050\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{PLLSource}};\ \ }
\DoxyCodeLine{00053\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{PLLM}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00056\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{PLLN}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00059\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{PLLP}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00062\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{PLLQ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00065\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a41208d1f84fc268f14fed2c825d07fbc}{PLLR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00069\ \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{00070\ }
\DoxyCodeLine{00074\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00075\ \{}
\DoxyCodeLine{00076\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af9e7bc89cab81c1705d94c74c7a81088}{OscillatorType}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7e05d6eec98ed8cdaba00ca3d167ff72}{HSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7c1294e9407e69e80fe034caf35fe7ea}{LSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a39b62cae65fe7a251000354e5bba8cb6}{HSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00088\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9b2e48e452d0c334f2b9473216064560}{HSICalibrationValue}};\ \ }
\DoxyCodeLine{00091\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a955de90db8882fde02c4fb59c7c000f0}{LSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00094\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a8055a66f494074422f14b2b7def4cd2f}{HSI48State}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00097\ \ \ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af76de5ee86798f0c3a4c83c84dfa58be}{PLL}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00099\ \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00104\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00105\ \{}
\DoxyCodeLine{00106\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a93a53676a1cfc5b55b8b990e7ff4dac5}{ClockType}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00109\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a4ceff1fdbf423e347c63052ca2c1d7e1}{SYSCLKSource}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00112\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_abd9bcaa8dcf4b816462ee2930ab3e993}{AHBCLKDivider}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00115\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a21ceb024102adc3c4dc7eb270cf02ebd}{APB1CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00118\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aa75c110cd93855d49249f38da8cf94f7}{APB2CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00121\ \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{00122\ }
\DoxyCodeLine{00127\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ RCC\_DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_NONE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSE\ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI\ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSE\ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSI\ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI48\ \ \ \ \ \ \ 0x00000020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSEBYP\ |\ RCC\_CR\_HSEON)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSEON)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ 0x40U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ HSI\ calibration\ trimming\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48ON\ \ \ \ \ \ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000009U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000AU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000BU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000DU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000EU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000FU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000009U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000AU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000BU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000DU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000EU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000FU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000011U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000012U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000013U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000014U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000015U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000016U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000017U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000018U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000019U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001AU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001BU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001CU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001DU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001EU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001FU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ }}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ADCCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_48M1CLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\ \ \ \ \ \ }}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\ \ \ \ \ \ }}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI\ \ \ \ }}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE\ \ \ \ }}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLCLK\ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL\ \ \ \ }}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK\ RCC\_CFGR\_SWS\_PLL\ \ \ }}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1\ \ \ }}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2\ \ \ }}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4\ \ \ }}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8\ \ \ }}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16\ \ }}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64\ \ }}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128\ }}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256\ }}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512\ }}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV1\ \ }}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV2\ \ }}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV4\ \ }}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV8\ \ }}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV16\ }}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ }}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV32\ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00387\ \textcolor{comment}{/*\ 32\ \ \ \ \ 28\ \ \ \ \ \ 20\ \ \ \ \ \ \ 16\ \ \ \ \ \ 0}}
\DoxyCodeLine{00388\ \textcolor{comment}{\ \ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{00389\ \textcolor{comment}{\ \ \ |\ MCO\ \ \ |\ GPIO\ \ |\ GPIO\ \ |\ GPIO\ \ |}}
\DoxyCodeLine{00390\ \textcolor{comment}{\ \ \ |\ Index\ |\ \ AF\ \ \ |\ Port\ \ |\ \ Pin\ \ |}}
\DoxyCodeLine{00391\ \textcolor{comment}{\ \ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00392\ }
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOPORT\_POS\ \ \ \ \ \ \ \ \ \ \ 16U}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOPORT\_MASK\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_MCO\_GPIOPORT\_POS)}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOAF\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ 20U}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_GPIOAF\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_MCO\_GPIOAF\_POS)}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_INDEX\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ 28U}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_INDEX\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_MCO\_INDEX\_POS)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0UL\ <<\ RCC\_MCO\_INDEX\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_MCO1\_INDEX\ |\ (GPIO\_AF0\_MCO\ <<\ RCC\_MCO\_GPIOAF\_POS)\ |\ (GPIO\_GET\_INDEX(GPIOA)\ <<\ RCC\_MCO\_GPIOPORT\_POS)\ |\ GPIO\_PIN\_8)}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ RCC\_MCO\_PG10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_MCO1\_INDEX\ |\ (GPIO\_AF0\_MCO\ <<\ RCC\_MCO\_GPIOAF\_POS)\ |\ (GPIO\_GET\_INDEX(GPIOG)\ <<\ RCC\_MCO\_GPIOPORT\_POS)\ |\ GPIO\_PIN\_10)}}
\DoxyCodeLine{00402\ }
\DoxyCodeLine{00403\ \textcolor{comment}{/*\ Legacy\ Defines*/}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCO\_PA8}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ RCC\_MCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|\ RCC\_CFGR\_MCOSEL\_1)\ }}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ }}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV1\ \ \ \ \ }}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV2\ \ \ \ \ }}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV4\ \ \ \ \ }}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV8\ \ \ \ \ }}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV16\ \ \ \ }}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ }}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSECSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\ \ \ \ \ }}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSI48RDYF\ \ \ }}
\DoxyCodeLine{00462\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSIRDY\_Pos)\ }}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSERDY\_Pos)\ }}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_PLLRDY\_Pos)\ }}
\DoxyCodeLine{00467\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_BDCR\_LSERDY\_Pos)\ \ }}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_BDCR\_LSECSSD\_Pos)\ }}
\DoxyCodeLine{00471\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ }}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_OBLRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_BORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ }}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ }}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ }}
\DoxyCodeLine{00481\ \textcolor{comment}{/*\ Flags\ in\ the\ CRRCR\ register\ */}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRRCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CRRCR\_HSI48RDY\_Pos)\ }}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00502\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00503\ }
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\ \(\backslash\)}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\ \(\backslash\)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00523\ }
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\ \(\backslash\)}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\ \(\backslash\)}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00531\ }
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN);\ \(\backslash\)}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN);\ \(\backslash\)}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00539\ }
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CORDICEN);\ \(\backslash\)}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CORDICEN);\ \(\backslash\)}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00547\ }
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FMACEN);\ \(\backslash\)}}
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FMACEN);\ \(\backslash\)}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00555\ }
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00563\ }
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\ \(\backslash\)}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\ \(\backslash\)}}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00571\ }
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN)}}
\DoxyCodeLine{00573\ }
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN)}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN)}}
\DoxyCodeLine{00577\ }
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CORDICEN)}}
\DoxyCodeLine{00579\ }
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FMACEN)}}
\DoxyCodeLine{00581\ }
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN)}}
\DoxyCodeLine{00583\ }
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{00585\ }
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN);\ \(\backslash\)}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN);\ \(\backslash\)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00605\ }
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN);\ \(\backslash\)}}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN);\ \(\backslash\)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00613\ }
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN);\ \(\backslash\)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN);\ \(\backslash\)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00621\ }
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN);\ \(\backslash\)}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN);\ \(\backslash\)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00629\ }
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN);\ \(\backslash\)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN);\ \(\backslash\)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00637\ }
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN);\ \(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN);\ \(\backslash\)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00645\ }
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN);\ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN);\ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00653\ }
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC12EN);\ \(\backslash\)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC12EN);\ \(\backslash\)}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00661\ }
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC345EN);\ \(\backslash\)}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC345EN);\ \(\backslash\)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC1EN);\ \(\backslash\)}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC1EN);\ \(\backslash\)}}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00679\ }
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC2EN);\ \(\backslash\)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC2EN);\ \(\backslash\)}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00689\ }
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC3EN);\ \(\backslash\)}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC3EN);\ \(\backslash\)}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00697\ }
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC4EN);\ \(\backslash\)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC4EN);\ \(\backslash\)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00707\ }
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\ \(\backslash\)}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\ \(\backslash\)}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00717\ }
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\ \(\backslash\)}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\ \(\backslash\)}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00725\ }
\DoxyCodeLine{00726\ }
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)}}
\DoxyCodeLine{00728\ }
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)}}
\DoxyCodeLine{00730\ }
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)}}
\DoxyCodeLine{00732\ }
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)}}
\DoxyCodeLine{00734\ }
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)}}
\DoxyCodeLine{00736\ }
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)}}
\DoxyCodeLine{00738\ }
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)}}
\DoxyCodeLine{00740\ }
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC12EN)}}
\DoxyCodeLine{00742\ }
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC345EN)}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00746\ }
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC1EN)}}
\DoxyCodeLine{00748\ }
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC2EN)}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00752\ }
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC3EN)}}
\DoxyCodeLine{00754\ }
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC4EN)}}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00758\ }
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00762\ }
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)}}
\DoxyCodeLine{00764\ }
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\ \(\backslash\)}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\ \(\backslash\)}}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00786\ }
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\ \(\backslash\)}}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\ \(\backslash\)}}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00796\ }
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN)}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00800\ }
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN)}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00804\ }
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00824\ }
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN);\ \(\backslash\)}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN);\ \(\backslash\)}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN);\ \(\backslash\)}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN);\ \(\backslash\)}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00840\ }
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN);\ \(\backslash\)}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN);\ \(\backslash\)}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00850\ }
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN);\ \(\backslash\)}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN);\ \(\backslash\)}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00858\ }
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN);\ \(\backslash\)}}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN);\ \(\backslash\)}}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00866\ }
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN);\ \(\backslash\)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN);\ \(\backslash\)}}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00874\ }
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN);\ \(\backslash\)}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN);\ \(\backslash\)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00882\ }
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN);\ \(\backslash\)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN);\ \(\backslash\)}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00890\ }
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00898\ }
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN);\ \(\backslash\)}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN);\ \(\backslash\)}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00906\ }
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN);\ \(\backslash\)}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN);\ \(\backslash\)}}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00914\ }
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN);\ \(\backslash\)}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN);\ \(\backslash\)}}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00922\ }
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN);\ \(\backslash\)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN);\ \(\backslash\)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00932\ }
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN);\ \(\backslash\)}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN);\ \(\backslash\)}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00942\ }
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN);\ \(\backslash\)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN);\ \(\backslash\)}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00950\ }
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN);\ \(\backslash\)}}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN);\ \(\backslash\)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00958\ }
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBEN);\ \(\backslash\)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBEN);\ \(\backslash\)}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00966\ }
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_FDCANEN);\ \(\backslash\)}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_FDCANEN);\ \(\backslash\)}}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ }
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN);\ \(\backslash\)}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN);\ \(\backslash\)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN);\ \(\backslash\)}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN);\ \(\backslash\)}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00992\ }
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01000\ }
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01008\ }
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN);\ \(\backslash\)}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN);\ \(\backslash\)}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01018\ }
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_UCPD1EN);\ \(\backslash\)}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_UCPD1EN);\ \(\backslash\)}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01026\ }
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN)}}
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN)}}
\DoxyCodeLine{01030\ }
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN)}}
\DoxyCodeLine{01032\ }
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01036\ }
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN)}}
\DoxyCodeLine{01038\ }
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN)}}
\DoxyCodeLine{01040\ }
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN);}}
\DoxyCodeLine{01042\ }
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN);}}
\DoxyCodeLine{01044\ }
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN)}}
\DoxyCodeLine{01046\ }
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN)}}
\DoxyCodeLine{01048\ }
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN)}}
\DoxyCodeLine{01050\ }
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN)}}
\DoxyCodeLine{01052\ }
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN)}}
\DoxyCodeLine{01054\ }
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01058\ }
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01062\ }
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN)}}
\DoxyCodeLine{01064\ }
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN)}}
\DoxyCodeLine{01066\ }
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBEN)}}
\DoxyCodeLine{01068\ }
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_FDCANEN)}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01072\ }
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN)}}
\DoxyCodeLine{01074\ }
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN)}}
\DoxyCodeLine{01076\ }
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN)}}
\DoxyCodeLine{01078\ }
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN)}}
\DoxyCodeLine{01080\ }
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN)}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01084\ }
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_UCPD1EN)}}
\DoxyCodeLine{01086\ }
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\ \(\backslash\)}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\ \(\backslash\)}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01106\ }
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01114\ }
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01122\ }
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\ \(\backslash\)}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\ \(\backslash\)}}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01130\ }
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01138\ }
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\ \(\backslash\)}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\ \(\backslash\)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01148\ }
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\ \(\backslash\)}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\ \(\backslash\)}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01156\ }
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\ \(\backslash\)}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\ \(\backslash\)}}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01164\ }
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\ \(\backslash\)}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\ \(\backslash\)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01172\ }
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM20EN);\ \(\backslash\)}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM20EN);\ \(\backslash\)}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01182\ }
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01190\ }
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01200\ }
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN)}}
\DoxyCodeLine{01202\ }
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{01204\ }
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{01206\ }
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{01208\ }
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{01210\ }
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01214\ }
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{01216\ }
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{01218\ }
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{01220\ }
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM20EN)}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01224\ }
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{01226\ }
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIM1EN)}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01230\ }
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN)\ !=\ 0U)}}
\DoxyCodeLine{01244\ }
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN)\ !=\ 0U)}}
\DoxyCodeLine{01246\ }
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN)\ !=\ 0U)}}
\DoxyCodeLine{01248\ }
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CORDICEN)\ !=\ 0U)}}
\DoxyCodeLine{01250\ }
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FMACEN)\ !=\ 0U)}}
\DoxyCodeLine{01252\ }
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN)\ !=\ 0U)}}
\DoxyCodeLine{01254\ }
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN)\ !=\ 0U)}}
\DoxyCodeLine{01256\ }
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN)\ ==\ 0U)}}
\DoxyCodeLine{01258\ }
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN)\ ==\ 0U)}}
\DoxyCodeLine{01260\ }
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMAMUX1EN)\ ==\ 0U)}}
\DoxyCodeLine{01262\ }
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CORDICEN)\ ==\ 0U)}}
\DoxyCodeLine{01264\ }
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FMACEN)\ ==\ 0U)}}
\DoxyCodeLine{01266\ }
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_FLASHEN)\ ==\ 0U)}}
\DoxyCodeLine{01268\ }
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN)\ ==\ 0U)}}
\DoxyCodeLine{01270\ }
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)\ !=\ 0U)}}
\DoxyCodeLine{01284\ }
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)\ !=\ 0U)}}
\DoxyCodeLine{01286\ }
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)\ !=\ 0U)}}
\DoxyCodeLine{01288\ }
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)\ !=\ 0U)}}
\DoxyCodeLine{01290\ }
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)\ !=\ 0U)}}
\DoxyCodeLine{01292\ }
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)\ !=\ 0U)}}
\DoxyCodeLine{01294\ }
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)\ !=\ 0U)}}
\DoxyCodeLine{01296\ }
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC12EN)\ !=\ 0U)}}
\DoxyCodeLine{01298\ }
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC345EN)\ !=\ 0U)}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC1EN)\ !=\ 0U)}}
\DoxyCodeLine{01304\ }
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC2EN)\ !=\ 0U)}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01308\ }
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC3EN)\ !=\ 0U)}}
\DoxyCodeLine{01310\ }
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC4EN)\ !=\ 0U)}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01314\ }
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN)\ !=\ 0U)}}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01318\ }
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)\ !=\ 0U)}}
\DoxyCodeLine{01320\ }
\DoxyCodeLine{01321\ }
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOAEN)\ ==\ 0U)}}
\DoxyCodeLine{01323\ }
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOBEN)\ ==\ 0U)}}
\DoxyCodeLine{01325\ }
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOCEN)\ ==\ 0U)}}
\DoxyCodeLine{01327\ }
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIODEN)\ ==\ 0U)}}
\DoxyCodeLine{01329\ }
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOEEN)\ ==\ 0U)}}
\DoxyCodeLine{01331\ }
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOFEN)\ ==\ 0U)}}
\DoxyCodeLine{01333\ }
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_GPIOGEN)\ ==\ 0U)}}
\DoxyCodeLine{01335\ }
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC12EN)\ ==\ 0U)}}
\DoxyCodeLine{01337\ }
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_ADC345EN)\ ==\ 0U)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01341\ }
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC1EN)\ ==\ 0U)}}
\DoxyCodeLine{01343\ }
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC2EN)\ ==\ 0U)}}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01347\ }
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC3EN)\ ==\ 0U)}}
\DoxyCodeLine{01349\ }
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DAC4EN)\ ==\ 0U)}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01353\ }
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN)\ ==\ 0U)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01357\ }
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN)\ ==\ 0U)}}
\DoxyCodeLine{01359\ }
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN)\ !=\ 0U)}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01375\ }
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN)\ !=\ 0U)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01379\ }
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN)\ ==\ 0U)}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01383\ }
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN)\ ==\ 0U)}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01387\ }
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN)\ !=\ 0U)}}
\DoxyCodeLine{01401\ }
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN)\ !=\ 0U)}}
\DoxyCodeLine{01403\ }
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN)\ !=\ 0U)}}
\DoxyCodeLine{01405\ }
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN)\ !=\ 0U)}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01409\ }
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN)\ !=\ 0U)}}
\DoxyCodeLine{01411\ }
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN)\ !=\ 0U)}}
\DoxyCodeLine{01413\ }
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN)\ !=\ 0U)}}
\DoxyCodeLine{01415\ }
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN)\ !=\ 0U)}}
\DoxyCodeLine{01417\ }
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN)\ !=\ 0U)}}
\DoxyCodeLine{01419\ }
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN)\ !=\ 0U)}}
\DoxyCodeLine{01421\ }
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN)\ !=\ 0U)}}
\DoxyCodeLine{01423\ }
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN)\ !=\ 0U)}}
\DoxyCodeLine{01425\ }
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN)\ !=\ 0U)}}
\DoxyCodeLine{01427\ }
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN)\ !=\ 0U)}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01431\ }
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN)\ !=\ 0U)}}
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01435\ }
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN)\ !=\ 0U)}}
\DoxyCodeLine{01437\ }
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN)\ !=\ 0U)}}
\DoxyCodeLine{01439\ }
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBEN)\ !=\ 0U)}}
\DoxyCodeLine{01441\ }
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_FDCANEN)\ !=\ 0U)}}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01445\ }
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN)\ !=\ 0U)}}
\DoxyCodeLine{01447\ }
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN)\ !=\ 0U)}}
\DoxyCodeLine{01449\ }
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN)\ !=\ 0U)}}
\DoxyCodeLine{01451\ }
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN)\ !=\ 0U)}}
\DoxyCodeLine{01453\ }
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN)\ !=\ 0U)}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01457\ }
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_UCPD1EN)\ !=\ 0U)}}
\DoxyCodeLine{01459\ }
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM2EN)\ ==\ 0U)}}
\DoxyCodeLine{01461\ }
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM3EN)\ ==\ 0U)}}
\DoxyCodeLine{01463\ }
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM4EN)\ ==\ 0U)}}
\DoxyCodeLine{01465\ }
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM5EN)\ ==\ 0U)}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01469\ }
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM6EN)\ ==\ 0U)}}
\DoxyCodeLine{01471\ }
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_TIM7EN)\ ==\ 0U)}}
\DoxyCodeLine{01473\ }
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_CRSEN)\ ==\ 0U)}}
\DoxyCodeLine{01475\ }
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_RTCAPBEN)\ ==\ 0U)}}
\DoxyCodeLine{01477\ }
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_WWDGEN)\ ==\ 0U)}}
\DoxyCodeLine{01479\ }
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI2EN)\ ==\ 0U)}}
\DoxyCodeLine{01481\ }
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_SPI3EN)\ ==\ 0U)}}
\DoxyCodeLine{01483\ }
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART2EN)\ ==\ 0U)}}
\DoxyCodeLine{01485\ }
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USART3EN)\ ==\ 0U)}}
\DoxyCodeLine{01487\ }
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART4EN)\ ==\ 0U)}}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01491\ }
\DoxyCodeLine{01492\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_UART5EN)\ ==\ 0U)}}
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01495\ }
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C1EN)\ ==\ 0U)}}
\DoxyCodeLine{01497\ }
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C2EN)\ ==\ 0U)}}
\DoxyCodeLine{01499\ }
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_USBEN)\ ==\ 0U)}}
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01503\ }
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_FDCANEN)\ ==\ 0U)}}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01507\ }
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_PWREN)\ ==\ 0U)}}
\DoxyCodeLine{01509\ }
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_I2C3EN)\ ==\ 0U)}}
\DoxyCodeLine{01511\ }
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR1,\ RCC\_APB1ENR1\_LPTIM1EN)\ ==\ 0U)}}
\DoxyCodeLine{01513\ }
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_LPUART1EN)\ ==\ 0U)}}
\DoxyCodeLine{01515\ }
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_I2C4EN)\ ==\ 0U)}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01519\ }
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1ENR2,\ RCC\_APB1ENR2\_UCPD1EN)\ ==\ 0U)}}
\DoxyCodeLine{01521\ }
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN)\ !=\ 0U)}}
\DoxyCodeLine{01535\ }
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN)\ !=\ 0U)}}
\DoxyCodeLine{01537\ }
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN)\ !=\ 0U)}}
\DoxyCodeLine{01539\ }
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN)\ !=\ 0U)}}
\DoxyCodeLine{01541\ }
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN)\ !=\ 0U)}}
\DoxyCodeLine{01543\ }
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN)\ !=\ 0U)}}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01547\ }
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN)\ !=\ 0U)}}
\DoxyCodeLine{01549\ }
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN)\ !=\ 0U)}}
\DoxyCodeLine{01551\ }
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN)\ !=\ 0U)}}
\DoxyCodeLine{01553\ }
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM20EN)\ !=\ 0U)}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN)\ !=\ 0U)}}
\DoxyCodeLine{01559\ }
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIM1EN)\ !=\ 0U)}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01563\ }
\DoxyCodeLine{01564\ }
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN)\ ==\ 0U)}}
\DoxyCodeLine{01566\ }
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN)\ ==\ 0U)}}
\DoxyCodeLine{01568\ }
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN)\ ==\ 0U)}}
\DoxyCodeLine{01570\ }
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN)\ ==\ 0U)}}
\DoxyCodeLine{01572\ }
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN)\ ==\ 0U)}}
\DoxyCodeLine{01574\ }
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN)\ ==\ 0U)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01578\ }
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN)\ ==\ 0U)}}
\DoxyCodeLine{01580\ }
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN)\ ==\ 0U)}}
\DoxyCodeLine{01582\ }
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN)\ ==\ 0U)}}
\DoxyCodeLine{01584\ }
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM20EN)\ ==\ 0U)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01588\ }
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN)\ ==\ 0U)}}
\DoxyCodeLine{01590\ }
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIM1EN)\ ==\ 0U)}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01594\ }
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB1RSTR,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01604\ }
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{01606\ }
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{01608\ }
\DoxyCodeLine{01609\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_FORCE\_RESET()\ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{01610\ }
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_CORDICRST)}}
\DoxyCodeLine{01612\ }
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_FMACRST)}}
\DoxyCodeLine{01614\ }
\DoxyCodeLine{01615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{01616\ }
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{01618\ }
\DoxyCodeLine{01619\ }
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB1RSTR,\ 0x00000000U)}}
\DoxyCodeLine{01621\ }
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{01623\ }
\DoxyCodeLine{01624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{01625\ }
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_RELEASE\_RESET()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{01627\ }
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_CORDICRST)}}
\DoxyCodeLine{01629\ }
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_FMACRST)}}
\DoxyCodeLine{01631\ }
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{01633\ }
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1RSTR,\ RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{01635\ }
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB2RSTR,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01645\ }
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{01647\ }
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{01649\ }
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{01651\ }
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{01653\ }
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{01655\ }
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{01657\ }
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{01659\ }
\DoxyCodeLine{01660\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_ADC12RST)}}
\DoxyCodeLine{01661\ }
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{01663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_ADC345RST)}}
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01665\ }
\DoxyCodeLine{01666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC1RST)}}
\DoxyCodeLine{01667\ }
\DoxyCodeLine{01668\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC2RST)}}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01671\ }
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC3RST)}}
\DoxyCodeLine{01673\ }
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC4RST)}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01677\ }
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01681\ }
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{01683\ }
\DoxyCodeLine{01684\ }
\DoxyCodeLine{01685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB2RSTR,\ 0x00000000U)}}
\DoxyCodeLine{01686\ }
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{01688\ }
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{01690\ }
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{01692\ }
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{01694\ }
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{01696\ }
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{01698\ }
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{01700\ }
\DoxyCodeLine{01701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_ADC12RST)}}
\DoxyCodeLine{01702\ }
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_ADC345RST)}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01706\ }
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC1RST)}}
\DoxyCodeLine{01708\ }
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC2RST)}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01712\ }
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC3RST)}}
\DoxyCodeLine{01714\ }
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_DAC4RST)}}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01718\ }
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01722\ }
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2RSTR,\ RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{01724\ }
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB3RSTR,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01734\ }
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01738\ }
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01742\ }
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHB3RSTR,\ 0x00000000U)}}
\DoxyCodeLine{01744\ }
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01748\ }
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3RSTR,\ RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{01751\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01752\ }
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB1RSTR1,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01762\ }
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{01764\ }
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{01766\ }
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{01768\ }
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01772\ }
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{01774\ }
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{01776\ }
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{01778\ }
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{01780\ }
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{01782\ }
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{01784\ }
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{01786\ }
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01790\ }
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{01793\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01794\ }
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{01796\ }
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{01798\ }
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USBRST)}}
\DoxyCodeLine{01800\ }
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_FDCANRST)}}
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01804\ }
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{01806\ }
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{01808\ }
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{01810\ }
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{01812\ }
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01816\ }
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_UCPD1RST)}}
\DoxyCodeLine{01818\ }
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB1RSTR1,\ 0x00000000U)}}
\DoxyCodeLine{01820\ }
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{01822\ }
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{01824\ }
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{01826\ }
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01830\ }
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{01832\ }
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{01834\ }
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{01836\ }
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{01838\ }
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{01840\ }
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{01842\ }
\DoxyCodeLine{01843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{01844\ }
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01848\ }
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01852\ }
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{01854\ }
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{01856\ }
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_USBRST)}}
\DoxyCodeLine{01858\ }
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_FDCANRST)}}
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01862\ }
\DoxyCodeLine{01863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{01864\ }
\DoxyCodeLine{01865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{01866\ }
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR1,\ RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{01868\ }
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{01870\ }
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{01873\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01874\ }
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_RELEASE\_RESET()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1RSTR2,\ RCC\_APB1RSTR2\_UCPD1RST)}}
\DoxyCodeLine{01876\ }
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB2RSTR,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01886\ }
\DoxyCodeLine{01887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{01888\ }
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{01890\ }
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{01892\ }
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{01894\ }
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{01896\ }
\DoxyCodeLine{01897\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01900\ }
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{01902\ }
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{01904\ }
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{01906\ }
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM20RST)}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01910\ }
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{01912\ }
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_HRTIM1RST)}}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01916\ }
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APB2RSTR,\ 0x00000000U)}}
\DoxyCodeLine{01919\ }
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{01921\ }
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{01923\ }
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{01925\ }
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{01927\ }
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{01929\ }
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01933\ }
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{01935\ }
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{01937\ }
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_TIM20RST)}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01943\ }
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{01945\ }
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2RSTR,\ RCC\_APB2RSTR\_HRTIM1RST)}}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01949\ }
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{01964\ }
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{01966\ }
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_ENABLE()\ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{01968\ }
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CORDICSMEN)}}
\DoxyCodeLine{01970\ }
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FMACSMEN)}}
\DoxyCodeLine{01972\ }
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{01974\ }
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{01976\ }
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{01978\ }
\DoxyCodeLine{01979\ }
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{01981\ }
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{01983\ }
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{01985\ }
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CORDICSMEN)}}
\DoxyCodeLine{01987\ }
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FMACSMEN)}}
\DoxyCodeLine{01989\ }
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{01991\ }
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{01993\ }
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{01995\ }
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{02010\ }
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{02012\ }
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{02014\ }
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{02016\ }
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{02018\ }
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{02020\ }
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{02022\ }
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{02024\ }
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_CCMSRAMSMEN)}}
\DoxyCodeLine{02026\ }
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC12SMEN)}}
\DoxyCodeLine{02028\ }
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC345SMEN)}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02032\ }
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC1SMEN)}}
\DoxyCodeLine{02034\ }
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC2SMEN)}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02038\ }
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC3SMEN)}}
\DoxyCodeLine{02040\ }
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC4SMEN)}}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02044\ }
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02048\ }
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{02050\ }
\DoxyCodeLine{02051\ }
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{02053\ }
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{02055\ }
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{02057\ }
\DoxyCodeLine{02058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{02059\ }
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{02061\ }
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{02063\ }
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{02065\ }
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{02067\ }
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_CCMSRAMSMEN)}}
\DoxyCodeLine{02069\ }
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC12SMEN)}}
\DoxyCodeLine{02071\ }
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC345SMEN)}}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02075\ }
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC1SMEN)}}
\DoxyCodeLine{02077\ }
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC2SMEN)}}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02081\ }
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC3SMEN)}}
\DoxyCodeLine{02083\ }
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{02085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC4SMEN)}}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02087\ }
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02091\ }
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{02093\ }
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02110\ }
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02112\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02114\ }
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02118\ }
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02122\ }
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{02137\ }
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{02139\ }
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{02141\ }
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{02143\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02145\ }
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{02147\ }
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{02149\ }
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{02151\ }
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{02153\ }
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{02155\ }
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{02157\ }
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{02159\ }
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{02161\ }
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{02163\ }
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02167\ }
\DoxyCodeLine{02168\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02171\ }
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{02173\ }
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{02175\ }
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBSMEN)}}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02179\ }
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_FDCANSMEN)}}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02183\ }
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{02185\ }
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{02187\ }
\DoxyCodeLine{02188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{02189\ }
\DoxyCodeLine{02190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{02191\ }
\DoxyCodeLine{02192\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02195\ }
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_UCPD1SMEN)}}
\DoxyCodeLine{02197\ }
\DoxyCodeLine{02198\ }
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{02200\ }
\DoxyCodeLine{02201\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{02202\ }
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{02204\ }
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{02207\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02208\ }
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{02210\ }
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{02212\ }
\DoxyCodeLine{02213\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{02214\ }
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{02216\ }
\DoxyCodeLine{02217\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{02218\ }
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{02220\ }
\DoxyCodeLine{02221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{02222\ }
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{02224\ }
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{02226\ }
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02230\ }
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02234\ }
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{02236\ }
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{02238\ }
\DoxyCodeLine{02239\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBSMEN)}}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02242\ }
\DoxyCodeLine{02243\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_FDCANSMEN)}}
\DoxyCodeLine{02245\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02246\ }
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{02248\ }
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{02250\ }
\DoxyCodeLine{02251\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{02252\ }
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{02254\ }
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{02257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02258\ }
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_UCPD1SMEN)}}
\DoxyCodeLine{02260\ }
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{02275\ }
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{02277\ }
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{02279\ }
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{02281\ }
\DoxyCodeLine{02282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{02283\ }
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI4SMEN)}}
\DoxyCodeLine{02286\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02287\ }
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{02289\ }
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{02291\ }
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{02293\ }
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM20SMEN)}}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02297\ }
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{02299\ }
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_HRTIM1SMEN)}}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02303\ }
\DoxyCodeLine{02304\ }
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{02306\ }
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{02308\ }
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{02310\ }
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{02312\ }
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{02314\ }
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI4SMEN)}}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02318\ }
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{02320\ }
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{02322\ }
\DoxyCodeLine{02323\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{02324\ }
\DoxyCodeLine{02325\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM20SMEN)}}
\DoxyCodeLine{02327\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02328\ }
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{02330\ }
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_HRTIM1SMEN)}}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02334\ }
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02349\ }
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02351\ }
\DoxyCodeLine{02352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02353\ }
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CORDICSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02355\ }
\DoxyCodeLine{02356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FMACSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02357\ }
\DoxyCodeLine{02358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02359\ }
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02361\ }
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02363\ }
\DoxyCodeLine{02364\ }
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02366\ }
\DoxyCodeLine{02367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMA2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02368\ }
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_DMAMUX1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02370\ }
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CORDICSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02372\ }
\DoxyCodeLine{02373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FMACSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02374\ }
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_FLASHSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02376\ }
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_SRAM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02378\ }
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB1SMENR,\ RCC\_AHB1SMENR\_CRCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02380\ }
\DoxyCodeLine{02394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)\ !=\ 0U)}}
\DoxyCodeLine{02395\ }
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02397\ }
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02399\ }
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02401\ }
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)\ !=\ 0U)}}
\DoxyCodeLine{02403\ }
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02405\ }
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02407\ }
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02409\ }
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCM\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_CCMSRAMSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02411\ }
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC12SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02413\ }
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_IS\_CLK\_SLEEP\_ENABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC345SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02417\ }
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02419\ }
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{02421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02423\ }
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02425\ }
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02429\ }
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02432\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02433\ }
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02435\ }
\DoxyCodeLine{02436\ }
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOASMEN)\ ==\ 0U)}}
\DoxyCodeLine{02438\ }
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOBSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02440\ }
\DoxyCodeLine{02441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02442\ }
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIODSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02444\ }
\DoxyCodeLine{02445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOESMEN)\ ==\ 0U)}}
\DoxyCodeLine{02446\ }
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOFSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02448\ }
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_GPIOGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02450\ }
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_SRAM2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02452\ }
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCM\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_CCMSRAMSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02454\ }
\DoxyCodeLine{02455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC12SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02456\ }
\DoxyCodeLine{02457\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{02458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_IS\_CLK\_SLEEP\_DISABLED()\ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_ADC345SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02459\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02460\ }
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02462\ }
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{02464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02465\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02466\ }
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02468\ }
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#if\ defined(DAC4)}}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_DAC4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02472\ }
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_AESSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02476\ }
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB2SMENR,\ RCC\_AHB2SMENR\_RNGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02478\ }
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02494\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02495\ }
\DoxyCodeLine{02496\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)\ !=\ 0U)}}
\DoxyCodeLine{02498\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02499\ }
\DoxyCodeLine{02500\ \textcolor{preprocessor}{\#if\ defined(FMC\_BANK1)}}
\DoxyCodeLine{02501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_FMCSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BANK1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02503\ }
\DoxyCodeLine{02504\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{02505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHB3SMENR,\ RCC\_AHB3SMENR\_QSPISMEN)\ ==\ 0U)}}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02507\ }
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02522\ }
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02524\ }
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02526\ }
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02530\ }
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02532\ }
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02534\ }
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02536\ }
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02538\ }
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02540\ }
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02542\ }
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02544\ }
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02546\ }
\DoxyCodeLine{02547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02548\ }
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02551\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02552\ }
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02554\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02556\ }
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02558\ }
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02560\ }
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02562\ }
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_FDCANSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02566\ }
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02568\ }
\DoxyCodeLine{02569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02570\ }
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02572\ }
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02574\ }
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02577\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02578\ }
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_UCPD1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02580\ }
\DoxyCodeLine{02581\ }
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02583\ }
\DoxyCodeLine{02584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02585\ }
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02587\ }
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM5SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02591\ }
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM6SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02593\ }
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_TIM7SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02595\ }
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_CRSSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02597\ }
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_RTCAPBSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02599\ }
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_WWDGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02601\ }
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02603\ }
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_SPI3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02605\ }
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02607\ }
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USART3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02609\ }
\DoxyCodeLine{02610\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02613\ }
\DoxyCodeLine{02614\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_UART5SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02616\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02617\ }
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02619\ }
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C2SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02621\ }
\DoxyCodeLine{02622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_USBSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02623\ }
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{02625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_FDCANSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02627\ }
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_PWRSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02629\ }
\DoxyCodeLine{02630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_I2C3SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02631\ }
\DoxyCodeLine{02632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR1,\ RCC\_APB1SMENR1\_LPTIM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02633\ }
\DoxyCodeLine{02634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_LPUART1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02635\ }
\DoxyCodeLine{02636\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{02637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_I2C4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02639\ }
\DoxyCodeLine{02640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB1SMENR2,\ RCC\_APB1SMENR2\_UCPD1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02641\ }
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)\ !=\ 0U)}}
\DoxyCodeLine{02656\ }
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02658\ }
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02660\ }
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02662\ }
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02664\ }
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{02666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI4SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02668\ }
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02670\ }
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02672\ }
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02674\ }
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM20SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02678\ }
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02680\ }
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{02682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_HRTIM1SMEN)\ !=\ 0U)}}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02684\ }
\DoxyCodeLine{02685\ }
\DoxyCodeLine{02686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SYSCFGSMEN)\ ==\ 0U)}}
\DoxyCodeLine{02687\ }
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02689\ }
\DoxyCodeLine{02690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02691\ }
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM8SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02693\ }
\DoxyCodeLine{02694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_USART1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02695\ }
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\#if\ defined(SPI4)}}
\DoxyCodeLine{02697\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SPI4SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02698\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02699\ }
\DoxyCodeLine{02700\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM15SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02701\ }
\DoxyCodeLine{02702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM16SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02703\ }
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM17SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02705\ }
\DoxyCodeLine{02706\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM20\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_TIM20SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02709\ }
\DoxyCodeLine{02710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_SAI1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02711\ }
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{02713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APB2SMENR,\ RCC\_APB2SMENR\_HRTIM1SMEN)\ ==\ 0U)}}
\DoxyCodeLine{02714\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02715\ }
\DoxyCodeLine{02716\ }
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE()\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{02732\ }
\DoxyCodeLine{02733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE()\ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{02734\ }
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{02752\ }
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{02754\ }
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{02776\ }
\DoxyCodeLine{02777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{02778\ }
\DoxyCodeLine{02787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICALIBRATIONVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>ICSCR,\ RCC\_ICSCR\_HSITRIM,\ (\_\_HSICALIBRATIONVALUE\_\_)\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)}}
\DoxyCodeLine{02789\ }
\DoxyCodeLine{02799\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{02800\ }
\DoxyCodeLine{02801\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{02802\ }
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{02813\ }
\DoxyCodeLine{02814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{02815\ }
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02856\ }
\DoxyCodeLine{02877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02894\ }
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_ENABLE()\ \ SET\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{02903\ }
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_DISABLE()\ CLEAR\_BIT(RCC-\/>CRRCR,\ RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{02905\ }
\DoxyCodeLine{02930\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTC\_CLKSOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(\ RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL,\ (\_\_RTC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{02932\ }
\DoxyCodeLine{02933\ }
\DoxyCodeLine{02941\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_GET\_RTC\_SOURCE()\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL))}}
\DoxyCodeLine{02942\ }
\DoxyCodeLine{02951\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{02952\ }
\DoxyCodeLine{02953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{02954\ }
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{02967\ }
\DoxyCodeLine{02978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLM\_CONFIG(\_\_PLLM\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ ((\_\_PLLM\_\_)\ -\/\ 1)\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)}}
\DoxyCodeLine{02980\ }
\DoxyCodeLine{03017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ \(\backslash\)}}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ \(\backslash\)}}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ |\ RCC\_PLLCFGR\_PLLR\ |\ RCC\_PLLCFGR\_PLLPDIV),\ \(\backslash\)}}
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSOURCE\_\_)\ |\ \(\backslash\)}}
\DoxyCodeLine{03022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PLLM\_\_)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{03023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLQ\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLR\_\_)\ >>\ 1U)\ -\/\ 1U)\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{03026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLP\_\_)\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)))}}
\DoxyCodeLine{03027\ }
\DoxyCodeLine{03035\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE()\ (READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{03036\ }
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_PLLCLOCKOUT\_\_)\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{03051\ }
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_PLLCLOCKOUT\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{03053\ }
\DoxyCodeLine{03064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG(\_\_PLLCLOCKOUT\_\_)\ \ READ\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{03065\ }
\DoxyCodeLine{03075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_SYSCLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_SW,\ (\_\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{03077\ }
\DoxyCodeLine{03085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE()\ (READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_SWS))}}
\DoxyCodeLine{03086\ }
\DoxyCodeLine{03101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV,\ (\_\_LSEDRIVE\_\_))}}
\DoxyCodeLine{03103\ }
\DoxyCodeLine{03123\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCOSEL\ |\ RCC\_CFGR\_MCOPRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{03125\ }
\DoxyCodeLine{03144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ SET\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{03145\ }
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ CLEAR\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{03160\ }
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ (RCC-\/>CICR\ =\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{03176\ }
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_)\ ((RCC-\/>CIFR\ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{03191\ }
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS()\ (RCC-\/>CSR\ |=\ RCC\_CSR\_RMVF)}}
\DoxyCodeLine{03198\ }
\DoxyCodeLine{03218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)\ ?\ RCC-\/>CR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 4U)\ ?\ RCC-\/>CRRCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)\ ?\ RCC-\/>CSR\ :\ RCC-\/>CIFR))))\ \&\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))\ !=\ 0U)\ \(\backslash\)}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ?\ 1U\ :\ 0U)}}
\DoxyCodeLine{03224\ }
\DoxyCodeLine{03233\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03237\ \textcolor{comment}{/*\ Defines\ used\ for\ Flags\ */}}
\DoxyCodeLine{03238\ \textcolor{preprocessor}{\#define\ CR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\#define\ BDCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\#define\ CSR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{03241\ \textcolor{preprocessor}{\#define\ CRRCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{03242\ }
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FU}}
\DoxyCodeLine{03244\ }
\DoxyCodeLine{03245\ \textcolor{comment}{/*\ Define\ used\ for\ IS\_RCC\_CLOCKTYPE()\ */}}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CLOCKTYPE\_SYSCLK\ |\ RCC\_CLOCKTYPE\_HCLK\ |\ RCC\_CLOCKTYPE\_PCLK1\ |\ RCC\_CLOCKTYPE\_PCLK2)\ \ }}
\DoxyCodeLine{03252\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03257\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(\_\_OSCILLATOR\_\_)\ (((\_\_OSCILLATOR\_\_)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSE)\ \ \ ==\ RCC\_OSCILLATORTYPE\_HSE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSI)\ \ \ ==\ RCC\_OSCILLATORTYPE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSI48)\ ==\ RCC\_OSCILLATORTYPE\_HSI48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_LSI)\ \ \ ==\ RCC\_OSCILLATORTYPE\_LSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_LSE)\ \ \ ==\ RCC\_OSCILLATORTYPE\_LSE))}}
\DoxyCodeLine{03263\ }
\DoxyCodeLine{03264\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(\_\_HSE\_\_)\ \ (((\_\_HSE\_\_)\ ==\ RCC\_HSE\_OFF)\ ||\ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{03266\ }
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(\_\_LSE\_\_)\ \ (((\_\_LSE\_\_)\ ==\ RCC\_LSE\_OFF)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{03269\ }
\DoxyCodeLine{03270\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI(\_\_HSI\_\_)\ \ (((\_\_HSI\_\_)\ ==\ RCC\_HSI\_OFF)\ ||\ ((\_\_HSI\_\_)\ ==\ RCC\_HSI\_ON))}}
\DoxyCodeLine{03271\ }
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI\_CALIBRATION\_VALUE(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ <=\ (RCC\_ICSCR\_HSITRIM\ >>\ RCC\_ICSCR\_HSITRIM\_Pos))}}
\DoxyCodeLine{03273\ }
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSI(\_\_LSI\_\_)\ \ (((\_\_LSI\_\_)\ ==\ RCC\_LSI\_OFF)\ ||\ ((\_\_LSI\_\_)\ ==\ RCC\_LSI\_ON))}}
\DoxyCodeLine{03275\ }
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI48(\_\_HSI48\_\_)\ \ (((\_\_HSI48\_\_)\ ==\ RCC\_HSI48\_OFF)\ ||\ ((\_\_HSI48\_\_)\ ==\ RCC\_HSI48\_ON))}}
\DoxyCodeLine{03277\ }
\DoxyCodeLine{03278\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL(\_\_PLL\_\_)\ (((\_\_PLL\_\_)\ ==\ RCC\_PLL\_NONE)\ ||((\_\_PLL\_\_)\ ==\ RCC\_PLL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLL\_\_)\ ==\ RCC\_PLL\_ON))}}
\DoxyCodeLine{03280\ }
\DoxyCodeLine{03281\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{03284\ }
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_)\ ((1U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 16U))}}
\DoxyCodeLine{03286\ }
\DoxyCodeLine{03287\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(\_\_VALUE\_\_)\ ((8U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 127U))}}
\DoxyCodeLine{03288\ }
\DoxyCodeLine{03289\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ >=\ 2U)\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 31U))}}
\DoxyCodeLine{03290\ }
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{03293\ }
\DoxyCodeLine{03294\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ 2U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 4U)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ 6U)\ ||\ ((\_\_VALUE\_\_)\ ==\ 8U))}}
\DoxyCodeLine{03296\ }
\DoxyCodeLine{03297\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)\ \ ((((\_\_CLK\_\_)\ \&\ RCC\_CLOCKTYPE\_ALL)\ !=\ 0x00UL)\ \&\&\ (((\_\_CLK\_\_)\ \&\ \string~RCC\_CLOCKTYPE\_ALL)\ ==\ 0x00UL))}}
\DoxyCodeLine{03298\ }
\DoxyCodeLine{03299\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{03302\ }
\DoxyCodeLine{03303\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(\_\_HCLK\_\_)\ (((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV1)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV4)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV16)\ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV128)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{03308\ }
\DoxyCodeLine{03309\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK(\_\_PCLK\_\_)\ (((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV1)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV4)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{03312\ }
\DoxyCodeLine{03313\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_NONE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV32))}}
\DoxyCodeLine{03317\ }
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(\_\_MCOX\_\_)\ (((\_\_MCOX\_\_)\ ==\ RCC\_MCO\_PA8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MCOX\_\_)\ ==\ RCC\_MCO\_PG10))}}
\DoxyCodeLine{03320\ }
\DoxyCodeLine{03321\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI48))}}
\DoxyCodeLine{03329\ }
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_1)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_4)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_16))}}
\DoxyCodeLine{03333\ }
\DoxyCodeLine{03334\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_DRIVE(\_\_DRIVE\_\_)\ (((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_LOW)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMLOW)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMHIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{03337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_HIGH))}}
\DoxyCodeLine{03338\ }
\DoxyCodeLine{03343\ \textcolor{comment}{/*\ Include\ RCC\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{03344\ \textcolor{preprocessor}{\#include\ "{}stm32g4xx\_hal\_rcc\_ex.h"{}}}
\DoxyCodeLine{03345\ }
\DoxyCodeLine{03346\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03356\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ******************************/}}
\DoxyCodeLine{03357\ HAL\_StatusTypeDef\ HAL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03358\ HAL\_StatusTypeDef\ HAL\_RCC\_OscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{03359\ HAL\_StatusTypeDef\ HAL\_RCC\_ClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency);}
\DoxyCodeLine{03360\ }
\DoxyCodeLine{03369\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{03370\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_MCOConfig(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv);}
\DoxyCodeLine{03371\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_EnableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03372\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_EnableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03373\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_DisableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03374\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetSysClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03375\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetHCLKFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03376\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetPCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03377\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetPCLK2Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03378\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetOscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{03379\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency);}
\DoxyCodeLine{03380\ \textcolor{comment}{/*\ CSS\ NMI\ IRQ\ handler\ */}}
\DoxyCodeLine{03381\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_NMI\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03382\ \textcolor{comment}{/*\ User\ Callbacks\ in\ non\ blocking\ mode\ (IT\ mode)\ */}}
\DoxyCodeLine{03383\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_CSSCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03384\ }
\DoxyCodeLine{03401\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{03402\ \}}
\DoxyCodeLine{03403\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03404\ }
\DoxyCodeLine{03405\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4xx\_HAL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03406\ }

\end{DoxyCode}
