5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd slist1.3.vcd -o slist1.3.cdd -v slist1.3.v
3 0 main main slist1.3.v 1 27
2 1 7 c000c 2 1 c 0 0 c
2 2 7 b000b 2 1b 2000c 1 0 1 0 1002
2 3 7 70007 1 1 4 0 0 b
2 4 7 7000c 2 9 200cc 2 3 1 0 1002
2 5 7 30003 0 1 400 0 0 a
2 6 7 3000c 2 37 e 4 5
2 7 8 f000f 1 1 8 0 0 f
2 8 8 b000b 1 1 4 0 0 e
2 9 8 7000b 2 1a 2008c 7 8 1 0 102
2 10 8 70007 2 1 c 0 0 a
2 11 8 7000f 2 19 2018c 9 10 1 0 102
2 12 8 30003 0 1 400 0 0 d
2 13 8 3000f 2 37 600e 11 12
2 14 0 0 2 1 c 0 0 a
2 15 0 0 0 2a 20000 0 0 2 0 a
2 16 0 0 2 29 20000 14 15 1 0 2
2 17 0 0 1 1 4 0 0 e
2 18 0 0 0 2a 20000 0 0 2 0 a
2 19 0 0 1 29 20008 17 18 1 0 2
2 20 0 0 1 1 8 0 0 f
2 21 0 0 0 2a 20000 0 0 2 0 a
2 22 0 0 1 29 20008 20 21 1 0 2
2 23 0 0 1 1 4 0 0 b
2 24 0 0 0 2a 20000 0 0 2 0 a
2 25 0 0 1 29 20008 23 24 1 0 2
2 26 0 0 2 1 c 0 0 c
2 27 0 0 0 2a 20000 0 0 2 0 10a
2 28 0 0 2 29 20008 26 27 1 0 2
2 29 0 0 2 2b 20008 25 28 1 0 2
2 30 0 0 2 2b 20008 22 29 1 0 2
2 31 0 0 2 2b 20008 19 30 1 0 2
2 32 0 0 4 2b 20008 16 31 1 0 2
2 33 5 7000b 5 45 2100a 32 0 1 0 2
2 34 12 50008 1 0 20004 0 0 1 1 0
2 35 12 10001 0 1 400 0 0 b
2 36 12 10008 1 37 1006 34 35
2 37 13 50008 1 0 20004 0 0 1 1 0
2 38 13 10001 0 1 400 0 0 c
2 39 13 10008 1 37 6 37 38
2 40 14 50008 1 0 20004 0 0 1 1 0
2 41 14 10001 0 1 400 0 0 e
2 42 14 10008 1 37 6 40 41
2 43 15 50008 1 0 20008 0 0 1 1 1
2 44 15 10001 0 1 400 0 0 f
2 45 15 10008 1 37 a 43 44
2 46 16 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 47 16 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 48 16 10002 2 2c 2000a 46 47 32 0 aa aa aa aa aa aa aa aa
2 49 17 50008 1 0 20008 0 0 1 1 1
2 50 17 10001 0 1 400 0 0 c
2 51 17 10008 1 37 a 49 50
1 a 0 3 30004 1 16 1002
1 b 0 3 30007 1 16 2
1 c 0 3 3000a 1 16 102
1 d 0 3 3000d 1 16 102
1 e 0 3 30010 1 16 2
1 f 0 3 30013 1 16 2
4 13 33 33
4 6 13 13
4 33 6 0
4 51 0 0
4 48 51 0
4 45 48 48
4 42 45 45
4 39 42 42
4 36 39 39
