# https://workshop.fomu.im/en/latest/requirements/drivers.html
# for the ARTY A7
# transpiling verilog to... stuff
#   https://github.com/SymbiFlow/ibex-yosys-build
# alternatively for transpilation (USE THIS!!!!)
#   https://f4pga-examples.readthedocs.io/en/latest/getting.html
#       https://f4pga-examples.readthedocs.io/en/latest/running-examples.html
#       https://f4pga-examples.readthedocs.io/en/latest/xc7/pulse_width_led.html
#   https://github.com/chipsalliance/f4pga-examples/tree/main/xc7/counter_test
# docs
#   https://docs.zephyrproject.org/latest/boards/digilent/arty_a7/doc/index.html
# demos and examples (in VDHL, not verilog; probably not applicable)
#   https://digilent.com/reference/programmable-logic/arty-a7/demos/gpio
#   https://projectf.io/posts/hello-arty-1/
#   https://www.amd.com/content/dam/amd/en/documents/university/vivado-teaching/hdl-design/2015x/Verilog/docs-pdf/Vivado_tutorial.pdf
#   https://github.com/BitOpenFPGA/Arty-A7-FPGA-Projects
# xilinx vivado (idk if i actually need it? maybe i should just try w/openfpgaloader)
#   https://wiki.archlinux.org/title/Xilinx_Vivado
#   https://www.xilinx.com/support/download.html
