

================================================================
== Vivado HLS Report for 'cnnclassify'
================================================================
* Date:           Tue Dec  4 09:54:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  68653|  69521|  68653|  69521|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |                        |             |    Latency    |    Interval   | Pipeline|
        |        Instance        |    Module   |  min  |  max  |  min  |  max  |   Type  |
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |grp_ConvLayer_1_fu_317  |ConvLayer_1  |  26365|  26365|  26365|  26365|   none  |
        |grp_ConvLayer_fu_335    |ConvLayer    |  33145|  33145|  33145|  33145|   none  |
        |grp_CconLayer_fu_353    |CconLayer    |   2643|   2643|   2643|   2643|   none  |
        |grp_PoolLayer_fu_363    |PoolLayer    |   5004|   5004|   5004|   5004|   none  |
        |grp_PoolLayer_1_fu_369  |PoolLayer_1  |   1452|   1452|   1452|   1452|   none  |
        +------------------------+-------------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    5|    5|         1|          -|          -|       6|    no    |
        |- Loop 2     |   11|   11|         1|          -|          -|      12|    no    |
        |- Loop 3     |    0|  868|  3 ~ 31  |          -|          -| 0 ~ 28 |    no    |
        | + Loop 3.1  |    0|   28|         2|          1|          1| 0 ~ 28 |    yes   |
        |- Loop 4     |    9|    9|         2|          1|          1|       9|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      40|     514|
|FIFO             |        -|      -|       -|       -|
|Instance         |       17|    184|   21165|   30435|
|Memory           |       15|      -|     108|       9|
|Multiplexer      |        -|      -|       -|     469|
|Register         |        -|      -|     295|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       32|    184|   21608|   31427|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      5|       2|       7|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+-------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------+----------------------+---------+-------+------+-------+
    |CNN_Core_uitofp_3qcK_U176  |CNN_Core_uitofp_3qcK  |        0|      0|   128|    337|
    |grp_CconLayer_fu_353       |CconLayer             |        4|     13|  3118|   7488|
    |grp_ConvLayer_fu_335       |ConvLayer             |        5|     85|  8792|  10558|
    |grp_ConvLayer_1_fu_317     |ConvLayer_1           |        5|     85|  8651|  10613|
    |grp_PoolLayer_fu_363       |PoolLayer             |        2|      1|   255|    784|
    |grp_PoolLayer_1_fu_369     |PoolLayer_1           |        1|      0|   221|    655|
    +---------------------------+----------------------+---------+-------+------+-------+
    |Total                      |                      |       17|    184| 21165|  30435|
    +---------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |poollayer2_output_va_U  |CconLayer_p_temp      |        1|   0|   0|   192|   32|     1|         6144|
    |cconlayer_output_V_U    |cnnclassify_cconlWhU  |        0|  64|   5|    10|   32|     1|          320|
    |convlayer1_output_ro_U  |cnnclassify_convlNgs  |        0|  12|   1|     6|    6|     1|           36|
    |convlayer1_output_co_U  |cnnclassify_convlNgs  |        0|  12|   1|     6|    6|     1|           36|
    |convlayer2_output_ro_U  |cnnclassify_convlPgM  |        0|  10|   1|    12|    5|     1|           60|
    |convlayer2_output_co_U  |cnnclassify_convlPgM  |        0|  10|   1|    12|    5|     1|           60|
    |convlayer1_output_va_U  |cnnclassify_convlShg  |        8|   0|   0|  3456|   32|     1|       110592|
    |convlayer2_output_va_U  |cnnclassify_convlUhA  |        2|   0|   0|   768|   32|     1|        24576|
    |inputlayer_output_0_U   |cnnclassify_inputRg6  |        2|   0|   0|   784|   24|     1|        18816|
    |poollayer1_output_va_U  |cnnclassify_poollThq  |        2|   0|   0|   864|   32|     1|        27648|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                   |                      |       15| 108|   9|  6110|  206|    10|       188288|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_487_p2                    |     +    |      0|   0|  13|           4|           1|
    |i_fu_411_p2                      |     +    |      0|   0|  15|           5|           1|
    |j_fu_456_p2                      |     +    |      0|   0|  15|           5|           1|
    |p_Repl2_7_trunc_i_fu_603_p2      |     +    |      0|   0|   8|           8|           8|
    |tmp_270_i_fu_378_p2              |     +    |      0|   0|  12|           3|           1|
    |tmp_280_i_fu_390_p2              |     +    |      0|   0|  13|           4|           1|
    |tmp_3_fu_466_p2                  |     +    |      0|   0|  18|          11|          11|
    |tmp_186_i_fu_594_p2              |     -    |      0|   0|   8|           8|           8|
    |tmp_287_i_fu_533_p2              |     -    |      0|   0|  39|           1|          32|
    |tmp_2_fu_441_p2                  |     -    |      0|   0|  18|          11|          11|
    |num_zeros_fu_557_p3              |   cttz   |      0|  40|  36|          32|           0|
    |exitcond_i_i_i_fu_476_p2         |   icmp   |      0|   0|   9|           4|           4|
    |tmp_117_i_i_fu_451_p2            |   icmp   |      0|   0|  11|           6|           6|
    |tmp_272_i_fu_384_p2              |   icmp   |      0|   0|   9|           3|           3|
    |tmp_282_i_fu_396_p2              |   icmp   |      0|   0|   9|           4|           4|
    |tmp_286_i_fu_519_p2              |   icmp   |      0|   0|  18|          32|           1|
    |tmp_288_i_fu_589_p2              |   icmp   |      0|   0|  11|           8|           8|
    |tmp_i3927_i_fu_497_p2            |   icmp   |      0|   0|  18|          32|          32|
    |tmp_i_i_fu_406_p2                |   icmp   |      0|   0|  11|           6|           6|
    |ap_block_state1                  |    or    |      0|   0|   2|           1|           1|
    |input_V_load_1_i_i_o_fu_511_p3   |  select  |      0|   0|  32|           1|          32|
    |outputlayer_score_V_1_fu_539_p3  |  select  |      0|   0|  32|           1|          32|
    |score                            |  select  |      0|   0|  32|           1|           1|
    |sel_SEBB_fu_503_p3               |  select  |      0|   0|  32|           1|          32|
    |tmp32_V_1_fu_565_p2              |    shl   |      0|   0|  85|          32|          32|
    |ap_enable_pp0                    |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_pp1                    |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|   0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1          |    xor   |      0|   0|   2|           2|           1|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |Total                            |          |      0|  40| 514|         230|         275|
    +---------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  109|         23|    1|         23|
    |ap_done                                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |   15|          3|    1|          3|
    |ap_phi_mux_i_0_i_i3925_i_phi_fu_309_p4  |    9|          2|    4|          8|
    |cconlayer_output_V_address0             |   21|          4|    4|         16|
    |cconlayer_output_V_ce0                  |   15|          3|    1|          3|
    |cconlayer_output_V_we0                  |    9|          2|    1|          2|
    |convlayer1_output_va_address0           |   15|          3|   12|         36|
    |convlayer1_output_va_ce0                |   15|          3|    1|          3|
    |convlayer1_output_va_we0                |    9|          2|    1|          2|
    |convlayer2_output_va_address0           |   15|          3|   10|         30|
    |convlayer2_output_va_ce0                |   15|          3|    1|          3|
    |convlayer2_output_va_we0                |    9|          2|    1|          2|
    |i_0_i_i3925_i_reg_305                   |    9|          2|    4|          8|
    |i_0_i_i_i_reg_260                       |    9|          2|    5|         10|
    |input_cols_blk_n                        |    9|          2|    1|          2|
    |input_rows_blk_n                        |    9|          2|    1|          2|
    |inputlayer_output_0_address0            |   15|          3|   10|         30|
    |inputlayer_output_0_ce0                 |   15|          3|    1|          3|
    |j_0_i_i_i_reg_271                       |    9|          2|    5|         10|
    |outputlayer_label_reg_282               |    9|          2|   32|         64|
    |outputlayer_score_V_reg_295             |    9|          2|   32|         64|
    |poollayer1_output_va_address0           |   15|          3|   10|         30|
    |poollayer1_output_va_ce0                |   15|          3|    1|          3|
    |poollayer1_output_va_we0                |    9|          2|    1|          2|
    |poollayer2_output_va_address0           |   15|          3|    8|         24|
    |poollayer2_output_va_ce0                |   15|          3|    1|          3|
    |poollayer2_output_va_we0                |    9|          2|    1|          2|
    |tmp_269_i_reg_238                       |    9|          2|    3|          6|
    |tmp_279_i_reg_249                       |    9|          2|    4|          8|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  469|         98|  160|        407|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  22|   0|   22|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |exitcond_i_i_i_reg_708               |   1|   0|    1|          0|
    |grp_CconLayer_fu_353_ap_start_reg    |   1|   0|    1|          0|
    |grp_ConvLayer_1_fu_317_ap_start_reg  |   1|   0|    1|          0|
    |grp_ConvLayer_fu_335_ap_start_reg    |   1|   0|    1|          0|
    |grp_PoolLayer_1_fu_369_ap_start_reg  |   1|   0|    1|          0|
    |grp_PoolLayer_fu_363_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i_i3925_i_reg_305                |   4|   0|    4|          0|
    |i_0_i_i_i_reg_260                    |   5|   0|    5|          0|
    |i_1_reg_717                          |   4|   0|    4|          0|
    |i_reg_669                            |   5|   0|    5|          0|
    |input_cols_read_reg_644              |   6|   0|    6|          0|
    |input_rows_read_reg_639              |   6|   0|    6|          0|
    |is_neg_reg_737                       |   1|   0|    1|          0|
    |j_0_i_i_i_reg_271                    |   5|   0|    5|          0|
    |outputlayer_label_reg_282            |  32|   0|   32|          0|
    |outputlayer_score_V_reg_295          |  32|   0|   32|          0|
    |p_Result_i_reg_757                   |   8|   0|    8|          0|
    |tmp32_V_1_reg_742                    |  32|   0|   32|          0|
    |tmp32_V_reg_752                      |  32|   0|   32|          0|
    |tmp_117_i_i_reg_679                  |   1|   0|    1|          0|
    |tmp_269_i_reg_238                    |   3|   0|    3|          0|
    |tmp_279_i_reg_249                    |   4|   0|    4|          0|
    |tmp_286_i_reg_732                    |   1|   0|    1|          0|
    |tmp_2_reg_674                        |   9|   0|   11|          2|
    |tmp_3_cast_reg_688                   |  64|   0|   64|          0|
    |tmp_5_reg_747                        |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 295|   0|  297|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  cnnclassify | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  cnnclassify | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  cnnclassify | return value |
|ap_done               | out |    1| ap_ctrl_hs |  cnnclassify | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  cnnclassify | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  cnnclassify | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  cnnclassify | return value |
|input_val_V_address0  | out |   10|  ap_memory |  input_val_V |     array    |
|input_val_V_ce0       | out |    1|  ap_memory |  input_val_V |     array    |
|input_val_V_q0        |  in |   24|  ap_memory |  input_val_V |     array    |
|input_rows_dout       |  in |    6|   ap_fifo  |  input_rows  |    pointer   |
|input_rows_empty_n    |  in |    1|   ap_fifo  |  input_rows  |    pointer   |
|input_rows_read       | out |    1|   ap_fifo  |  input_rows  |    pointer   |
|input_cols_dout       |  in |    6|   ap_fifo  |  input_cols  |    pointer   |
|input_cols_empty_n    |  in |    1|   ap_fifo  |  input_cols  |    pointer   |
|input_cols_read       | out |    1|   ap_fifo  |  input_cols  |    pointer   |
|label_r               | out |   32|   ap_vld   |    label_r   |    pointer   |
|label_r_ap_vld        | out |    1|   ap_vld   |    label_r   |    pointer   |
|score                 | out |   32|   ap_vld   |     score    |    pointer   |
|score_ap_vld          | out |    1|   ap_vld   |     score    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

