[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17149       tick       2186612        965728        903023       2186612 
      2  17149       tick       4503952       2148701       2115476       4503952 
      3  17149       tick       4499264       2145842       2128670       4499264 
      4  17149       tick       4496243       2144167       2129288       4496243 
      5  17149       tick       4490958       2143695       2127456       4490958 
      6  17149       tick       4481370       2137564       2116572       4481370 
      7  17149       tick       4495307       2144526       2122861       4495307 
      8  17149       tick       4493237       2144950       2122499       4493237 
      9  17149       tick       4490688       2143118       2115574       4490688 
     10  17149       tick       4476236       2135344       2096812       4476236 
     11  17149       tick       4493679       2143090       2127401       4493679 
     12  17149       tick       4495014       2143951       2126853       4495014 
     13  17149       tick       4494314       2144668       2128153       4494314 
     14  17149       tick       4492077       2145053       2125954       4492077 
     15  17149       tick       4493888       2144267       2127668       4493888 
     16  17149       tick       4492175       2142802       2120410       4492175 
     17  17149       tick       4420284       2109034       2090247       4420284 
     18  17149       tick       4559658       2176442       2153896       4559658 
     19  17149       tick       4496439       2145037       2126662       4496439 
     20  17149       tick       4499909       2146423       2128042       4499909 
     21  17149       exit         26295         12570         11818         26295 
