|JupsCore
AutoClock => AutoClock.IN4
Button => Button.IN1
Switches[0] => Switches[0].IN1
Switches[1] => Switches[1].IN1
Switches[2] => Switches[2].IN1
Switches[3] => Switches[3].IN1
Switches[4] => Switches[4].IN1
Switches[5] => Switches[5].IN1
Switches[6] => Switches[6].IN1
Switches[7] => Switches[7].IN1
Switches[8] => Switches[8].IN1
Switches[9] => Switches[9].IN1
Switches[10] => Switches[10].IN1
Switches[11] => Switches[11].IN1
Switches[12] => Switches[12].IN1
Switches[13] => Switches[13].IN1
Switches[14] => Switches[14].IN1
Switches[15] => Switches[15].IN1
Display1[0] <= Out:out.display1
Display1[1] <= Out:out.display1
Display1[2] <= Out:out.display1
Display1[3] <= Out:out.display1
Display1[4] <= Out:out.display1
Display1[5] <= Out:out.display1
Display1[6] <= Out:out.display1
Display2[0] <= Out:out.display2
Display2[1] <= Out:out.display2
Display2[2] <= Out:out.display2
Display2[3] <= Out:out.display2
Display2[4] <= Out:out.display2
Display2[5] <= Out:out.display2
Display2[6] <= Out:out.display2
Display3[0] <= Out:out.display3
Display3[1] <= Out:out.display3
Display3[2] <= Out:out.display3
Display3[3] <= Out:out.display3
Display3[4] <= Out:out.display3
Display3[5] <= Out:out.display3
Display3[6] <= Out:out.display3
dPC1[0] <= Out:pcout.display1
dPC1[1] <= Out:pcout.display1
dPC1[2] <= Out:pcout.display1
dPC1[3] <= Out:pcout.display1
dPC1[4] <= Out:pcout.display1
dPC1[5] <= Out:pcout.display1
dPC1[6] <= Out:pcout.display1
dPC2[0] <= Out:pcout.display2
dPC2[1] <= Out:pcout.display2
dPC2[2] <= Out:pcout.display2
dPC2[3] <= Out:pcout.display2
dPC2[4] <= Out:pcout.display2
dPC2[5] <= Out:pcout.display2
dPC2[6] <= Out:pcout.display2
dPC3[0] <= Out:pcout.display3
dPC3[1] <= Out:pcout.display3
dPC3[2] <= Out:pcout.display3
dPC3[3] <= Out:pcout.display3
dPC3[4] <= Out:pcout.display3
dPC3[5] <= Out:pcout.display3
dPC3[6] <= Out:pcout.display3


|JupsCore|FrequenceDivider:fd
AutoClock => Clock~reg0.CLK
AutoClock => Count[0].CLK
AutoClock => Count[1].CLK
AutoClock => Count[2].CLK
AutoClock => Count[3].CLK
AutoClock => Count[4].CLK
AutoClock => Count[5].CLK
AutoClock => Count[6].CLK
AutoClock => Count[7].CLK
AutoClock => Count[8].CLK
AutoClock => Count[9].CLK
AutoClock => Count[10].CLK
AutoClock => Count[11].CLK
AutoClock => Count[12].CLK
AutoClock => Count[13].CLK
AutoClock => Count[14].CLK
AutoClock => Count[15].CLK
AutoClock => Count[16].CLK
AutoClock => Count[17].CLK
AutoClock => Count[18].CLK
AutoClock => Count[19].CLK
AutoClock => Count[20].CLK
AutoClock => Count[21].CLK
AutoClock => Count[22].CLK
AutoClock => Count[23].CLK
Clock <= Clock~reg0.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|DeBounce_v:DB
clk => DB_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => DFF2.CLK
clk => DFF1.CLK
n_reset => DFF1.OUTPUTSELECT
n_reset => DFF2.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
n_reset => q_reg.OUTPUTSELECT
button_in => DFF1.DATAA
DB_out <= DB_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Mux_32:MuxAddrJump
input_1[0] => mux_output.DATAB
input_1[1] => mux_output.DATAB
input_1[2] => mux_output.DATAB
input_1[3] => mux_output.DATAB
input_1[4] => mux_output.DATAB
input_1[5] => mux_output.DATAB
input_1[6] => mux_output.DATAB
input_1[7] => mux_output.DATAB
input_1[8] => mux_output.DATAB
input_1[9] => mux_output.DATAB
input_1[10] => mux_output.DATAB
input_1[11] => mux_output.DATAB
input_1[12] => mux_output.DATAB
input_1[13] => mux_output.DATAB
input_1[14] => mux_output.DATAB
input_1[15] => mux_output.DATAB
input_1[16] => mux_output.DATAB
input_1[17] => mux_output.DATAB
input_1[18] => mux_output.DATAB
input_1[19] => mux_output.DATAB
input_1[20] => mux_output.DATAB
input_1[21] => mux_output.DATAB
input_1[22] => mux_output.DATAB
input_1[23] => mux_output.DATAB
input_1[24] => mux_output.DATAB
input_1[25] => mux_output.DATAB
input_1[26] => mux_output.DATAB
input_1[27] => mux_output.DATAB
input_1[28] => mux_output.DATAB
input_1[29] => mux_output.DATAB
input_1[30] => mux_output.DATAB
input_1[31] => mux_output.DATAB
input_2[0] => mux_output.DATAA
input_2[1] => mux_output.DATAA
input_2[2] => mux_output.DATAA
input_2[3] => mux_output.DATAA
input_2[4] => mux_output.DATAA
input_2[5] => mux_output.DATAA
input_2[6] => mux_output.DATAA
input_2[7] => mux_output.DATAA
input_2[8] => mux_output.DATAA
input_2[9] => mux_output.DATAA
input_2[10] => mux_output.DATAA
input_2[11] => mux_output.DATAA
input_2[12] => mux_output.DATAA
input_2[13] => mux_output.DATAA
input_2[14] => mux_output.DATAA
input_2[15] => mux_output.DATAA
input_2[16] => mux_output.DATAA
input_2[17] => mux_output.DATAA
input_2[18] => mux_output.DATAA
input_2[19] => mux_output.DATAA
input_2[20] => mux_output.DATAA
input_2[21] => mux_output.DATAA
input_2[22] => mux_output.DATAA
input_2[23] => mux_output.DATAA
input_2[24] => mux_output.DATAA
input_2[25] => mux_output.DATAA
input_2[26] => mux_output.DATAA
input_2[27] => mux_output.DATAA
input_2[28] => mux_output.DATAA
input_2[29] => mux_output.DATAA
input_2[30] => mux_output.DATAA
input_2[31] => mux_output.DATAA
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
mux_output[0] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[1] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[2] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[3] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[4] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[5] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[6] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[7] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[8] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[9] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[10] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[11] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[12] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[13] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[14] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[15] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[16] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[17] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[18] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[19] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[20] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[21] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[22] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[23] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[24] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[25] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[26] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[27] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[28] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[29] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[30] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[31] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|ProgramCounter:pc
Clock => PC[0].CLK
Clock => PC[1].CLK
Clock => PC[2].CLK
Clock => PC[3].CLK
Clock => PC[4].CLK
Clock => PC[5].CLK
Clock => PC[6].CLK
Clock => PC[7].CLK
Clock => PC[8].CLK
Clock => PC[9].CLK
Clock => PC[10].CLK
Clock => PC[11].CLK
Clock => PC[12].CLK
Clock => PC[13].CLK
Clock => PC[14].CLK
Clock => PC[15].CLK
Clock => PC[16].CLK
Clock => PC[17].CLK
Clock => PC[18].CLK
Clock => PC[19].CLK
Clock => PC[20].CLK
Clock => PC[21].CLK
Clock => PC[22].CLK
Clock => PC[23].CLK
Clock => PC[24].CLK
Clock => PC[25].CLK
Clock => PC[26].CLK
Clock => PC[27].CLK
Clock => PC[28].CLK
Clock => PC[29].CLK
Clock => PC[30].CLK
Clock => PC[31].CLK
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
j => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
jr => PC.OUTPUTSELECT
zero => always0.IN0
branch => always0.IN1
AddressJump[0] => PC.DATAB
AddressJump[0] => PC.DATAB
AddressJump[0] => PC.DATAB
AddressJump[1] => PC.DATAB
AddressJump[1] => PC.DATAB
AddressJump[1] => PC.DATAB
AddressJump[2] => PC.DATAB
AddressJump[2] => PC.DATAB
AddressJump[2] => PC.DATAB
AddressJump[3] => PC.DATAB
AddressJump[3] => PC.DATAB
AddressJump[3] => PC.DATAB
AddressJump[4] => PC.DATAB
AddressJump[4] => PC.DATAB
AddressJump[4] => PC.DATAB
AddressJump[5] => PC.DATAB
AddressJump[5] => PC.DATAB
AddressJump[5] => PC.DATAB
AddressJump[6] => PC.DATAB
AddressJump[6] => PC.DATAB
AddressJump[6] => PC.DATAB
AddressJump[7] => PC.DATAB
AddressJump[7] => PC.DATAB
AddressJump[7] => PC.DATAB
AddressJump[8] => PC.DATAB
AddressJump[8] => PC.DATAB
AddressJump[8] => PC.DATAB
AddressJump[9] => PC.DATAB
AddressJump[9] => PC.DATAB
AddressJump[9] => PC.DATAB
AddressJump[10] => PC.DATAB
AddressJump[10] => PC.DATAB
AddressJump[10] => PC.DATAB
AddressJump[11] => PC.DATAB
AddressJump[11] => PC.DATAB
AddressJump[11] => PC.DATAB
AddressJump[12] => PC.DATAB
AddressJump[12] => PC.DATAB
AddressJump[12] => PC.DATAB
AddressJump[13] => PC.DATAB
AddressJump[13] => PC.DATAB
AddressJump[13] => PC.DATAB
AddressJump[14] => PC.DATAB
AddressJump[14] => PC.DATAB
AddressJump[14] => PC.DATAB
AddressJump[15] => PC.DATAB
AddressJump[15] => PC.DATAB
AddressJump[15] => PC.DATAB
AddressJump[16] => PC.DATAB
AddressJump[16] => PC.DATAB
AddressJump[16] => PC.DATAB
AddressJump[17] => PC.DATAB
AddressJump[17] => PC.DATAB
AddressJump[17] => PC.DATAB
AddressJump[18] => PC.DATAB
AddressJump[18] => PC.DATAB
AddressJump[18] => PC.DATAB
AddressJump[19] => PC.DATAB
AddressJump[19] => PC.DATAB
AddressJump[19] => PC.DATAB
AddressJump[20] => PC.DATAB
AddressJump[20] => PC.DATAB
AddressJump[20] => PC.DATAB
AddressJump[21] => PC.DATAB
AddressJump[21] => PC.DATAB
AddressJump[21] => PC.DATAB
AddressJump[22] => PC.DATAB
AddressJump[22] => PC.DATAB
AddressJump[22] => PC.DATAB
AddressJump[23] => PC.DATAB
AddressJump[23] => PC.DATAB
AddressJump[23] => PC.DATAB
AddressJump[24] => PC.DATAB
AddressJump[24] => PC.DATAB
AddressJump[24] => PC.DATAB
AddressJump[25] => PC.DATAB
AddressJump[25] => PC.DATAB
AddressJump[25] => PC.DATAB
AddressJump[26] => PC.DATAB
AddressJump[26] => PC.DATAB
AddressJump[26] => PC.DATAB
AddressJump[27] => PC.DATAB
AddressJump[27] => PC.DATAB
AddressJump[27] => PC.DATAB
AddressJump[28] => PC.DATAB
AddressJump[28] => PC.DATAB
AddressJump[28] => PC.DATAB
AddressJump[29] => PC.DATAB
AddressJump[29] => PC.DATAB
AddressJump[29] => PC.DATAB
AddressJump[30] => PC.DATAB
AddressJump[30] => PC.DATAB
AddressJump[30] => PC.DATAB
AddressJump[31] => PC.DATAB
AddressJump[31] => PC.DATAB
AddressJump[31] => PC.DATAB
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
Halt => PC.OUTPUTSELECT
pc_out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|InstructionMemory:istM
AutoClock => Instruction[0]~reg0.CLK
AutoClock => Instruction[1]~reg0.CLK
AutoClock => Instruction[2]~reg0.CLK
AutoClock => Instruction[3]~reg0.CLK
AutoClock => Instruction[4]~reg0.CLK
AutoClock => Instruction[5]~reg0.CLK
AutoClock => Instruction[6]~reg0.CLK
AutoClock => Instruction[7]~reg0.CLK
AutoClock => Instruction[8]~reg0.CLK
AutoClock => Instruction[9]~reg0.CLK
AutoClock => Instruction[10]~reg0.CLK
AutoClock => Instruction[11]~reg0.CLK
AutoClock => Instruction[12]~reg0.CLK
AutoClock => Instruction[13]~reg0.CLK
AutoClock => Instruction[14]~reg0.CLK
AutoClock => Instruction[15]~reg0.CLK
AutoClock => Instruction[16]~reg0.CLK
AutoClock => Instruction[17]~reg0.CLK
AutoClock => Instruction[18]~reg0.CLK
AutoClock => Instruction[19]~reg0.CLK
AutoClock => Instruction[20]~reg0.CLK
AutoClock => Instruction[21]~reg0.CLK
AutoClock => Instruction[22]~reg0.CLK
AutoClock => Instruction[23]~reg0.CLK
AutoClock => Instruction[24]~reg0.CLK
AutoClock => Instruction[25]~reg0.CLK
AutoClock => Instruction[26]~reg0.CLK
AutoClock => Instruction[27]~reg0.CLK
AutoClock => Instruction[28]~reg0.CLK
AutoClock => Instruction[29]~reg0.CLK
AutoClock => Instruction[30]~reg0.CLK
AutoClock => Instruction[31]~reg0.CLK
Clock => InstMem[0][0].CLK
Clock => InstMem[0][1].CLK
Clock => InstMem[0][2].CLK
Clock => InstMem[0][3].CLK
Clock => InstMem[0][4].CLK
Clock => InstMem[0][5].CLK
Clock => InstMem[0][6].CLK
Clock => InstMem[0][7].CLK
Clock => InstMem[0][8].CLK
Clock => InstMem[0][9].CLK
Clock => InstMem[0][10].CLK
Clock => InstMem[0][11].CLK
Clock => InstMem[0][12].CLK
Clock => InstMem[0][13].CLK
Clock => InstMem[0][14].CLK
Clock => InstMem[0][15].CLK
Clock => InstMem[0][16].CLK
Clock => InstMem[0][17].CLK
Clock => InstMem[0][18].CLK
Clock => InstMem[0][19].CLK
Clock => InstMem[0][20].CLK
Clock => InstMem[0][21].CLK
Clock => InstMem[0][22].CLK
Clock => InstMem[0][23].CLK
Clock => InstMem[0][24].CLK
Clock => InstMem[0][25].CLK
Clock => InstMem[0][26].CLK
Clock => InstMem[0][27].CLK
Clock => InstMem[0][28].CLK
Clock => InstMem[0][29].CLK
Clock => InstMem[0][30].CLK
Clock => InstMem[0][31].CLK
Clock => InstMem[1][0].CLK
Clock => InstMem[1][1].CLK
Clock => InstMem[1][2].CLK
Clock => InstMem[1][3].CLK
Clock => InstMem[1][4].CLK
Clock => InstMem[1][5].CLK
Clock => InstMem[1][6].CLK
Clock => InstMem[1][7].CLK
Clock => InstMem[1][8].CLK
Clock => InstMem[1][9].CLK
Clock => InstMem[1][10].CLK
Clock => InstMem[1][11].CLK
Clock => InstMem[1][12].CLK
Clock => InstMem[1][13].CLK
Clock => InstMem[1][14].CLK
Clock => InstMem[1][15].CLK
Clock => InstMem[1][16].CLK
Clock => InstMem[1][17].CLK
Clock => InstMem[1][18].CLK
Clock => InstMem[1][19].CLK
Clock => InstMem[1][20].CLK
Clock => InstMem[1][21].CLK
Clock => InstMem[1][22].CLK
Clock => InstMem[1][23].CLK
Clock => InstMem[1][24].CLK
Clock => InstMem[1][25].CLK
Clock => InstMem[1][26].CLK
Clock => InstMem[1][27].CLK
Clock => InstMem[1][28].CLK
Clock => InstMem[1][29].CLK
Clock => InstMem[1][30].CLK
Clock => InstMem[1][31].CLK
Clock => InstMem[2][0].CLK
Clock => InstMem[2][1].CLK
Clock => InstMem[2][2].CLK
Clock => InstMem[2][3].CLK
Clock => InstMem[2][4].CLK
Clock => InstMem[2][5].CLK
Clock => InstMem[2][6].CLK
Clock => InstMem[2][7].CLK
Clock => InstMem[2][8].CLK
Clock => InstMem[2][9].CLK
Clock => InstMem[2][10].CLK
Clock => InstMem[2][11].CLK
Clock => InstMem[2][12].CLK
Clock => InstMem[2][13].CLK
Clock => InstMem[2][14].CLK
Clock => InstMem[2][15].CLK
Clock => InstMem[2][16].CLK
Clock => InstMem[2][17].CLK
Clock => InstMem[2][18].CLK
Clock => InstMem[2][19].CLK
Clock => InstMem[2][20].CLK
Clock => InstMem[2][21].CLK
Clock => InstMem[2][22].CLK
Clock => InstMem[2][23].CLK
Clock => InstMem[2][24].CLK
Clock => InstMem[2][25].CLK
Clock => InstMem[2][26].CLK
Clock => InstMem[2][27].CLK
Clock => InstMem[2][28].CLK
Clock => InstMem[2][29].CLK
Clock => InstMem[2][30].CLK
Clock => InstMem[2][31].CLK
Clock => InstMem[3][0].CLK
Clock => InstMem[3][1].CLK
Clock => InstMem[3][2].CLK
Clock => InstMem[3][3].CLK
Clock => InstMem[3][4].CLK
Clock => InstMem[3][5].CLK
Clock => InstMem[3][6].CLK
Clock => InstMem[3][7].CLK
Clock => InstMem[3][8].CLK
Clock => InstMem[3][9].CLK
Clock => InstMem[3][10].CLK
Clock => InstMem[3][11].CLK
Clock => InstMem[3][12].CLK
Clock => InstMem[3][13].CLK
Clock => InstMem[3][14].CLK
Clock => InstMem[3][15].CLK
Clock => InstMem[3][16].CLK
Clock => InstMem[3][17].CLK
Clock => InstMem[3][18].CLK
Clock => InstMem[3][19].CLK
Clock => InstMem[3][20].CLK
Clock => InstMem[3][21].CLK
Clock => InstMem[3][22].CLK
Clock => InstMem[3][23].CLK
Clock => InstMem[3][24].CLK
Clock => InstMem[3][25].CLK
Clock => InstMem[3][26].CLK
Clock => InstMem[3][27].CLK
Clock => InstMem[3][28].CLK
Clock => InstMem[3][29].CLK
Clock => InstMem[3][30].CLK
Clock => InstMem[3][31].CLK
Clock => InstMem[4][0].CLK
Clock => InstMem[4][1].CLK
Clock => InstMem[4][2].CLK
Clock => InstMem[4][3].CLK
Clock => InstMem[4][4].CLK
Clock => InstMem[4][5].CLK
Clock => InstMem[4][6].CLK
Clock => InstMem[4][7].CLK
Clock => InstMem[4][8].CLK
Clock => InstMem[4][9].CLK
Clock => InstMem[4][10].CLK
Clock => InstMem[4][11].CLK
Clock => InstMem[4][12].CLK
Clock => InstMem[4][13].CLK
Clock => InstMem[4][14].CLK
Clock => InstMem[4][15].CLK
Clock => InstMem[4][16].CLK
Clock => InstMem[4][17].CLK
Clock => InstMem[4][18].CLK
Clock => InstMem[4][19].CLK
Clock => InstMem[4][20].CLK
Clock => InstMem[4][21].CLK
Clock => InstMem[4][22].CLK
Clock => InstMem[4][23].CLK
Clock => InstMem[4][24].CLK
Clock => InstMem[4][25].CLK
Clock => InstMem[4][26].CLK
Clock => InstMem[4][27].CLK
Clock => InstMem[4][28].CLK
Clock => InstMem[4][29].CLK
Clock => InstMem[4][30].CLK
Clock => InstMem[4][31].CLK
Clock => InstMem[5][0].CLK
Clock => InstMem[5][1].CLK
Clock => InstMem[5][2].CLK
Clock => InstMem[5][3].CLK
Clock => InstMem[5][4].CLK
Clock => InstMem[5][5].CLK
Clock => InstMem[5][6].CLK
Clock => InstMem[5][7].CLK
Clock => InstMem[5][8].CLK
Clock => InstMem[5][9].CLK
Clock => InstMem[5][10].CLK
Clock => InstMem[5][11].CLK
Clock => InstMem[5][12].CLK
Clock => InstMem[5][13].CLK
Clock => InstMem[5][14].CLK
Clock => InstMem[5][15].CLK
Clock => InstMem[5][16].CLK
Clock => InstMem[5][17].CLK
Clock => InstMem[5][18].CLK
Clock => InstMem[5][19].CLK
Clock => InstMem[5][20].CLK
Clock => InstMem[5][21].CLK
Clock => InstMem[5][22].CLK
Clock => InstMem[5][23].CLK
Clock => InstMem[5][24].CLK
Clock => InstMem[5][25].CLK
Clock => InstMem[5][26].CLK
Clock => InstMem[5][27].CLK
Clock => InstMem[5][28].CLK
Clock => InstMem[5][29].CLK
Clock => InstMem[5][30].CLK
Clock => InstMem[5][31].CLK
Clock => InstMem[6][0].CLK
Clock => InstMem[6][1].CLK
Clock => InstMem[6][2].CLK
Clock => InstMem[6][3].CLK
Clock => InstMem[6][4].CLK
Clock => InstMem[6][5].CLK
Clock => InstMem[6][6].CLK
Clock => InstMem[6][7].CLK
Clock => InstMem[6][8].CLK
Clock => InstMem[6][9].CLK
Clock => InstMem[6][10].CLK
Clock => InstMem[6][11].CLK
Clock => InstMem[6][12].CLK
Clock => InstMem[6][13].CLK
Clock => InstMem[6][14].CLK
Clock => InstMem[6][15].CLK
Clock => InstMem[6][16].CLK
Clock => InstMem[6][17].CLK
Clock => InstMem[6][18].CLK
Clock => InstMem[6][19].CLK
Clock => InstMem[6][20].CLK
Clock => InstMem[6][21].CLK
Clock => InstMem[6][22].CLK
Clock => InstMem[6][23].CLK
Clock => InstMem[6][24].CLK
Clock => InstMem[6][25].CLK
Clock => InstMem[6][26].CLK
Clock => InstMem[6][27].CLK
Clock => InstMem[6][28].CLK
Clock => InstMem[6][29].CLK
Clock => InstMem[6][30].CLK
Clock => InstMem[6][31].CLK
Clock => InstMem[7][0].CLK
Clock => InstMem[7][1].CLK
Clock => InstMem[7][2].CLK
Clock => InstMem[7][3].CLK
Clock => InstMem[7][4].CLK
Clock => InstMem[7][5].CLK
Clock => InstMem[7][6].CLK
Clock => InstMem[7][7].CLK
Clock => InstMem[7][8].CLK
Clock => InstMem[7][9].CLK
Clock => InstMem[7][10].CLK
Clock => InstMem[7][11].CLK
Clock => InstMem[7][12].CLK
Clock => InstMem[7][13].CLK
Clock => InstMem[7][14].CLK
Clock => InstMem[7][15].CLK
Clock => InstMem[7][16].CLK
Clock => InstMem[7][17].CLK
Clock => InstMem[7][18].CLK
Clock => InstMem[7][19].CLK
Clock => InstMem[7][20].CLK
Clock => InstMem[7][21].CLK
Clock => InstMem[7][22].CLK
Clock => InstMem[7][23].CLK
Clock => InstMem[7][24].CLK
Clock => InstMem[7][25].CLK
Clock => InstMem[7][26].CLK
Clock => InstMem[7][27].CLK
Clock => InstMem[7][28].CLK
Clock => InstMem[7][29].CLK
Clock => InstMem[7][30].CLK
Clock => InstMem[7][31].CLK
Clock => InstMem[8][0].CLK
Clock => InstMem[8][1].CLK
Clock => InstMem[8][2].CLK
Clock => InstMem[8][3].CLK
Clock => InstMem[8][4].CLK
Clock => InstMem[8][5].CLK
Clock => InstMem[8][6].CLK
Clock => InstMem[8][7].CLK
Clock => InstMem[8][8].CLK
Clock => InstMem[8][9].CLK
Clock => InstMem[8][10].CLK
Clock => InstMem[8][11].CLK
Clock => InstMem[8][12].CLK
Clock => InstMem[8][13].CLK
Clock => InstMem[8][14].CLK
Clock => InstMem[8][15].CLK
Clock => InstMem[8][16].CLK
Clock => InstMem[8][17].CLK
Clock => InstMem[8][18].CLK
Clock => InstMem[8][19].CLK
Clock => InstMem[8][20].CLK
Clock => InstMem[8][21].CLK
Clock => InstMem[8][22].CLK
Clock => InstMem[8][23].CLK
Clock => InstMem[8][24].CLK
Clock => InstMem[8][25].CLK
Clock => InstMem[8][26].CLK
Clock => InstMem[8][27].CLK
Clock => InstMem[8][28].CLK
Clock => InstMem[8][29].CLK
Clock => InstMem[8][30].CLK
Clock => InstMem[8][31].CLK
Clock => InstMem[9][0].CLK
Clock => InstMem[9][1].CLK
Clock => InstMem[9][2].CLK
Clock => InstMem[9][3].CLK
Clock => InstMem[9][4].CLK
Clock => InstMem[9][5].CLK
Clock => InstMem[9][6].CLK
Clock => InstMem[9][7].CLK
Clock => InstMem[9][8].CLK
Clock => InstMem[9][9].CLK
Clock => InstMem[9][10].CLK
Clock => InstMem[9][11].CLK
Clock => InstMem[9][12].CLK
Clock => InstMem[9][13].CLK
Clock => InstMem[9][14].CLK
Clock => InstMem[9][15].CLK
Clock => InstMem[9][16].CLK
Clock => InstMem[9][17].CLK
Clock => InstMem[9][18].CLK
Clock => InstMem[9][19].CLK
Clock => InstMem[9][20].CLK
Clock => InstMem[9][21].CLK
Clock => InstMem[9][22].CLK
Clock => InstMem[9][23].CLK
Clock => InstMem[9][24].CLK
Clock => InstMem[9][25].CLK
Clock => InstMem[9][26].CLK
Clock => InstMem[9][27].CLK
Clock => InstMem[9][28].CLK
Clock => InstMem[9][29].CLK
Clock => InstMem[9][30].CLK
Clock => InstMem[9][31].CLK
ProgramCounter[0] => Mux0.IN1023
ProgramCounter[0] => Mux1.IN1023
ProgramCounter[0] => Mux2.IN1023
ProgramCounter[0] => Mux3.IN1023
ProgramCounter[0] => Mux4.IN1023
ProgramCounter[0] => Mux5.IN1023
ProgramCounter[0] => Mux6.IN1023
ProgramCounter[0] => Mux7.IN1023
ProgramCounter[0] => Mux8.IN1023
ProgramCounter[0] => Mux9.IN1023
ProgramCounter[0] => Mux10.IN1023
ProgramCounter[0] => Mux11.IN1023
ProgramCounter[0] => Mux12.IN1023
ProgramCounter[0] => Mux13.IN1023
ProgramCounter[0] => Mux14.IN1023
ProgramCounter[0] => Mux15.IN1023
ProgramCounter[0] => Mux16.IN1023
ProgramCounter[0] => Mux17.IN1023
ProgramCounter[0] => Mux18.IN1023
ProgramCounter[0] => Mux19.IN1023
ProgramCounter[0] => Mux20.IN1023
ProgramCounter[0] => Mux21.IN1023
ProgramCounter[0] => Mux22.IN1023
ProgramCounter[0] => Mux23.IN1023
ProgramCounter[0] => Mux24.IN1023
ProgramCounter[0] => Mux25.IN1023
ProgramCounter[0] => Mux26.IN1023
ProgramCounter[0] => Mux27.IN1023
ProgramCounter[0] => Mux28.IN1023
ProgramCounter[0] => Mux29.IN1023
ProgramCounter[0] => Mux30.IN1023
ProgramCounter[0] => Mux31.IN1023
ProgramCounter[1] => Mux0.IN1022
ProgramCounter[1] => Mux1.IN1022
ProgramCounter[1] => Mux2.IN1022
ProgramCounter[1] => Mux3.IN1022
ProgramCounter[1] => Mux4.IN1022
ProgramCounter[1] => Mux5.IN1022
ProgramCounter[1] => Mux6.IN1022
ProgramCounter[1] => Mux7.IN1022
ProgramCounter[1] => Mux8.IN1022
ProgramCounter[1] => Mux9.IN1022
ProgramCounter[1] => Mux10.IN1022
ProgramCounter[1] => Mux11.IN1022
ProgramCounter[1] => Mux12.IN1022
ProgramCounter[1] => Mux13.IN1022
ProgramCounter[1] => Mux14.IN1022
ProgramCounter[1] => Mux15.IN1022
ProgramCounter[1] => Mux16.IN1022
ProgramCounter[1] => Mux17.IN1022
ProgramCounter[1] => Mux18.IN1022
ProgramCounter[1] => Mux19.IN1022
ProgramCounter[1] => Mux20.IN1022
ProgramCounter[1] => Mux21.IN1022
ProgramCounter[1] => Mux22.IN1022
ProgramCounter[1] => Mux23.IN1022
ProgramCounter[1] => Mux24.IN1022
ProgramCounter[1] => Mux25.IN1022
ProgramCounter[1] => Mux26.IN1022
ProgramCounter[1] => Mux27.IN1022
ProgramCounter[1] => Mux28.IN1022
ProgramCounter[1] => Mux29.IN1022
ProgramCounter[1] => Mux30.IN1022
ProgramCounter[1] => Mux31.IN1022
ProgramCounter[2] => Mux0.IN1021
ProgramCounter[2] => Mux1.IN1021
ProgramCounter[2] => Mux2.IN1021
ProgramCounter[2] => Mux3.IN1021
ProgramCounter[2] => Mux4.IN1021
ProgramCounter[2] => Mux5.IN1021
ProgramCounter[2] => Mux6.IN1021
ProgramCounter[2] => Mux7.IN1021
ProgramCounter[2] => Mux8.IN1021
ProgramCounter[2] => Mux9.IN1021
ProgramCounter[2] => Mux10.IN1021
ProgramCounter[2] => Mux11.IN1021
ProgramCounter[2] => Mux12.IN1021
ProgramCounter[2] => Mux13.IN1021
ProgramCounter[2] => Mux14.IN1021
ProgramCounter[2] => Mux15.IN1021
ProgramCounter[2] => Mux16.IN1021
ProgramCounter[2] => Mux17.IN1021
ProgramCounter[2] => Mux18.IN1021
ProgramCounter[2] => Mux19.IN1021
ProgramCounter[2] => Mux20.IN1021
ProgramCounter[2] => Mux21.IN1021
ProgramCounter[2] => Mux22.IN1021
ProgramCounter[2] => Mux23.IN1021
ProgramCounter[2] => Mux24.IN1021
ProgramCounter[2] => Mux25.IN1021
ProgramCounter[2] => Mux26.IN1021
ProgramCounter[2] => Mux27.IN1021
ProgramCounter[2] => Mux28.IN1021
ProgramCounter[2] => Mux29.IN1021
ProgramCounter[2] => Mux30.IN1021
ProgramCounter[2] => Mux31.IN1021
ProgramCounter[3] => Mux0.IN1020
ProgramCounter[3] => Mux1.IN1020
ProgramCounter[3] => Mux2.IN1020
ProgramCounter[3] => Mux3.IN1020
ProgramCounter[3] => Mux4.IN1020
ProgramCounter[3] => Mux5.IN1020
ProgramCounter[3] => Mux6.IN1020
ProgramCounter[3] => Mux7.IN1020
ProgramCounter[3] => Mux8.IN1020
ProgramCounter[3] => Mux9.IN1020
ProgramCounter[3] => Mux10.IN1020
ProgramCounter[3] => Mux11.IN1020
ProgramCounter[3] => Mux12.IN1020
ProgramCounter[3] => Mux13.IN1020
ProgramCounter[3] => Mux14.IN1020
ProgramCounter[3] => Mux15.IN1020
ProgramCounter[3] => Mux16.IN1020
ProgramCounter[3] => Mux17.IN1020
ProgramCounter[3] => Mux18.IN1020
ProgramCounter[3] => Mux19.IN1020
ProgramCounter[3] => Mux20.IN1020
ProgramCounter[3] => Mux21.IN1020
ProgramCounter[3] => Mux22.IN1020
ProgramCounter[3] => Mux23.IN1020
ProgramCounter[3] => Mux24.IN1020
ProgramCounter[3] => Mux25.IN1020
ProgramCounter[3] => Mux26.IN1020
ProgramCounter[3] => Mux27.IN1020
ProgramCounter[3] => Mux28.IN1020
ProgramCounter[3] => Mux29.IN1020
ProgramCounter[3] => Mux30.IN1020
ProgramCounter[3] => Mux31.IN1020
ProgramCounter[4] => Mux0.IN1019
ProgramCounter[4] => Mux1.IN1019
ProgramCounter[4] => Mux2.IN1019
ProgramCounter[4] => Mux3.IN1019
ProgramCounter[4] => Mux4.IN1019
ProgramCounter[4] => Mux5.IN1019
ProgramCounter[4] => Mux6.IN1019
ProgramCounter[4] => Mux7.IN1019
ProgramCounter[4] => Mux8.IN1019
ProgramCounter[4] => Mux9.IN1019
ProgramCounter[4] => Mux10.IN1019
ProgramCounter[4] => Mux11.IN1019
ProgramCounter[4] => Mux12.IN1019
ProgramCounter[4] => Mux13.IN1019
ProgramCounter[4] => Mux14.IN1019
ProgramCounter[4] => Mux15.IN1019
ProgramCounter[4] => Mux16.IN1019
ProgramCounter[4] => Mux17.IN1019
ProgramCounter[4] => Mux18.IN1019
ProgramCounter[4] => Mux19.IN1019
ProgramCounter[4] => Mux20.IN1019
ProgramCounter[4] => Mux21.IN1019
ProgramCounter[4] => Mux22.IN1019
ProgramCounter[4] => Mux23.IN1019
ProgramCounter[4] => Mux24.IN1019
ProgramCounter[4] => Mux25.IN1019
ProgramCounter[4] => Mux26.IN1019
ProgramCounter[4] => Mux27.IN1019
ProgramCounter[4] => Mux28.IN1019
ProgramCounter[4] => Mux29.IN1019
ProgramCounter[4] => Mux30.IN1019
ProgramCounter[4] => Mux31.IN1019
ProgramCounter[5] => Mux0.IN1018
ProgramCounter[5] => Mux1.IN1018
ProgramCounter[5] => Mux2.IN1018
ProgramCounter[5] => Mux3.IN1018
ProgramCounter[5] => Mux4.IN1018
ProgramCounter[5] => Mux5.IN1018
ProgramCounter[5] => Mux6.IN1018
ProgramCounter[5] => Mux7.IN1018
ProgramCounter[5] => Mux8.IN1018
ProgramCounter[5] => Mux9.IN1018
ProgramCounter[5] => Mux10.IN1018
ProgramCounter[5] => Mux11.IN1018
ProgramCounter[5] => Mux12.IN1018
ProgramCounter[5] => Mux13.IN1018
ProgramCounter[5] => Mux14.IN1018
ProgramCounter[5] => Mux15.IN1018
ProgramCounter[5] => Mux16.IN1018
ProgramCounter[5] => Mux17.IN1018
ProgramCounter[5] => Mux18.IN1018
ProgramCounter[5] => Mux19.IN1018
ProgramCounter[5] => Mux20.IN1018
ProgramCounter[5] => Mux21.IN1018
ProgramCounter[5] => Mux22.IN1018
ProgramCounter[5] => Mux23.IN1018
ProgramCounter[5] => Mux24.IN1018
ProgramCounter[5] => Mux25.IN1018
ProgramCounter[5] => Mux26.IN1018
ProgramCounter[5] => Mux27.IN1018
ProgramCounter[5] => Mux28.IN1018
ProgramCounter[5] => Mux29.IN1018
ProgramCounter[5] => Mux30.IN1018
ProgramCounter[5] => Mux31.IN1018
ProgramCounter[6] => Mux0.IN1017
ProgramCounter[6] => Mux1.IN1017
ProgramCounter[6] => Mux2.IN1017
ProgramCounter[6] => Mux3.IN1017
ProgramCounter[6] => Mux4.IN1017
ProgramCounter[6] => Mux5.IN1017
ProgramCounter[6] => Mux6.IN1017
ProgramCounter[6] => Mux7.IN1017
ProgramCounter[6] => Mux8.IN1017
ProgramCounter[6] => Mux9.IN1017
ProgramCounter[6] => Mux10.IN1017
ProgramCounter[6] => Mux11.IN1017
ProgramCounter[6] => Mux12.IN1017
ProgramCounter[6] => Mux13.IN1017
ProgramCounter[6] => Mux14.IN1017
ProgramCounter[6] => Mux15.IN1017
ProgramCounter[6] => Mux16.IN1017
ProgramCounter[6] => Mux17.IN1017
ProgramCounter[6] => Mux18.IN1017
ProgramCounter[6] => Mux19.IN1017
ProgramCounter[6] => Mux20.IN1017
ProgramCounter[6] => Mux21.IN1017
ProgramCounter[6] => Mux22.IN1017
ProgramCounter[6] => Mux23.IN1017
ProgramCounter[6] => Mux24.IN1017
ProgramCounter[6] => Mux25.IN1017
ProgramCounter[6] => Mux26.IN1017
ProgramCounter[6] => Mux27.IN1017
ProgramCounter[6] => Mux28.IN1017
ProgramCounter[6] => Mux29.IN1017
ProgramCounter[6] => Mux30.IN1017
ProgramCounter[6] => Mux31.IN1017
ProgramCounter[7] => Mux0.IN1016
ProgramCounter[7] => Mux1.IN1016
ProgramCounter[7] => Mux2.IN1016
ProgramCounter[7] => Mux3.IN1016
ProgramCounter[7] => Mux4.IN1016
ProgramCounter[7] => Mux5.IN1016
ProgramCounter[7] => Mux6.IN1016
ProgramCounter[7] => Mux7.IN1016
ProgramCounter[7] => Mux8.IN1016
ProgramCounter[7] => Mux9.IN1016
ProgramCounter[7] => Mux10.IN1016
ProgramCounter[7] => Mux11.IN1016
ProgramCounter[7] => Mux12.IN1016
ProgramCounter[7] => Mux13.IN1016
ProgramCounter[7] => Mux14.IN1016
ProgramCounter[7] => Mux15.IN1016
ProgramCounter[7] => Mux16.IN1016
ProgramCounter[7] => Mux17.IN1016
ProgramCounter[7] => Mux18.IN1016
ProgramCounter[7] => Mux19.IN1016
ProgramCounter[7] => Mux20.IN1016
ProgramCounter[7] => Mux21.IN1016
ProgramCounter[7] => Mux22.IN1016
ProgramCounter[7] => Mux23.IN1016
ProgramCounter[7] => Mux24.IN1016
ProgramCounter[7] => Mux25.IN1016
ProgramCounter[7] => Mux26.IN1016
ProgramCounter[7] => Mux27.IN1016
ProgramCounter[7] => Mux28.IN1016
ProgramCounter[7] => Mux29.IN1016
ProgramCounter[7] => Mux30.IN1016
ProgramCounter[7] => Mux31.IN1016
ProgramCounter[8] => Mux0.IN1015
ProgramCounter[8] => Mux1.IN1015
ProgramCounter[8] => Mux2.IN1015
ProgramCounter[8] => Mux3.IN1015
ProgramCounter[8] => Mux4.IN1015
ProgramCounter[8] => Mux5.IN1015
ProgramCounter[8] => Mux6.IN1015
ProgramCounter[8] => Mux7.IN1015
ProgramCounter[8] => Mux8.IN1015
ProgramCounter[8] => Mux9.IN1015
ProgramCounter[8] => Mux10.IN1015
ProgramCounter[8] => Mux11.IN1015
ProgramCounter[8] => Mux12.IN1015
ProgramCounter[8] => Mux13.IN1015
ProgramCounter[8] => Mux14.IN1015
ProgramCounter[8] => Mux15.IN1015
ProgramCounter[8] => Mux16.IN1015
ProgramCounter[8] => Mux17.IN1015
ProgramCounter[8] => Mux18.IN1015
ProgramCounter[8] => Mux19.IN1015
ProgramCounter[8] => Mux20.IN1015
ProgramCounter[8] => Mux21.IN1015
ProgramCounter[8] => Mux22.IN1015
ProgramCounter[8] => Mux23.IN1015
ProgramCounter[8] => Mux24.IN1015
ProgramCounter[8] => Mux25.IN1015
ProgramCounter[8] => Mux26.IN1015
ProgramCounter[8] => Mux27.IN1015
ProgramCounter[8] => Mux28.IN1015
ProgramCounter[8] => Mux29.IN1015
ProgramCounter[8] => Mux30.IN1015
ProgramCounter[8] => Mux31.IN1015
ProgramCounter[9] => Mux0.IN1014
ProgramCounter[9] => Mux1.IN1014
ProgramCounter[9] => Mux2.IN1014
ProgramCounter[9] => Mux3.IN1014
ProgramCounter[9] => Mux4.IN1014
ProgramCounter[9] => Mux5.IN1014
ProgramCounter[9] => Mux6.IN1014
ProgramCounter[9] => Mux7.IN1014
ProgramCounter[9] => Mux8.IN1014
ProgramCounter[9] => Mux9.IN1014
ProgramCounter[9] => Mux10.IN1014
ProgramCounter[9] => Mux11.IN1014
ProgramCounter[9] => Mux12.IN1014
ProgramCounter[9] => Mux13.IN1014
ProgramCounter[9] => Mux14.IN1014
ProgramCounter[9] => Mux15.IN1014
ProgramCounter[9] => Mux16.IN1014
ProgramCounter[9] => Mux17.IN1014
ProgramCounter[9] => Mux18.IN1014
ProgramCounter[9] => Mux19.IN1014
ProgramCounter[9] => Mux20.IN1014
ProgramCounter[9] => Mux21.IN1014
ProgramCounter[9] => Mux22.IN1014
ProgramCounter[9] => Mux23.IN1014
ProgramCounter[9] => Mux24.IN1014
ProgramCounter[9] => Mux25.IN1014
ProgramCounter[9] => Mux26.IN1014
ProgramCounter[9] => Mux27.IN1014
ProgramCounter[9] => Mux28.IN1014
ProgramCounter[9] => Mux29.IN1014
ProgramCounter[9] => Mux30.IN1014
ProgramCounter[9] => Mux31.IN1014
ProgramCounter[10] => ~NO_FANOUT~
ProgramCounter[11] => ~NO_FANOUT~
ProgramCounter[12] => ~NO_FANOUT~
ProgramCounter[13] => ~NO_FANOUT~
ProgramCounter[14] => ~NO_FANOUT~
ProgramCounter[15] => ~NO_FANOUT~
ProgramCounter[16] => ~NO_FANOUT~
ProgramCounter[17] => ~NO_FANOUT~
ProgramCounter[18] => ~NO_FANOUT~
ProgramCounter[19] => ~NO_FANOUT~
ProgramCounter[20] => ~NO_FANOUT~
ProgramCounter[21] => ~NO_FANOUT~
ProgramCounter[22] => ~NO_FANOUT~
ProgramCounter[23] => ~NO_FANOUT~
ProgramCounter[24] => ~NO_FANOUT~
ProgramCounter[25] => ~NO_FANOUT~
ProgramCounter[26] => ~NO_FANOUT~
ProgramCounter[27] => ~NO_FANOUT~
ProgramCounter[28] => ~NO_FANOUT~
ProgramCounter[29] => ~NO_FANOUT~
ProgramCounter[30] => ~NO_FANOUT~
ProgramCounter[31] => ~NO_FANOUT~
Instruction[0] <= Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[1] <= Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[2] <= Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[3] <= Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[4] <= Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[5] <= Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[6] <= Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[7] <= Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[8] <= Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[9] <= Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[10] <= Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[11] <= Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[12] <= Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[13] <= Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[14] <= Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[15] <= Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[16] <= Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[17] <= Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[18] <= Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[19] <= Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[20] <= Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] <= Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[22] <= Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[23] <= Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[24] <= Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[25] <= Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[26] <= Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[27] <= Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[28] <= Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[29] <= Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[30] <= Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[31] <= Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|ControlUnit:controlUnit
Button => Selector0.IN2
Button => Selector0.IN3
Opcode[0] => Decoder0.IN5
Opcode[1] => Decoder0.IN4
Opcode[2] => Decoder0.IN3
Opcode[3] => Decoder0.IN2
Opcode[4] => Decoder0.IN1
Opcode[5] => Decoder0.IN0
alu_code[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
alu_code[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
alu_code[2] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
alu_code[3] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
alu_code[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ALU <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
branch <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Im <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
In <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Jal <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Jr <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump.DB_MAX_OUTPUT_PORT_TYPE
Write <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
WriteMem <= WriteMem.DB_MAX_OUTPUT_PORT_TYPE
useStk <= useStk.DB_MAX_OUTPUT_PORT_TYPE
type_r <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|RandomAccessMemory:RAM
DataIn[0] => Stack.data_a[0].DATAIN
DataIn[0] => RAM.data_a[0].DATAIN
DataIn[0] => RAM.DATAIN
DataIn[0] => Stack.DATAIN
DataIn[1] => Stack.data_a[1].DATAIN
DataIn[1] => RAM.data_a[1].DATAIN
DataIn[1] => RAM.DATAIN1
DataIn[1] => Stack.DATAIN1
DataIn[2] => Stack.data_a[2].DATAIN
DataIn[2] => RAM.data_a[2].DATAIN
DataIn[2] => RAM.DATAIN2
DataIn[2] => Stack.DATAIN2
DataIn[3] => Stack.data_a[3].DATAIN
DataIn[3] => RAM.data_a[3].DATAIN
DataIn[3] => RAM.DATAIN3
DataIn[3] => Stack.DATAIN3
DataIn[4] => Stack.data_a[4].DATAIN
DataIn[4] => RAM.data_a[4].DATAIN
DataIn[4] => RAM.DATAIN4
DataIn[4] => Stack.DATAIN4
DataIn[5] => Stack.data_a[5].DATAIN
DataIn[5] => RAM.data_a[5].DATAIN
DataIn[5] => RAM.DATAIN5
DataIn[5] => Stack.DATAIN5
DataIn[6] => Stack.data_a[6].DATAIN
DataIn[6] => RAM.data_a[6].DATAIN
DataIn[6] => RAM.DATAIN6
DataIn[6] => Stack.DATAIN6
DataIn[7] => Stack.data_a[7].DATAIN
DataIn[7] => RAM.data_a[7].DATAIN
DataIn[7] => RAM.DATAIN7
DataIn[7] => Stack.DATAIN7
DataIn[8] => Stack.data_a[8].DATAIN
DataIn[8] => RAM.data_a[8].DATAIN
DataIn[8] => RAM.DATAIN8
DataIn[8] => Stack.DATAIN8
DataIn[9] => Stack.data_a[9].DATAIN
DataIn[9] => RAM.data_a[9].DATAIN
DataIn[9] => RAM.DATAIN9
DataIn[9] => Stack.DATAIN9
DataIn[10] => Stack.data_a[10].DATAIN
DataIn[10] => RAM.data_a[10].DATAIN
DataIn[10] => RAM.DATAIN10
DataIn[10] => Stack.DATAIN10
DataIn[11] => Stack.data_a[11].DATAIN
DataIn[11] => RAM.data_a[11].DATAIN
DataIn[11] => RAM.DATAIN11
DataIn[11] => Stack.DATAIN11
DataIn[12] => Stack.data_a[12].DATAIN
DataIn[12] => RAM.data_a[12].DATAIN
DataIn[12] => RAM.DATAIN12
DataIn[12] => Stack.DATAIN12
DataIn[13] => Stack.data_a[13].DATAIN
DataIn[13] => RAM.data_a[13].DATAIN
DataIn[13] => RAM.DATAIN13
DataIn[13] => Stack.DATAIN13
DataIn[14] => Stack.data_a[14].DATAIN
DataIn[14] => RAM.data_a[14].DATAIN
DataIn[14] => RAM.DATAIN14
DataIn[14] => Stack.DATAIN14
DataIn[15] => Stack.data_a[15].DATAIN
DataIn[15] => RAM.data_a[15].DATAIN
DataIn[15] => RAM.DATAIN15
DataIn[15] => Stack.DATAIN15
DataIn[16] => Stack.data_a[16].DATAIN
DataIn[16] => RAM.data_a[16].DATAIN
DataIn[16] => RAM.DATAIN16
DataIn[16] => Stack.DATAIN16
DataIn[17] => Stack.data_a[17].DATAIN
DataIn[17] => RAM.data_a[17].DATAIN
DataIn[17] => RAM.DATAIN17
DataIn[17] => Stack.DATAIN17
DataIn[18] => Stack.data_a[18].DATAIN
DataIn[18] => RAM.data_a[18].DATAIN
DataIn[18] => RAM.DATAIN18
DataIn[18] => Stack.DATAIN18
DataIn[19] => Stack.data_a[19].DATAIN
DataIn[19] => RAM.data_a[19].DATAIN
DataIn[19] => RAM.DATAIN19
DataIn[19] => Stack.DATAIN19
DataIn[20] => Stack.data_a[20].DATAIN
DataIn[20] => RAM.data_a[20].DATAIN
DataIn[20] => RAM.DATAIN20
DataIn[20] => Stack.DATAIN20
DataIn[21] => Stack.data_a[21].DATAIN
DataIn[21] => RAM.data_a[21].DATAIN
DataIn[21] => RAM.DATAIN21
DataIn[21] => Stack.DATAIN21
DataIn[22] => Stack.data_a[22].DATAIN
DataIn[22] => RAM.data_a[22].DATAIN
DataIn[22] => RAM.DATAIN22
DataIn[22] => Stack.DATAIN22
DataIn[23] => Stack.data_a[23].DATAIN
DataIn[23] => RAM.data_a[23].DATAIN
DataIn[23] => RAM.DATAIN23
DataIn[23] => Stack.DATAIN23
DataIn[24] => Stack.data_a[24].DATAIN
DataIn[24] => RAM.data_a[24].DATAIN
DataIn[24] => RAM.DATAIN24
DataIn[24] => Stack.DATAIN24
DataIn[25] => Stack.data_a[25].DATAIN
DataIn[25] => RAM.data_a[25].DATAIN
DataIn[25] => RAM.DATAIN25
DataIn[25] => Stack.DATAIN25
DataIn[26] => Stack.data_a[26].DATAIN
DataIn[26] => RAM.data_a[26].DATAIN
DataIn[26] => RAM.DATAIN26
DataIn[26] => Stack.DATAIN26
DataIn[27] => Stack.data_a[27].DATAIN
DataIn[27] => RAM.data_a[27].DATAIN
DataIn[27] => RAM.DATAIN27
DataIn[27] => Stack.DATAIN27
DataIn[28] => Stack.data_a[28].DATAIN
DataIn[28] => RAM.data_a[28].DATAIN
DataIn[28] => RAM.DATAIN28
DataIn[28] => Stack.DATAIN28
DataIn[29] => Stack.data_a[29].DATAIN
DataIn[29] => RAM.data_a[29].DATAIN
DataIn[29] => RAM.DATAIN29
DataIn[29] => Stack.DATAIN29
DataIn[30] => Stack.data_a[30].DATAIN
DataIn[30] => RAM.data_a[30].DATAIN
DataIn[30] => RAM.DATAIN30
DataIn[30] => Stack.DATAIN30
DataIn[31] => Stack.data_a[31].DATAIN
DataIn[31] => RAM.data_a[31].DATAIN
DataIn[31] => RAM.DATAIN31
DataIn[31] => Stack.DATAIN31
Addr[0] => Stack.waddr_a[0].DATAIN
Addr[0] => RAM.waddr_a[0].DATAIN
Addr[0] => RAM.WADDR
Addr[0] => RAM.RADDR
Addr[0] => Stack.WADDR
Addr[0] => Stack.RADDR
Addr[1] => Stack.waddr_a[1].DATAIN
Addr[1] => RAM.waddr_a[1].DATAIN
Addr[1] => RAM.WADDR1
Addr[1] => RAM.RADDR1
Addr[1] => Stack.WADDR1
Addr[1] => Stack.RADDR1
Addr[2] => Stack.waddr_a[2].DATAIN
Addr[2] => RAM.waddr_a[2].DATAIN
Addr[2] => RAM.WADDR2
Addr[2] => RAM.RADDR2
Addr[2] => Stack.WADDR2
Addr[2] => Stack.RADDR2
Addr[3] => Stack.waddr_a[3].DATAIN
Addr[3] => RAM.waddr_a[3].DATAIN
Addr[3] => RAM.WADDR3
Addr[3] => RAM.RADDR3
Addr[3] => Stack.WADDR3
Addr[3] => Stack.RADDR3
Addr[4] => Stack.waddr_a[4].DATAIN
Addr[4] => RAM.waddr_a[4].DATAIN
Addr[4] => RAM.WADDR4
Addr[4] => RAM.RADDR4
Addr[4] => Stack.WADDR4
Addr[4] => Stack.RADDR4
Addr[5] => Stack.waddr_a[5].DATAIN
Addr[5] => RAM.waddr_a[5].DATAIN
Addr[5] => RAM.WADDR5
Addr[5] => RAM.RADDR5
Addr[5] => Stack.WADDR5
Addr[5] => Stack.RADDR5
Addr[6] => Stack.waddr_a[6].DATAIN
Addr[6] => RAM.waddr_a[6].DATAIN
Addr[6] => RAM.WADDR6
Addr[6] => RAM.RADDR6
Addr[6] => Stack.WADDR6
Addr[6] => Stack.RADDR6
Addr[7] => Stack.waddr_a[7].DATAIN
Addr[7] => RAM.waddr_a[7].DATAIN
Addr[7] => RAM.WADDR7
Addr[7] => RAM.RADDR7
Addr[7] => Stack.WADDR7
Addr[7] => Stack.RADDR7
Addr[8] => Stack.waddr_a[8].DATAIN
Addr[8] => RAM.waddr_a[8].DATAIN
Addr[8] => RAM.WADDR8
Addr[8] => RAM.RADDR8
Addr[8] => Stack.WADDR8
Addr[8] => Stack.RADDR8
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => ~NO_FANOUT~
Addr[13] => ~NO_FANOUT~
Addr[14] => ~NO_FANOUT~
Addr[15] => ~NO_FANOUT~
Addr[16] => ~NO_FANOUT~
Addr[17] => ~NO_FANOUT~
Addr[18] => ~NO_FANOUT~
Addr[19] => ~NO_FANOUT~
Addr[20] => ~NO_FANOUT~
Addr[21] => ~NO_FANOUT~
Addr[22] => ~NO_FANOUT~
Addr[23] => ~NO_FANOUT~
Addr[24] => ~NO_FANOUT~
Addr[25] => ~NO_FANOUT~
Addr[26] => ~NO_FANOUT~
Addr[27] => ~NO_FANOUT~
Addr[28] => ~NO_FANOUT~
Addr[29] => ~NO_FANOUT~
Addr[30] => ~NO_FANOUT~
Addr[31] => ~NO_FANOUT~
Clock => Stack.we_a.CLK
Clock => Stack.waddr_a[8].CLK
Clock => Stack.waddr_a[7].CLK
Clock => Stack.waddr_a[6].CLK
Clock => Stack.waddr_a[5].CLK
Clock => Stack.waddr_a[4].CLK
Clock => Stack.waddr_a[3].CLK
Clock => Stack.waddr_a[2].CLK
Clock => Stack.waddr_a[1].CLK
Clock => Stack.waddr_a[0].CLK
Clock => Stack.data_a[31].CLK
Clock => Stack.data_a[30].CLK
Clock => Stack.data_a[29].CLK
Clock => Stack.data_a[28].CLK
Clock => Stack.data_a[27].CLK
Clock => Stack.data_a[26].CLK
Clock => Stack.data_a[25].CLK
Clock => Stack.data_a[24].CLK
Clock => Stack.data_a[23].CLK
Clock => Stack.data_a[22].CLK
Clock => Stack.data_a[21].CLK
Clock => Stack.data_a[20].CLK
Clock => Stack.data_a[19].CLK
Clock => Stack.data_a[18].CLK
Clock => Stack.data_a[17].CLK
Clock => Stack.data_a[16].CLK
Clock => Stack.data_a[15].CLK
Clock => Stack.data_a[14].CLK
Clock => Stack.data_a[13].CLK
Clock => Stack.data_a[12].CLK
Clock => Stack.data_a[11].CLK
Clock => Stack.data_a[10].CLK
Clock => Stack.data_a[9].CLK
Clock => Stack.data_a[8].CLK
Clock => Stack.data_a[7].CLK
Clock => Stack.data_a[6].CLK
Clock => Stack.data_a[5].CLK
Clock => Stack.data_a[4].CLK
Clock => Stack.data_a[3].CLK
Clock => Stack.data_a[2].CLK
Clock => Stack.data_a[1].CLK
Clock => Stack.data_a[0].CLK
Clock => RAM.we_a.CLK
Clock => RAM.waddr_a[8].CLK
Clock => RAM.waddr_a[7].CLK
Clock => RAM.waddr_a[6].CLK
Clock => RAM.waddr_a[5].CLK
Clock => RAM.waddr_a[4].CLK
Clock => RAM.waddr_a[3].CLK
Clock => RAM.waddr_a[2].CLK
Clock => RAM.waddr_a[1].CLK
Clock => RAM.waddr_a[0].CLK
Clock => RAM.data_a[31].CLK
Clock => RAM.data_a[30].CLK
Clock => RAM.data_a[29].CLK
Clock => RAM.data_a[28].CLK
Clock => RAM.data_a[27].CLK
Clock => RAM.data_a[26].CLK
Clock => RAM.data_a[25].CLK
Clock => RAM.data_a[24].CLK
Clock => RAM.data_a[23].CLK
Clock => RAM.data_a[22].CLK
Clock => RAM.data_a[21].CLK
Clock => RAM.data_a[20].CLK
Clock => RAM.data_a[19].CLK
Clock => RAM.data_a[18].CLK
Clock => RAM.data_a[17].CLK
Clock => RAM.data_a[16].CLK
Clock => RAM.data_a[15].CLK
Clock => RAM.data_a[14].CLK
Clock => RAM.data_a[13].CLK
Clock => RAM.data_a[12].CLK
Clock => RAM.data_a[11].CLK
Clock => RAM.data_a[10].CLK
Clock => RAM.data_a[9].CLK
Clock => RAM.data_a[8].CLK
Clock => RAM.data_a[7].CLK
Clock => RAM.data_a[6].CLK
Clock => RAM.data_a[5].CLK
Clock => RAM.data_a[4].CLK
Clock => RAM.data_a[3].CLK
Clock => RAM.data_a[2].CLK
Clock => RAM.data_a[1].CLK
Clock => RAM.data_a[0].CLK
Clock => RAM.CLK0
Clock => Stack.CLK0
ClockAuto => DataStack[0].CLK
ClockAuto => DataStack[1].CLK
ClockAuto => DataStack[2].CLK
ClockAuto => DataStack[3].CLK
ClockAuto => DataStack[4].CLK
ClockAuto => DataStack[5].CLK
ClockAuto => DataStack[6].CLK
ClockAuto => DataStack[7].CLK
ClockAuto => DataStack[8].CLK
ClockAuto => DataStack[9].CLK
ClockAuto => DataStack[10].CLK
ClockAuto => DataStack[11].CLK
ClockAuto => DataStack[12].CLK
ClockAuto => DataStack[13].CLK
ClockAuto => DataStack[14].CLK
ClockAuto => DataStack[15].CLK
ClockAuto => DataStack[16].CLK
ClockAuto => DataStack[17].CLK
ClockAuto => DataStack[18].CLK
ClockAuto => DataStack[19].CLK
ClockAuto => DataStack[20].CLK
ClockAuto => DataStack[21].CLK
ClockAuto => DataStack[22].CLK
ClockAuto => DataStack[23].CLK
ClockAuto => DataStack[24].CLK
ClockAuto => DataStack[25].CLK
ClockAuto => DataStack[26].CLK
ClockAuto => DataStack[27].CLK
ClockAuto => DataStack[28].CLK
ClockAuto => DataStack[29].CLK
ClockAuto => DataStack[30].CLK
ClockAuto => DataStack[31].CLK
ClockAuto => DataMem[0].CLK
ClockAuto => DataMem[1].CLK
ClockAuto => DataMem[2].CLK
ClockAuto => DataMem[3].CLK
ClockAuto => DataMem[4].CLK
ClockAuto => DataMem[5].CLK
ClockAuto => DataMem[6].CLK
ClockAuto => DataMem[7].CLK
ClockAuto => DataMem[8].CLK
ClockAuto => DataMem[9].CLK
ClockAuto => DataMem[10].CLK
ClockAuto => DataMem[11].CLK
ClockAuto => DataMem[12].CLK
ClockAuto => DataMem[13].CLK
ClockAuto => DataMem[14].CLK
ClockAuto => DataMem[15].CLK
ClockAuto => DataMem[16].CLK
ClockAuto => DataMem[17].CLK
ClockAuto => DataMem[18].CLK
ClockAuto => DataMem[19].CLK
ClockAuto => DataMem[20].CLK
ClockAuto => DataMem[21].CLK
ClockAuto => DataMem[22].CLK
ClockAuto => DataMem[23].CLK
ClockAuto => DataMem[24].CLK
ClockAuto => DataMem[25].CLK
ClockAuto => DataMem[26].CLK
ClockAuto => DataMem[27].CLK
ClockAuto => DataMem[28].CLK
ClockAuto => DataMem[29].CLK
ClockAuto => DataMem[30].CLK
ClockAuto => DataMem[31].CLK
WriteMem => Stack.OUTPUTSELECT
WriteMem => RAM.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => DataOut.OUTPUTSELECT
useStk => Stack.DATAB
useStk => RAM.DATAB
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Mux_16:MuxExtender
input_1[0] => mux_output.DATAB
input_1[1] => mux_output.DATAB
input_1[2] => mux_output.DATAB
input_1[3] => mux_output.DATAB
input_1[4] => mux_output.DATAB
input_1[5] => mux_output.DATAB
input_1[6] => mux_output.DATAB
input_1[7] => mux_output.DATAB
input_1[8] => mux_output.DATAB
input_1[9] => mux_output.DATAB
input_1[10] => mux_output.DATAB
input_1[11] => mux_output.DATAB
input_1[12] => mux_output.DATAB
input_1[13] => mux_output.DATAB
input_1[14] => mux_output.DATAB
input_1[15] => mux_output.DATAB
input_2[0] => mux_output.DATAA
input_2[1] => mux_output.DATAA
input_2[2] => mux_output.DATAA
input_2[3] => mux_output.DATAA
input_2[4] => mux_output.DATAA
input_2[5] => mux_output.DATAA
input_2[6] => mux_output.DATAA
input_2[7] => mux_output.DATAA
input_2[8] => mux_output.DATAA
input_2[9] => mux_output.DATAA
input_2[10] => mux_output.DATAA
input_2[11] => mux_output.DATAA
input_2[12] => mux_output.DATAA
input_2[13] => mux_output.DATAA
input_2[14] => mux_output.DATAA
input_2[15] => mux_output.DATAA
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
mux_output[0] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[1] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[2] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[3] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[4] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[5] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[6] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[7] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[8] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[9] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[10] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[11] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[12] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[13] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[14] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[15] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Extender:ext
DataIn[0] => DataOut[0].DATAIN
DataIn[1] => DataOut[1].DATAIN
DataIn[2] => DataOut[2].DATAIN
DataIn[3] => DataOut[3].DATAIN
DataIn[4] => DataOut[4].DATAIN
DataIn[5] => DataOut[5].DATAIN
DataIn[6] => DataOut[6].DATAIN
DataIn[7] => DataOut[7].DATAIN
DataIn[8] => DataOut[8].DATAIN
DataIn[9] => DataOut[9].DATAIN
DataIn[10] => DataOut[10].DATAIN
DataIn[11] => DataOut[11].DATAIN
DataIn[12] => DataOut[12].DATAIN
DataIn[13] => DataOut[13].DATAIN
DataIn[14] => DataOut[14].DATAIN
DataIn[15] => DataOut[15].DATAIN
DataIn[15] => DataOut[31].DATAIN
DataIn[15] => DataOut[30].DATAIN
DataIn[15] => DataOut[29].DATAIN
DataIn[15] => DataOut[28].DATAIN
DataIn[15] => DataOut[27].DATAIN
DataIn[15] => DataOut[26].DATAIN
DataIn[15] => DataOut[25].DATAIN
DataIn[15] => DataOut[24].DATAIN
DataIn[15] => DataOut[23].DATAIN
DataIn[15] => DataOut[22].DATAIN
DataIn[15] => DataOut[21].DATAIN
DataIn[15] => DataOut[20].DATAIN
DataIn[15] => DataOut[19].DATAIN
DataIn[15] => DataOut[18].DATAIN
DataIn[15] => DataOut[17].DATAIN
DataIn[15] => DataOut[16].DATAIN
DataOut[0] <= DataIn[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataIn[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataIn[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataIn[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataIn[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataIn[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataIn[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataIn[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataIn[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataIn[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataIn[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataIn[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataIn[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataIn[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataIn[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataIn[15].DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Mux_32:MuxDataInRB
input_1[0] => mux_output.DATAB
input_1[1] => mux_output.DATAB
input_1[2] => mux_output.DATAB
input_1[3] => mux_output.DATAB
input_1[4] => mux_output.DATAB
input_1[5] => mux_output.DATAB
input_1[6] => mux_output.DATAB
input_1[7] => mux_output.DATAB
input_1[8] => mux_output.DATAB
input_1[9] => mux_output.DATAB
input_1[10] => mux_output.DATAB
input_1[11] => mux_output.DATAB
input_1[12] => mux_output.DATAB
input_1[13] => mux_output.DATAB
input_1[14] => mux_output.DATAB
input_1[15] => mux_output.DATAB
input_1[16] => mux_output.DATAB
input_1[17] => mux_output.DATAB
input_1[18] => mux_output.DATAB
input_1[19] => mux_output.DATAB
input_1[20] => mux_output.DATAB
input_1[21] => mux_output.DATAB
input_1[22] => mux_output.DATAB
input_1[23] => mux_output.DATAB
input_1[24] => mux_output.DATAB
input_1[25] => mux_output.DATAB
input_1[26] => mux_output.DATAB
input_1[27] => mux_output.DATAB
input_1[28] => mux_output.DATAB
input_1[29] => mux_output.DATAB
input_1[30] => mux_output.DATAB
input_1[31] => mux_output.DATAB
input_2[0] => mux_output.DATAA
input_2[1] => mux_output.DATAA
input_2[2] => mux_output.DATAA
input_2[3] => mux_output.DATAA
input_2[4] => mux_output.DATAA
input_2[5] => mux_output.DATAA
input_2[6] => mux_output.DATAA
input_2[7] => mux_output.DATAA
input_2[8] => mux_output.DATAA
input_2[9] => mux_output.DATAA
input_2[10] => mux_output.DATAA
input_2[11] => mux_output.DATAA
input_2[12] => mux_output.DATAA
input_2[13] => mux_output.DATAA
input_2[14] => mux_output.DATAA
input_2[15] => mux_output.DATAA
input_2[16] => mux_output.DATAA
input_2[17] => mux_output.DATAA
input_2[18] => mux_output.DATAA
input_2[19] => mux_output.DATAA
input_2[20] => mux_output.DATAA
input_2[21] => mux_output.DATAA
input_2[22] => mux_output.DATAA
input_2[23] => mux_output.DATAA
input_2[24] => mux_output.DATAA
input_2[25] => mux_output.DATAA
input_2[26] => mux_output.DATAA
input_2[27] => mux_output.DATAA
input_2[28] => mux_output.DATAA
input_2[29] => mux_output.DATAA
input_2[30] => mux_output.DATAA
input_2[31] => mux_output.DATAA
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
mux_output[0] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[1] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[2] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[3] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[4] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[5] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[6] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[7] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[8] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[9] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[10] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[11] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[12] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[13] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[14] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[15] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[16] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[17] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[18] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[19] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[20] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[21] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[22] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[23] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[24] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[25] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[26] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[27] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[28] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[29] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[30] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[31] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Mux_5:MuxRegDest
input_1[0] => mux_output.DATAB
input_1[1] => mux_output.DATAB
input_1[2] => mux_output.DATAB
input_1[3] => mux_output.DATAB
input_1[4] => mux_output.DATAB
input_2[0] => mux_output.DATAA
input_2[1] => mux_output.DATAA
input_2[2] => mux_output.DATAA
input_2[3] => mux_output.DATAA
input_2[4] => mux_output.DATAA
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
mux_output[0] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[1] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[2] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[3] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[4] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|RegisterBank:rbank
Clock => regs[0][0].CLK
Clock => regs[0][1].CLK
Clock => regs[0][2].CLK
Clock => regs[0][3].CLK
Clock => regs[0][4].CLK
Clock => regs[0][5].CLK
Clock => regs[0][6].CLK
Clock => regs[0][7].CLK
Clock => regs[0][8].CLK
Clock => regs[0][9].CLK
Clock => regs[0][10].CLK
Clock => regs[0][11].CLK
Clock => regs[0][12].CLK
Clock => regs[0][13].CLK
Clock => regs[0][14].CLK
Clock => regs[0][15].CLK
Clock => regs[0][16].CLK
Clock => regs[0][17].CLK
Clock => regs[0][18].CLK
Clock => regs[0][19].CLK
Clock => regs[0][20].CLK
Clock => regs[0][21].CLK
Clock => regs[0][22].CLK
Clock => regs[0][23].CLK
Clock => regs[0][24].CLK
Clock => regs[0][25].CLK
Clock => regs[0][26].CLK
Clock => regs[0][27].CLK
Clock => regs[0][28].CLK
Clock => regs[0][29].CLK
Clock => regs[0][30].CLK
Clock => regs[0][31].CLK
Clock => regs[1][0].CLK
Clock => regs[1][1].CLK
Clock => regs[1][2].CLK
Clock => regs[1][3].CLK
Clock => regs[1][4].CLK
Clock => regs[1][5].CLK
Clock => regs[1][6].CLK
Clock => regs[1][7].CLK
Clock => regs[1][8].CLK
Clock => regs[1][9].CLK
Clock => regs[1][10].CLK
Clock => regs[1][11].CLK
Clock => regs[1][12].CLK
Clock => regs[1][13].CLK
Clock => regs[1][14].CLK
Clock => regs[1][15].CLK
Clock => regs[1][16].CLK
Clock => regs[1][17].CLK
Clock => regs[1][18].CLK
Clock => regs[1][19].CLK
Clock => regs[1][20].CLK
Clock => regs[1][21].CLK
Clock => regs[1][22].CLK
Clock => regs[1][23].CLK
Clock => regs[1][24].CLK
Clock => regs[1][25].CLK
Clock => regs[1][26].CLK
Clock => regs[1][27].CLK
Clock => regs[1][28].CLK
Clock => regs[1][29].CLK
Clock => regs[1][30].CLK
Clock => regs[1][31].CLK
Clock => regs[2][0].CLK
Clock => regs[2][1].CLK
Clock => regs[2][2].CLK
Clock => regs[2][3].CLK
Clock => regs[2][4].CLK
Clock => regs[2][5].CLK
Clock => regs[2][6].CLK
Clock => regs[2][7].CLK
Clock => regs[2][8].CLK
Clock => regs[2][9].CLK
Clock => regs[2][10].CLK
Clock => regs[2][11].CLK
Clock => regs[2][12].CLK
Clock => regs[2][13].CLK
Clock => regs[2][14].CLK
Clock => regs[2][15].CLK
Clock => regs[2][16].CLK
Clock => regs[2][17].CLK
Clock => regs[2][18].CLK
Clock => regs[2][19].CLK
Clock => regs[2][20].CLK
Clock => regs[2][21].CLK
Clock => regs[2][22].CLK
Clock => regs[2][23].CLK
Clock => regs[2][24].CLK
Clock => regs[2][25].CLK
Clock => regs[2][26].CLK
Clock => regs[2][27].CLK
Clock => regs[2][28].CLK
Clock => regs[2][29].CLK
Clock => regs[2][30].CLK
Clock => regs[2][31].CLK
Clock => regs[3][0].CLK
Clock => regs[3][1].CLK
Clock => regs[3][2].CLK
Clock => regs[3][3].CLK
Clock => regs[3][4].CLK
Clock => regs[3][5].CLK
Clock => regs[3][6].CLK
Clock => regs[3][7].CLK
Clock => regs[3][8].CLK
Clock => regs[3][9].CLK
Clock => regs[3][10].CLK
Clock => regs[3][11].CLK
Clock => regs[3][12].CLK
Clock => regs[3][13].CLK
Clock => regs[3][14].CLK
Clock => regs[3][15].CLK
Clock => regs[3][16].CLK
Clock => regs[3][17].CLK
Clock => regs[3][18].CLK
Clock => regs[3][19].CLK
Clock => regs[3][20].CLK
Clock => regs[3][21].CLK
Clock => regs[3][22].CLK
Clock => regs[3][23].CLK
Clock => regs[3][24].CLK
Clock => regs[3][25].CLK
Clock => regs[3][26].CLK
Clock => regs[3][27].CLK
Clock => regs[3][28].CLK
Clock => regs[3][29].CLK
Clock => regs[3][30].CLK
Clock => regs[3][31].CLK
Clock => regs[4][0].CLK
Clock => regs[4][1].CLK
Clock => regs[4][2].CLK
Clock => regs[4][3].CLK
Clock => regs[4][4].CLK
Clock => regs[4][5].CLK
Clock => regs[4][6].CLK
Clock => regs[4][7].CLK
Clock => regs[4][8].CLK
Clock => regs[4][9].CLK
Clock => regs[4][10].CLK
Clock => regs[4][11].CLK
Clock => regs[4][12].CLK
Clock => regs[4][13].CLK
Clock => regs[4][14].CLK
Clock => regs[4][15].CLK
Clock => regs[4][16].CLK
Clock => regs[4][17].CLK
Clock => regs[4][18].CLK
Clock => regs[4][19].CLK
Clock => regs[4][20].CLK
Clock => regs[4][21].CLK
Clock => regs[4][22].CLK
Clock => regs[4][23].CLK
Clock => regs[4][24].CLK
Clock => regs[4][25].CLK
Clock => regs[4][26].CLK
Clock => regs[4][27].CLK
Clock => regs[4][28].CLK
Clock => regs[4][29].CLK
Clock => regs[4][30].CLK
Clock => regs[4][31].CLK
Clock => regs[5][0].CLK
Clock => regs[5][1].CLK
Clock => regs[5][2].CLK
Clock => regs[5][3].CLK
Clock => regs[5][4].CLK
Clock => regs[5][5].CLK
Clock => regs[5][6].CLK
Clock => regs[5][7].CLK
Clock => regs[5][8].CLK
Clock => regs[5][9].CLK
Clock => regs[5][10].CLK
Clock => regs[5][11].CLK
Clock => regs[5][12].CLK
Clock => regs[5][13].CLK
Clock => regs[5][14].CLK
Clock => regs[5][15].CLK
Clock => regs[5][16].CLK
Clock => regs[5][17].CLK
Clock => regs[5][18].CLK
Clock => regs[5][19].CLK
Clock => regs[5][20].CLK
Clock => regs[5][21].CLK
Clock => regs[5][22].CLK
Clock => regs[5][23].CLK
Clock => regs[5][24].CLK
Clock => regs[5][25].CLK
Clock => regs[5][26].CLK
Clock => regs[5][27].CLK
Clock => regs[5][28].CLK
Clock => regs[5][29].CLK
Clock => regs[5][30].CLK
Clock => regs[5][31].CLK
Clock => regs[6][0].CLK
Clock => regs[6][1].CLK
Clock => regs[6][2].CLK
Clock => regs[6][3].CLK
Clock => regs[6][4].CLK
Clock => regs[6][5].CLK
Clock => regs[6][6].CLK
Clock => regs[6][7].CLK
Clock => regs[6][8].CLK
Clock => regs[6][9].CLK
Clock => regs[6][10].CLK
Clock => regs[6][11].CLK
Clock => regs[6][12].CLK
Clock => regs[6][13].CLK
Clock => regs[6][14].CLK
Clock => regs[6][15].CLK
Clock => regs[6][16].CLK
Clock => regs[6][17].CLK
Clock => regs[6][18].CLK
Clock => regs[6][19].CLK
Clock => regs[6][20].CLK
Clock => regs[6][21].CLK
Clock => regs[6][22].CLK
Clock => regs[6][23].CLK
Clock => regs[6][24].CLK
Clock => regs[6][25].CLK
Clock => regs[6][26].CLK
Clock => regs[6][27].CLK
Clock => regs[6][28].CLK
Clock => regs[6][29].CLK
Clock => regs[6][30].CLK
Clock => regs[6][31].CLK
Clock => regs[7][0].CLK
Clock => regs[7][1].CLK
Clock => regs[7][2].CLK
Clock => regs[7][3].CLK
Clock => regs[7][4].CLK
Clock => regs[7][5].CLK
Clock => regs[7][6].CLK
Clock => regs[7][7].CLK
Clock => regs[7][8].CLK
Clock => regs[7][9].CLK
Clock => regs[7][10].CLK
Clock => regs[7][11].CLK
Clock => regs[7][12].CLK
Clock => regs[7][13].CLK
Clock => regs[7][14].CLK
Clock => regs[7][15].CLK
Clock => regs[7][16].CLK
Clock => regs[7][17].CLK
Clock => regs[7][18].CLK
Clock => regs[7][19].CLK
Clock => regs[7][20].CLK
Clock => regs[7][21].CLK
Clock => regs[7][22].CLK
Clock => regs[7][23].CLK
Clock => regs[7][24].CLK
Clock => regs[7][25].CLK
Clock => regs[7][26].CLK
Clock => regs[7][27].CLK
Clock => regs[7][28].CLK
Clock => regs[7][29].CLK
Clock => regs[7][30].CLK
Clock => regs[7][31].CLK
Clock => regs[8][0].CLK
Clock => regs[8][1].CLK
Clock => regs[8][2].CLK
Clock => regs[8][3].CLK
Clock => regs[8][4].CLK
Clock => regs[8][5].CLK
Clock => regs[8][6].CLK
Clock => regs[8][7].CLK
Clock => regs[8][8].CLK
Clock => regs[8][9].CLK
Clock => regs[8][10].CLK
Clock => regs[8][11].CLK
Clock => regs[8][12].CLK
Clock => regs[8][13].CLK
Clock => regs[8][14].CLK
Clock => regs[8][15].CLK
Clock => regs[8][16].CLK
Clock => regs[8][17].CLK
Clock => regs[8][18].CLK
Clock => regs[8][19].CLK
Clock => regs[8][20].CLK
Clock => regs[8][21].CLK
Clock => regs[8][22].CLK
Clock => regs[8][23].CLK
Clock => regs[8][24].CLK
Clock => regs[8][25].CLK
Clock => regs[8][26].CLK
Clock => regs[8][27].CLK
Clock => regs[8][28].CLK
Clock => regs[8][29].CLK
Clock => regs[8][30].CLK
Clock => regs[8][31].CLK
Clock => regs[9][0].CLK
Clock => regs[9][1].CLK
Clock => regs[9][2].CLK
Clock => regs[9][3].CLK
Clock => regs[9][4].CLK
Clock => regs[9][5].CLK
Clock => regs[9][6].CLK
Clock => regs[9][7].CLK
Clock => regs[9][8].CLK
Clock => regs[9][9].CLK
Clock => regs[9][10].CLK
Clock => regs[9][11].CLK
Clock => regs[9][12].CLK
Clock => regs[9][13].CLK
Clock => regs[9][14].CLK
Clock => regs[9][15].CLK
Clock => regs[9][16].CLK
Clock => regs[9][17].CLK
Clock => regs[9][18].CLK
Clock => regs[9][19].CLK
Clock => regs[9][20].CLK
Clock => regs[9][21].CLK
Clock => regs[9][22].CLK
Clock => regs[9][23].CLK
Clock => regs[9][24].CLK
Clock => regs[9][25].CLK
Clock => regs[9][26].CLK
Clock => regs[9][27].CLK
Clock => regs[9][28].CLK
Clock => regs[9][29].CLK
Clock => regs[9][30].CLK
Clock => regs[9][31].CLK
Clock => regs[10][0].CLK
Clock => regs[10][1].CLK
Clock => regs[10][2].CLK
Clock => regs[10][3].CLK
Clock => regs[10][4].CLK
Clock => regs[10][5].CLK
Clock => regs[10][6].CLK
Clock => regs[10][7].CLK
Clock => regs[10][8].CLK
Clock => regs[10][9].CLK
Clock => regs[10][10].CLK
Clock => regs[10][11].CLK
Clock => regs[10][12].CLK
Clock => regs[10][13].CLK
Clock => regs[10][14].CLK
Clock => regs[10][15].CLK
Clock => regs[10][16].CLK
Clock => regs[10][17].CLK
Clock => regs[10][18].CLK
Clock => regs[10][19].CLK
Clock => regs[10][20].CLK
Clock => regs[10][21].CLK
Clock => regs[10][22].CLK
Clock => regs[10][23].CLK
Clock => regs[10][24].CLK
Clock => regs[10][25].CLK
Clock => regs[10][26].CLK
Clock => regs[10][27].CLK
Clock => regs[10][28].CLK
Clock => regs[10][29].CLK
Clock => regs[10][30].CLK
Clock => regs[10][31].CLK
Clock => regs[11][0].CLK
Clock => regs[11][1].CLK
Clock => regs[11][2].CLK
Clock => regs[11][3].CLK
Clock => regs[11][4].CLK
Clock => regs[11][5].CLK
Clock => regs[11][6].CLK
Clock => regs[11][7].CLK
Clock => regs[11][8].CLK
Clock => regs[11][9].CLK
Clock => regs[11][10].CLK
Clock => regs[11][11].CLK
Clock => regs[11][12].CLK
Clock => regs[11][13].CLK
Clock => regs[11][14].CLK
Clock => regs[11][15].CLK
Clock => regs[11][16].CLK
Clock => regs[11][17].CLK
Clock => regs[11][18].CLK
Clock => regs[11][19].CLK
Clock => regs[11][20].CLK
Clock => regs[11][21].CLK
Clock => regs[11][22].CLK
Clock => regs[11][23].CLK
Clock => regs[11][24].CLK
Clock => regs[11][25].CLK
Clock => regs[11][26].CLK
Clock => regs[11][27].CLK
Clock => regs[11][28].CLK
Clock => regs[11][29].CLK
Clock => regs[11][30].CLK
Clock => regs[11][31].CLK
Clock => regs[12][0].CLK
Clock => regs[12][1].CLK
Clock => regs[12][2].CLK
Clock => regs[12][3].CLK
Clock => regs[12][4].CLK
Clock => regs[12][5].CLK
Clock => regs[12][6].CLK
Clock => regs[12][7].CLK
Clock => regs[12][8].CLK
Clock => regs[12][9].CLK
Clock => regs[12][10].CLK
Clock => regs[12][11].CLK
Clock => regs[12][12].CLK
Clock => regs[12][13].CLK
Clock => regs[12][14].CLK
Clock => regs[12][15].CLK
Clock => regs[12][16].CLK
Clock => regs[12][17].CLK
Clock => regs[12][18].CLK
Clock => regs[12][19].CLK
Clock => regs[12][20].CLK
Clock => regs[12][21].CLK
Clock => regs[12][22].CLK
Clock => regs[12][23].CLK
Clock => regs[12][24].CLK
Clock => regs[12][25].CLK
Clock => regs[12][26].CLK
Clock => regs[12][27].CLK
Clock => regs[12][28].CLK
Clock => regs[12][29].CLK
Clock => regs[12][30].CLK
Clock => regs[12][31].CLK
Clock => regs[13][0].CLK
Clock => regs[13][1].CLK
Clock => regs[13][2].CLK
Clock => regs[13][3].CLK
Clock => regs[13][4].CLK
Clock => regs[13][5].CLK
Clock => regs[13][6].CLK
Clock => regs[13][7].CLK
Clock => regs[13][8].CLK
Clock => regs[13][9].CLK
Clock => regs[13][10].CLK
Clock => regs[13][11].CLK
Clock => regs[13][12].CLK
Clock => regs[13][13].CLK
Clock => regs[13][14].CLK
Clock => regs[13][15].CLK
Clock => regs[13][16].CLK
Clock => regs[13][17].CLK
Clock => regs[13][18].CLK
Clock => regs[13][19].CLK
Clock => regs[13][20].CLK
Clock => regs[13][21].CLK
Clock => regs[13][22].CLK
Clock => regs[13][23].CLK
Clock => regs[13][24].CLK
Clock => regs[13][25].CLK
Clock => regs[13][26].CLK
Clock => regs[13][27].CLK
Clock => regs[13][28].CLK
Clock => regs[13][29].CLK
Clock => regs[13][30].CLK
Clock => regs[13][31].CLK
Clock => regs[14][0].CLK
Clock => regs[14][1].CLK
Clock => regs[14][2].CLK
Clock => regs[14][3].CLK
Clock => regs[14][4].CLK
Clock => regs[14][5].CLK
Clock => regs[14][6].CLK
Clock => regs[14][7].CLK
Clock => regs[14][8].CLK
Clock => regs[14][9].CLK
Clock => regs[14][10].CLK
Clock => regs[14][11].CLK
Clock => regs[14][12].CLK
Clock => regs[14][13].CLK
Clock => regs[14][14].CLK
Clock => regs[14][15].CLK
Clock => regs[14][16].CLK
Clock => regs[14][17].CLK
Clock => regs[14][18].CLK
Clock => regs[14][19].CLK
Clock => regs[14][20].CLK
Clock => regs[14][21].CLK
Clock => regs[14][22].CLK
Clock => regs[14][23].CLK
Clock => regs[14][24].CLK
Clock => regs[14][25].CLK
Clock => regs[14][26].CLK
Clock => regs[14][27].CLK
Clock => regs[14][28].CLK
Clock => regs[14][29].CLK
Clock => regs[14][30].CLK
Clock => regs[14][31].CLK
Clock => regs[15][0].CLK
Clock => regs[15][1].CLK
Clock => regs[15][2].CLK
Clock => regs[15][3].CLK
Clock => regs[15][4].CLK
Clock => regs[15][5].CLK
Clock => regs[15][6].CLK
Clock => regs[15][7].CLK
Clock => regs[15][8].CLK
Clock => regs[15][9].CLK
Clock => regs[15][10].CLK
Clock => regs[15][11].CLK
Clock => regs[15][12].CLK
Clock => regs[15][13].CLK
Clock => regs[15][14].CLK
Clock => regs[15][15].CLK
Clock => regs[15][16].CLK
Clock => regs[15][17].CLK
Clock => regs[15][18].CLK
Clock => regs[15][19].CLK
Clock => regs[15][20].CLK
Clock => regs[15][21].CLK
Clock => regs[15][22].CLK
Clock => regs[15][23].CLK
Clock => regs[15][24].CLK
Clock => regs[15][25].CLK
Clock => regs[15][26].CLK
Clock => regs[15][27].CLK
Clock => regs[15][28].CLK
Clock => regs[15][29].CLK
Clock => regs[15][30].CLK
Clock => regs[15][31].CLK
Clock => regs[16][0].CLK
Clock => regs[16][1].CLK
Clock => regs[16][2].CLK
Clock => regs[16][3].CLK
Clock => regs[16][4].CLK
Clock => regs[16][5].CLK
Clock => regs[16][6].CLK
Clock => regs[16][7].CLK
Clock => regs[16][8].CLK
Clock => regs[16][9].CLK
Clock => regs[16][10].CLK
Clock => regs[16][11].CLK
Clock => regs[16][12].CLK
Clock => regs[16][13].CLK
Clock => regs[16][14].CLK
Clock => regs[16][15].CLK
Clock => regs[16][16].CLK
Clock => regs[16][17].CLK
Clock => regs[16][18].CLK
Clock => regs[16][19].CLK
Clock => regs[16][20].CLK
Clock => regs[16][21].CLK
Clock => regs[16][22].CLK
Clock => regs[16][23].CLK
Clock => regs[16][24].CLK
Clock => regs[16][25].CLK
Clock => regs[16][26].CLK
Clock => regs[16][27].CLK
Clock => regs[16][28].CLK
Clock => regs[16][29].CLK
Clock => regs[16][30].CLK
Clock => regs[16][31].CLK
Clock => regs[17][0].CLK
Clock => regs[17][1].CLK
Clock => regs[17][2].CLK
Clock => regs[17][3].CLK
Clock => regs[17][4].CLK
Clock => regs[17][5].CLK
Clock => regs[17][6].CLK
Clock => regs[17][7].CLK
Clock => regs[17][8].CLK
Clock => regs[17][9].CLK
Clock => regs[17][10].CLK
Clock => regs[17][11].CLK
Clock => regs[17][12].CLK
Clock => regs[17][13].CLK
Clock => regs[17][14].CLK
Clock => regs[17][15].CLK
Clock => regs[17][16].CLK
Clock => regs[17][17].CLK
Clock => regs[17][18].CLK
Clock => regs[17][19].CLK
Clock => regs[17][20].CLK
Clock => regs[17][21].CLK
Clock => regs[17][22].CLK
Clock => regs[17][23].CLK
Clock => regs[17][24].CLK
Clock => regs[17][25].CLK
Clock => regs[17][26].CLK
Clock => regs[17][27].CLK
Clock => regs[17][28].CLK
Clock => regs[17][29].CLK
Clock => regs[17][30].CLK
Clock => regs[17][31].CLK
Clock => regs[18][0].CLK
Clock => regs[18][1].CLK
Clock => regs[18][2].CLK
Clock => regs[18][3].CLK
Clock => regs[18][4].CLK
Clock => regs[18][5].CLK
Clock => regs[18][6].CLK
Clock => regs[18][7].CLK
Clock => regs[18][8].CLK
Clock => regs[18][9].CLK
Clock => regs[18][10].CLK
Clock => regs[18][11].CLK
Clock => regs[18][12].CLK
Clock => regs[18][13].CLK
Clock => regs[18][14].CLK
Clock => regs[18][15].CLK
Clock => regs[18][16].CLK
Clock => regs[18][17].CLK
Clock => regs[18][18].CLK
Clock => regs[18][19].CLK
Clock => regs[18][20].CLK
Clock => regs[18][21].CLK
Clock => regs[18][22].CLK
Clock => regs[18][23].CLK
Clock => regs[18][24].CLK
Clock => regs[18][25].CLK
Clock => regs[18][26].CLK
Clock => regs[18][27].CLK
Clock => regs[18][28].CLK
Clock => regs[18][29].CLK
Clock => regs[18][30].CLK
Clock => regs[18][31].CLK
Clock => regs[19][0].CLK
Clock => regs[19][1].CLK
Clock => regs[19][2].CLK
Clock => regs[19][3].CLK
Clock => regs[19][4].CLK
Clock => regs[19][5].CLK
Clock => regs[19][6].CLK
Clock => regs[19][7].CLK
Clock => regs[19][8].CLK
Clock => regs[19][9].CLK
Clock => regs[19][10].CLK
Clock => regs[19][11].CLK
Clock => regs[19][12].CLK
Clock => regs[19][13].CLK
Clock => regs[19][14].CLK
Clock => regs[19][15].CLK
Clock => regs[19][16].CLK
Clock => regs[19][17].CLK
Clock => regs[19][18].CLK
Clock => regs[19][19].CLK
Clock => regs[19][20].CLK
Clock => regs[19][21].CLK
Clock => regs[19][22].CLK
Clock => regs[19][23].CLK
Clock => regs[19][24].CLK
Clock => regs[19][25].CLK
Clock => regs[19][26].CLK
Clock => regs[19][27].CLK
Clock => regs[19][28].CLK
Clock => regs[19][29].CLK
Clock => regs[19][30].CLK
Clock => regs[19][31].CLK
Clock => regs[20][0].CLK
Clock => regs[20][1].CLK
Clock => regs[20][2].CLK
Clock => regs[20][3].CLK
Clock => regs[20][4].CLK
Clock => regs[20][5].CLK
Clock => regs[20][6].CLK
Clock => regs[20][7].CLK
Clock => regs[20][8].CLK
Clock => regs[20][9].CLK
Clock => regs[20][10].CLK
Clock => regs[20][11].CLK
Clock => regs[20][12].CLK
Clock => regs[20][13].CLK
Clock => regs[20][14].CLK
Clock => regs[20][15].CLK
Clock => regs[20][16].CLK
Clock => regs[20][17].CLK
Clock => regs[20][18].CLK
Clock => regs[20][19].CLK
Clock => regs[20][20].CLK
Clock => regs[20][21].CLK
Clock => regs[20][22].CLK
Clock => regs[20][23].CLK
Clock => regs[20][24].CLK
Clock => regs[20][25].CLK
Clock => regs[20][26].CLK
Clock => regs[20][27].CLK
Clock => regs[20][28].CLK
Clock => regs[20][29].CLK
Clock => regs[20][30].CLK
Clock => regs[20][31].CLK
Clock => regs[21][0].CLK
Clock => regs[21][1].CLK
Clock => regs[21][2].CLK
Clock => regs[21][3].CLK
Clock => regs[21][4].CLK
Clock => regs[21][5].CLK
Clock => regs[21][6].CLK
Clock => regs[21][7].CLK
Clock => regs[21][8].CLK
Clock => regs[21][9].CLK
Clock => regs[21][10].CLK
Clock => regs[21][11].CLK
Clock => regs[21][12].CLK
Clock => regs[21][13].CLK
Clock => regs[21][14].CLK
Clock => regs[21][15].CLK
Clock => regs[21][16].CLK
Clock => regs[21][17].CLK
Clock => regs[21][18].CLK
Clock => regs[21][19].CLK
Clock => regs[21][20].CLK
Clock => regs[21][21].CLK
Clock => regs[21][22].CLK
Clock => regs[21][23].CLK
Clock => regs[21][24].CLK
Clock => regs[21][25].CLK
Clock => regs[21][26].CLK
Clock => regs[21][27].CLK
Clock => regs[21][28].CLK
Clock => regs[21][29].CLK
Clock => regs[21][30].CLK
Clock => regs[21][31].CLK
Clock => regs[22][0].CLK
Clock => regs[22][1].CLK
Clock => regs[22][2].CLK
Clock => regs[22][3].CLK
Clock => regs[22][4].CLK
Clock => regs[22][5].CLK
Clock => regs[22][6].CLK
Clock => regs[22][7].CLK
Clock => regs[22][8].CLK
Clock => regs[22][9].CLK
Clock => regs[22][10].CLK
Clock => regs[22][11].CLK
Clock => regs[22][12].CLK
Clock => regs[22][13].CLK
Clock => regs[22][14].CLK
Clock => regs[22][15].CLK
Clock => regs[22][16].CLK
Clock => regs[22][17].CLK
Clock => regs[22][18].CLK
Clock => regs[22][19].CLK
Clock => regs[22][20].CLK
Clock => regs[22][21].CLK
Clock => regs[22][22].CLK
Clock => regs[22][23].CLK
Clock => regs[22][24].CLK
Clock => regs[22][25].CLK
Clock => regs[22][26].CLK
Clock => regs[22][27].CLK
Clock => regs[22][28].CLK
Clock => regs[22][29].CLK
Clock => regs[22][30].CLK
Clock => regs[22][31].CLK
Clock => regs[23][0].CLK
Clock => regs[23][1].CLK
Clock => regs[23][2].CLK
Clock => regs[23][3].CLK
Clock => regs[23][4].CLK
Clock => regs[23][5].CLK
Clock => regs[23][6].CLK
Clock => regs[23][7].CLK
Clock => regs[23][8].CLK
Clock => regs[23][9].CLK
Clock => regs[23][10].CLK
Clock => regs[23][11].CLK
Clock => regs[23][12].CLK
Clock => regs[23][13].CLK
Clock => regs[23][14].CLK
Clock => regs[23][15].CLK
Clock => regs[23][16].CLK
Clock => regs[23][17].CLK
Clock => regs[23][18].CLK
Clock => regs[23][19].CLK
Clock => regs[23][20].CLK
Clock => regs[23][21].CLK
Clock => regs[23][22].CLK
Clock => regs[23][23].CLK
Clock => regs[23][24].CLK
Clock => regs[23][25].CLK
Clock => regs[23][26].CLK
Clock => regs[23][27].CLK
Clock => regs[23][28].CLK
Clock => regs[23][29].CLK
Clock => regs[23][30].CLK
Clock => regs[23][31].CLK
Clock => regs[24][0].CLK
Clock => regs[24][1].CLK
Clock => regs[24][2].CLK
Clock => regs[24][3].CLK
Clock => regs[24][4].CLK
Clock => regs[24][5].CLK
Clock => regs[24][6].CLK
Clock => regs[24][7].CLK
Clock => regs[24][8].CLK
Clock => regs[24][9].CLK
Clock => regs[24][10].CLK
Clock => regs[24][11].CLK
Clock => regs[24][12].CLK
Clock => regs[24][13].CLK
Clock => regs[24][14].CLK
Clock => regs[24][15].CLK
Clock => regs[24][16].CLK
Clock => regs[24][17].CLK
Clock => regs[24][18].CLK
Clock => regs[24][19].CLK
Clock => regs[24][20].CLK
Clock => regs[24][21].CLK
Clock => regs[24][22].CLK
Clock => regs[24][23].CLK
Clock => regs[24][24].CLK
Clock => regs[24][25].CLK
Clock => regs[24][26].CLK
Clock => regs[24][27].CLK
Clock => regs[24][28].CLK
Clock => regs[24][29].CLK
Clock => regs[24][30].CLK
Clock => regs[24][31].CLK
Clock => regs[25][0].CLK
Clock => regs[25][1].CLK
Clock => regs[25][2].CLK
Clock => regs[25][3].CLK
Clock => regs[25][4].CLK
Clock => regs[25][5].CLK
Clock => regs[25][6].CLK
Clock => regs[25][7].CLK
Clock => regs[25][8].CLK
Clock => regs[25][9].CLK
Clock => regs[25][10].CLK
Clock => regs[25][11].CLK
Clock => regs[25][12].CLK
Clock => regs[25][13].CLK
Clock => regs[25][14].CLK
Clock => regs[25][15].CLK
Clock => regs[25][16].CLK
Clock => regs[25][17].CLK
Clock => regs[25][18].CLK
Clock => regs[25][19].CLK
Clock => regs[25][20].CLK
Clock => regs[25][21].CLK
Clock => regs[25][22].CLK
Clock => regs[25][23].CLK
Clock => regs[25][24].CLK
Clock => regs[25][25].CLK
Clock => regs[25][26].CLK
Clock => regs[25][27].CLK
Clock => regs[25][28].CLK
Clock => regs[25][29].CLK
Clock => regs[25][30].CLK
Clock => regs[25][31].CLK
Clock => regs[26][0].CLK
Clock => regs[26][1].CLK
Clock => regs[26][2].CLK
Clock => regs[26][3].CLK
Clock => regs[26][4].CLK
Clock => regs[26][5].CLK
Clock => regs[26][6].CLK
Clock => regs[26][7].CLK
Clock => regs[26][8].CLK
Clock => regs[26][9].CLK
Clock => regs[26][10].CLK
Clock => regs[26][11].CLK
Clock => regs[26][12].CLK
Clock => regs[26][13].CLK
Clock => regs[26][14].CLK
Clock => regs[26][15].CLK
Clock => regs[26][16].CLK
Clock => regs[26][17].CLK
Clock => regs[26][18].CLK
Clock => regs[26][19].CLK
Clock => regs[26][20].CLK
Clock => regs[26][21].CLK
Clock => regs[26][22].CLK
Clock => regs[26][23].CLK
Clock => regs[26][24].CLK
Clock => regs[26][25].CLK
Clock => regs[26][26].CLK
Clock => regs[26][27].CLK
Clock => regs[26][28].CLK
Clock => regs[26][29].CLK
Clock => regs[26][30].CLK
Clock => regs[26][31].CLK
Clock => regs[27][0].CLK
Clock => regs[27][1].CLK
Clock => regs[27][2].CLK
Clock => regs[27][3].CLK
Clock => regs[27][4].CLK
Clock => regs[27][5].CLK
Clock => regs[27][6].CLK
Clock => regs[27][7].CLK
Clock => regs[27][8].CLK
Clock => regs[27][9].CLK
Clock => regs[27][10].CLK
Clock => regs[27][11].CLK
Clock => regs[27][12].CLK
Clock => regs[27][13].CLK
Clock => regs[27][14].CLK
Clock => regs[27][15].CLK
Clock => regs[27][16].CLK
Clock => regs[27][17].CLK
Clock => regs[27][18].CLK
Clock => regs[27][19].CLK
Clock => regs[27][20].CLK
Clock => regs[27][21].CLK
Clock => regs[27][22].CLK
Clock => regs[27][23].CLK
Clock => regs[27][24].CLK
Clock => regs[27][25].CLK
Clock => regs[27][26].CLK
Clock => regs[27][27].CLK
Clock => regs[27][28].CLK
Clock => regs[27][29].CLK
Clock => regs[27][30].CLK
Clock => regs[27][31].CLK
Clock => regs[28][0].CLK
Clock => regs[28][1].CLK
Clock => regs[28][2].CLK
Clock => regs[28][3].CLK
Clock => regs[28][4].CLK
Clock => regs[28][5].CLK
Clock => regs[28][6].CLK
Clock => regs[28][7].CLK
Clock => regs[28][8].CLK
Clock => regs[28][9].CLK
Clock => regs[28][10].CLK
Clock => regs[28][11].CLK
Clock => regs[28][12].CLK
Clock => regs[28][13].CLK
Clock => regs[28][14].CLK
Clock => regs[28][15].CLK
Clock => regs[28][16].CLK
Clock => regs[28][17].CLK
Clock => regs[28][18].CLK
Clock => regs[28][19].CLK
Clock => regs[28][20].CLK
Clock => regs[28][21].CLK
Clock => regs[28][22].CLK
Clock => regs[28][23].CLK
Clock => regs[28][24].CLK
Clock => regs[28][25].CLK
Clock => regs[28][26].CLK
Clock => regs[28][27].CLK
Clock => regs[28][28].CLK
Clock => regs[28][29].CLK
Clock => regs[28][30].CLK
Clock => regs[28][31].CLK
Clock => regs[29][0].CLK
Clock => regs[29][1].CLK
Clock => regs[29][2].CLK
Clock => regs[29][3].CLK
Clock => regs[29][4].CLK
Clock => regs[29][5].CLK
Clock => regs[29][6].CLK
Clock => regs[29][7].CLK
Clock => regs[29][8].CLK
Clock => regs[29][9].CLK
Clock => regs[29][10].CLK
Clock => regs[29][11].CLK
Clock => regs[29][12].CLK
Clock => regs[29][13].CLK
Clock => regs[29][14].CLK
Clock => regs[29][15].CLK
Clock => regs[29][16].CLK
Clock => regs[29][17].CLK
Clock => regs[29][18].CLK
Clock => regs[29][19].CLK
Clock => regs[29][20].CLK
Clock => regs[29][21].CLK
Clock => regs[29][22].CLK
Clock => regs[29][23].CLK
Clock => regs[29][24].CLK
Clock => regs[29][25].CLK
Clock => regs[29][26].CLK
Clock => regs[29][27].CLK
Clock => regs[29][28].CLK
Clock => regs[29][29].CLK
Clock => regs[29][30].CLK
Clock => regs[29][31].CLK
Clock => regs[30][0].CLK
Clock => regs[30][1].CLK
Clock => regs[30][2].CLK
Clock => regs[30][3].CLK
Clock => regs[30][4].CLK
Clock => regs[30][5].CLK
Clock => regs[30][6].CLK
Clock => regs[30][7].CLK
Clock => regs[30][8].CLK
Clock => regs[30][9].CLK
Clock => regs[30][10].CLK
Clock => regs[30][11].CLK
Clock => regs[30][12].CLK
Clock => regs[30][13].CLK
Clock => regs[30][14].CLK
Clock => regs[30][15].CLK
Clock => regs[30][16].CLK
Clock => regs[30][17].CLK
Clock => regs[30][18].CLK
Clock => regs[30][19].CLK
Clock => regs[30][20].CLK
Clock => regs[30][21].CLK
Clock => regs[30][22].CLK
Clock => regs[30][23].CLK
Clock => regs[30][24].CLK
Clock => regs[30][25].CLK
Clock => regs[30][26].CLK
Clock => regs[30][27].CLK
Clock => regs[30][28].CLK
Clock => regs[30][29].CLK
Clock => regs[30][30].CLK
Clock => regs[30][31].CLK
Clock => regs[31][0].CLK
Clock => regs[31][1].CLK
Clock => regs[31][2].CLK
Clock => regs[31][3].CLK
Clock => regs[31][4].CLK
Clock => regs[31][5].CLK
Clock => regs[31][6].CLK
Clock => regs[31][7].CLK
Clock => regs[31][8].CLK
Clock => regs[31][9].CLK
Clock => regs[31][10].CLK
Clock => regs[31][11].CLK
Clock => regs[31][12].CLK
Clock => regs[31][13].CLK
Clock => regs[31][14].CLK
Clock => regs[31][15].CLK
Clock => regs[31][16].CLK
Clock => regs[31][17].CLK
Clock => regs[31][18].CLK
Clock => regs[31][19].CLK
Clock => regs[31][20].CLK
Clock => regs[31][21].CLK
Clock => regs[31][22].CLK
Clock => regs[31][23].CLK
Clock => regs[31][24].CLK
Clock => regs[31][25].CLK
Clock => regs[31][26].CLK
Clock => regs[31][27].CLK
Clock => regs[31][28].CLK
Clock => regs[31][29].CLK
Clock => regs[31][30].CLK
Clock => regs[31][31].CLK
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs.OUTPUTSELECT
Write => regs[0][0].ENA
Write => regs[0][1].ENA
Write => regs[0][2].ENA
Write => regs[0][3].ENA
Write => regs[0][4].ENA
Write => regs[0][5].ENA
Write => regs[0][6].ENA
Write => regs[0][7].ENA
Write => regs[0][8].ENA
Write => regs[0][9].ENA
Write => regs[0][10].ENA
Write => regs[0][11].ENA
Write => regs[0][12].ENA
Write => regs[0][13].ENA
Write => regs[0][14].ENA
Write => regs[0][15].ENA
Write => regs[0][16].ENA
Write => regs[0][17].ENA
Write => regs[0][18].ENA
Write => regs[0][19].ENA
Write => regs[0][20].ENA
Write => regs[0][21].ENA
Write => regs[0][22].ENA
Write => regs[0][23].ENA
Write => regs[0][24].ENA
Write => regs[0][25].ENA
Write => regs[0][26].ENA
Write => regs[0][27].ENA
Write => regs[0][28].ENA
Write => regs[0][29].ENA
Write => regs[0][30].ENA
Write => regs[0][31].ENA
Write => regs[1][0].ENA
Write => regs[1][1].ENA
Write => regs[1][2].ENA
Write => regs[1][3].ENA
Write => regs[1][4].ENA
Write => regs[1][5].ENA
Write => regs[1][6].ENA
Write => regs[1][7].ENA
Write => regs[1][8].ENA
Write => regs[1][9].ENA
Write => regs[1][10].ENA
Write => regs[1][11].ENA
Write => regs[1][12].ENA
Write => regs[1][13].ENA
Write => regs[1][14].ENA
Write => regs[1][15].ENA
Write => regs[1][16].ENA
Write => regs[1][17].ENA
Write => regs[1][18].ENA
Write => regs[1][19].ENA
Write => regs[1][20].ENA
Write => regs[1][21].ENA
Write => regs[1][22].ENA
Write => regs[1][23].ENA
Write => regs[1][24].ENA
Write => regs[1][25].ENA
Write => regs[1][26].ENA
Write => regs[1][27].ENA
Write => regs[1][28].ENA
Write => regs[1][29].ENA
Write => regs[1][30].ENA
Write => regs[1][31].ENA
Write => regs[2][0].ENA
Write => regs[2][1].ENA
Write => regs[2][2].ENA
Write => regs[2][3].ENA
Write => regs[2][4].ENA
Write => regs[2][5].ENA
Write => regs[2][6].ENA
Write => regs[2][7].ENA
Write => regs[2][8].ENA
Write => regs[2][9].ENA
Write => regs[2][10].ENA
Write => regs[2][11].ENA
Write => regs[2][12].ENA
Write => regs[2][13].ENA
Write => regs[2][14].ENA
Write => regs[2][15].ENA
Write => regs[2][16].ENA
Write => regs[2][17].ENA
Write => regs[2][18].ENA
Write => regs[2][19].ENA
Write => regs[2][20].ENA
Write => regs[2][21].ENA
Write => regs[2][22].ENA
Write => regs[2][23].ENA
Write => regs[2][24].ENA
Write => regs[2][25].ENA
Write => regs[2][26].ENA
Write => regs[2][27].ENA
Write => regs[2][28].ENA
Write => regs[2][29].ENA
Write => regs[2][30].ENA
Write => regs[2][31].ENA
Write => regs[3][0].ENA
Write => regs[3][1].ENA
Write => regs[3][2].ENA
Write => regs[3][3].ENA
Write => regs[3][4].ENA
Write => regs[3][5].ENA
Write => regs[3][6].ENA
Write => regs[3][7].ENA
Write => regs[3][8].ENA
Write => regs[3][9].ENA
Write => regs[3][10].ENA
Write => regs[3][11].ENA
Write => regs[3][12].ENA
Write => regs[3][13].ENA
Write => regs[3][14].ENA
Write => regs[3][15].ENA
Write => regs[3][16].ENA
Write => regs[3][17].ENA
Write => regs[3][18].ENA
Write => regs[3][19].ENA
Write => regs[3][20].ENA
Write => regs[3][21].ENA
Write => regs[3][22].ENA
Write => regs[3][23].ENA
Write => regs[3][24].ENA
Write => regs[3][25].ENA
Write => regs[3][26].ENA
Write => regs[3][27].ENA
Write => regs[3][28].ENA
Write => regs[3][29].ENA
Write => regs[3][30].ENA
Write => regs[3][31].ENA
Write => regs[4][0].ENA
Write => regs[4][1].ENA
Write => regs[4][2].ENA
Write => regs[4][3].ENA
Write => regs[4][4].ENA
Write => regs[4][5].ENA
Write => regs[4][6].ENA
Write => regs[4][7].ENA
Write => regs[4][8].ENA
Write => regs[4][9].ENA
Write => regs[4][10].ENA
Write => regs[4][11].ENA
Write => regs[4][12].ENA
Write => regs[4][13].ENA
Write => regs[4][14].ENA
Write => regs[4][15].ENA
Write => regs[4][16].ENA
Write => regs[4][17].ENA
Write => regs[4][18].ENA
Write => regs[4][19].ENA
Write => regs[4][20].ENA
Write => regs[4][21].ENA
Write => regs[4][22].ENA
Write => regs[4][23].ENA
Write => regs[4][24].ENA
Write => regs[4][25].ENA
Write => regs[4][26].ENA
Write => regs[4][27].ENA
Write => regs[4][28].ENA
Write => regs[4][29].ENA
Write => regs[4][30].ENA
Write => regs[4][31].ENA
Write => regs[5][0].ENA
Write => regs[5][1].ENA
Write => regs[5][2].ENA
Write => regs[5][3].ENA
Write => regs[5][4].ENA
Write => regs[5][5].ENA
Write => regs[5][6].ENA
Write => regs[5][7].ENA
Write => regs[5][8].ENA
Write => regs[5][9].ENA
Write => regs[5][10].ENA
Write => regs[5][11].ENA
Write => regs[5][12].ENA
Write => regs[5][13].ENA
Write => regs[5][14].ENA
Write => regs[5][15].ENA
Write => regs[5][16].ENA
Write => regs[5][17].ENA
Write => regs[5][18].ENA
Write => regs[5][19].ENA
Write => regs[5][20].ENA
Write => regs[5][21].ENA
Write => regs[5][22].ENA
Write => regs[5][23].ENA
Write => regs[5][24].ENA
Write => regs[5][25].ENA
Write => regs[5][26].ENA
Write => regs[5][27].ENA
Write => regs[5][28].ENA
Write => regs[5][29].ENA
Write => regs[5][30].ENA
Write => regs[5][31].ENA
Write => regs[6][0].ENA
Write => regs[6][1].ENA
Write => regs[6][2].ENA
Write => regs[6][3].ENA
Write => regs[6][4].ENA
Write => regs[6][5].ENA
Write => regs[6][6].ENA
Write => regs[6][7].ENA
Write => regs[6][8].ENA
Write => regs[6][9].ENA
Write => regs[6][10].ENA
Write => regs[6][11].ENA
Write => regs[6][12].ENA
Write => regs[6][13].ENA
Write => regs[6][14].ENA
Write => regs[6][15].ENA
Write => regs[6][16].ENA
Write => regs[6][17].ENA
Write => regs[6][18].ENA
Write => regs[6][19].ENA
Write => regs[6][20].ENA
Write => regs[6][21].ENA
Write => regs[6][22].ENA
Write => regs[6][23].ENA
Write => regs[6][24].ENA
Write => regs[6][25].ENA
Write => regs[6][26].ENA
Write => regs[6][27].ENA
Write => regs[6][28].ENA
Write => regs[6][29].ENA
Write => regs[6][30].ENA
Write => regs[6][31].ENA
Write => regs[7][0].ENA
Write => regs[7][1].ENA
Write => regs[7][2].ENA
Write => regs[7][3].ENA
Write => regs[7][4].ENA
Write => regs[7][5].ENA
Write => regs[7][6].ENA
Write => regs[7][7].ENA
Write => regs[7][8].ENA
Write => regs[7][9].ENA
Write => regs[7][10].ENA
Write => regs[7][11].ENA
Write => regs[7][12].ENA
Write => regs[7][13].ENA
Write => regs[7][14].ENA
Write => regs[7][15].ENA
Write => regs[7][16].ENA
Write => regs[7][17].ENA
Write => regs[7][18].ENA
Write => regs[7][19].ENA
Write => regs[7][20].ENA
Write => regs[7][21].ENA
Write => regs[7][22].ENA
Write => regs[7][23].ENA
Write => regs[7][24].ENA
Write => regs[7][25].ENA
Write => regs[7][26].ENA
Write => regs[7][27].ENA
Write => regs[7][28].ENA
Write => regs[7][29].ENA
Write => regs[7][30].ENA
Write => regs[7][31].ENA
Write => regs[8][0].ENA
Write => regs[8][1].ENA
Write => regs[8][2].ENA
Write => regs[8][3].ENA
Write => regs[8][4].ENA
Write => regs[8][5].ENA
Write => regs[8][6].ENA
Write => regs[8][7].ENA
Write => regs[8][8].ENA
Write => regs[8][9].ENA
Write => regs[8][10].ENA
Write => regs[8][11].ENA
Write => regs[8][12].ENA
Write => regs[8][13].ENA
Write => regs[8][14].ENA
Write => regs[8][15].ENA
Write => regs[8][16].ENA
Write => regs[8][17].ENA
Write => regs[8][18].ENA
Write => regs[8][19].ENA
Write => regs[8][20].ENA
Write => regs[8][21].ENA
Write => regs[8][22].ENA
Write => regs[8][23].ENA
Write => regs[8][24].ENA
Write => regs[8][25].ENA
Write => regs[8][26].ENA
Write => regs[8][27].ENA
Write => regs[8][28].ENA
Write => regs[8][29].ENA
Write => regs[8][30].ENA
Write => regs[8][31].ENA
Write => regs[9][0].ENA
Write => regs[9][1].ENA
Write => regs[9][2].ENA
Write => regs[9][3].ENA
Write => regs[9][4].ENA
Write => regs[9][5].ENA
Write => regs[9][6].ENA
Write => regs[9][7].ENA
Write => regs[9][8].ENA
Write => regs[9][9].ENA
Write => regs[9][10].ENA
Write => regs[9][11].ENA
Write => regs[9][12].ENA
Write => regs[9][13].ENA
Write => regs[9][14].ENA
Write => regs[9][15].ENA
Write => regs[9][16].ENA
Write => regs[9][17].ENA
Write => regs[9][18].ENA
Write => regs[9][19].ENA
Write => regs[9][20].ENA
Write => regs[9][21].ENA
Write => regs[9][22].ENA
Write => regs[9][23].ENA
Write => regs[9][24].ENA
Write => regs[9][25].ENA
Write => regs[9][26].ENA
Write => regs[9][27].ENA
Write => regs[9][28].ENA
Write => regs[9][29].ENA
Write => regs[9][30].ENA
Write => regs[9][31].ENA
Write => regs[10][0].ENA
Write => regs[10][1].ENA
Write => regs[10][2].ENA
Write => regs[10][3].ENA
Write => regs[10][4].ENA
Write => regs[10][5].ENA
Write => regs[10][6].ENA
Write => regs[10][7].ENA
Write => regs[10][8].ENA
Write => regs[10][9].ENA
Write => regs[10][10].ENA
Write => regs[10][11].ENA
Write => regs[10][12].ENA
Write => regs[10][13].ENA
Write => regs[10][14].ENA
Write => regs[10][15].ENA
Write => regs[10][16].ENA
Write => regs[10][17].ENA
Write => regs[10][18].ENA
Write => regs[10][19].ENA
Write => regs[10][20].ENA
Write => regs[10][21].ENA
Write => regs[10][22].ENA
Write => regs[10][23].ENA
Write => regs[10][24].ENA
Write => regs[10][25].ENA
Write => regs[10][26].ENA
Write => regs[10][27].ENA
Write => regs[10][28].ENA
Write => regs[10][29].ENA
Write => regs[10][30].ENA
Write => regs[10][31].ENA
Write => regs[11][0].ENA
Write => regs[11][1].ENA
Write => regs[11][2].ENA
Write => regs[11][3].ENA
Write => regs[11][4].ENA
Write => regs[11][5].ENA
Write => regs[11][6].ENA
Write => regs[11][7].ENA
Write => regs[11][8].ENA
Write => regs[11][9].ENA
Write => regs[11][10].ENA
Write => regs[11][11].ENA
Write => regs[11][12].ENA
Write => regs[11][13].ENA
Write => regs[11][14].ENA
Write => regs[11][15].ENA
Write => regs[11][16].ENA
Write => regs[11][17].ENA
Write => regs[11][18].ENA
Write => regs[11][19].ENA
Write => regs[11][20].ENA
Write => regs[11][21].ENA
Write => regs[11][22].ENA
Write => regs[11][23].ENA
Write => regs[11][24].ENA
Write => regs[11][25].ENA
Write => regs[11][26].ENA
Write => regs[11][27].ENA
Write => regs[11][28].ENA
Write => regs[11][29].ENA
Write => regs[11][30].ENA
Write => regs[11][31].ENA
Write => regs[12][0].ENA
Write => regs[12][1].ENA
Write => regs[12][2].ENA
Write => regs[12][3].ENA
Write => regs[12][4].ENA
Write => regs[12][5].ENA
Write => regs[12][6].ENA
Write => regs[12][7].ENA
Write => regs[12][8].ENA
Write => regs[12][9].ENA
Write => regs[12][10].ENA
Write => regs[12][11].ENA
Write => regs[12][12].ENA
Write => regs[12][13].ENA
Write => regs[12][14].ENA
Write => regs[12][15].ENA
Write => regs[12][16].ENA
Write => regs[12][17].ENA
Write => regs[12][18].ENA
Write => regs[12][19].ENA
Write => regs[12][20].ENA
Write => regs[12][21].ENA
Write => regs[12][22].ENA
Write => regs[12][23].ENA
Write => regs[12][24].ENA
Write => regs[12][25].ENA
Write => regs[12][26].ENA
Write => regs[12][27].ENA
Write => regs[12][28].ENA
Write => regs[12][29].ENA
Write => regs[12][30].ENA
Write => regs[12][31].ENA
Write => regs[13][0].ENA
Write => regs[13][1].ENA
Write => regs[13][2].ENA
Write => regs[13][3].ENA
Write => regs[13][4].ENA
Write => regs[13][5].ENA
Write => regs[13][6].ENA
Write => regs[13][7].ENA
Write => regs[13][8].ENA
Write => regs[13][9].ENA
Write => regs[13][10].ENA
Write => regs[13][11].ENA
Write => regs[13][12].ENA
Write => regs[13][13].ENA
Write => regs[13][14].ENA
Write => regs[13][15].ENA
Write => regs[13][16].ENA
Write => regs[13][17].ENA
Write => regs[13][18].ENA
Write => regs[13][19].ENA
Write => regs[13][20].ENA
Write => regs[13][21].ENA
Write => regs[13][22].ENA
Write => regs[13][23].ENA
Write => regs[13][24].ENA
Write => regs[13][25].ENA
Write => regs[13][26].ENA
Write => regs[13][27].ENA
Write => regs[13][28].ENA
Write => regs[13][29].ENA
Write => regs[13][30].ENA
Write => regs[13][31].ENA
Write => regs[14][0].ENA
Write => regs[14][1].ENA
Write => regs[14][2].ENA
Write => regs[14][3].ENA
Write => regs[14][4].ENA
Write => regs[14][5].ENA
Write => regs[14][6].ENA
Write => regs[14][7].ENA
Write => regs[14][8].ENA
Write => regs[14][9].ENA
Write => regs[14][10].ENA
Write => regs[14][11].ENA
Write => regs[14][12].ENA
Write => regs[14][13].ENA
Write => regs[14][14].ENA
Write => regs[14][15].ENA
Write => regs[14][16].ENA
Write => regs[14][17].ENA
Write => regs[14][18].ENA
Write => regs[14][19].ENA
Write => regs[14][20].ENA
Write => regs[14][21].ENA
Write => regs[14][22].ENA
Write => regs[14][23].ENA
Write => regs[14][24].ENA
Write => regs[14][25].ENA
Write => regs[14][26].ENA
Write => regs[14][27].ENA
Write => regs[14][28].ENA
Write => regs[14][29].ENA
Write => regs[14][30].ENA
Write => regs[14][31].ENA
Write => regs[15][0].ENA
Write => regs[15][1].ENA
Write => regs[15][2].ENA
Write => regs[15][3].ENA
Write => regs[15][4].ENA
Write => regs[15][5].ENA
Write => regs[15][6].ENA
Write => regs[15][7].ENA
Write => regs[15][8].ENA
Write => regs[15][9].ENA
Write => regs[15][10].ENA
Write => regs[15][11].ENA
Write => regs[15][12].ENA
Write => regs[15][13].ENA
Write => regs[15][14].ENA
Write => regs[15][15].ENA
Write => regs[15][16].ENA
Write => regs[15][17].ENA
Write => regs[15][18].ENA
Write => regs[15][19].ENA
Write => regs[15][20].ENA
Write => regs[15][21].ENA
Write => regs[15][22].ENA
Write => regs[15][23].ENA
Write => regs[15][24].ENA
Write => regs[15][25].ENA
Write => regs[15][26].ENA
Write => regs[15][27].ENA
Write => regs[15][28].ENA
Write => regs[15][29].ENA
Write => regs[15][30].ENA
Write => regs[15][31].ENA
Write => regs[16][0].ENA
Write => regs[16][1].ENA
Write => regs[16][2].ENA
Write => regs[16][3].ENA
Write => regs[16][4].ENA
Write => regs[16][5].ENA
Write => regs[16][6].ENA
Write => regs[16][7].ENA
Write => regs[16][8].ENA
Write => regs[16][9].ENA
Write => regs[16][10].ENA
Write => regs[16][11].ENA
Write => regs[16][12].ENA
Write => regs[16][13].ENA
Write => regs[16][14].ENA
Write => regs[16][15].ENA
Write => regs[16][16].ENA
Write => regs[16][17].ENA
Write => regs[16][18].ENA
Write => regs[16][19].ENA
Write => regs[16][20].ENA
Write => regs[16][21].ENA
Write => regs[16][22].ENA
Write => regs[16][23].ENA
Write => regs[16][24].ENA
Write => regs[16][25].ENA
Write => regs[16][26].ENA
Write => regs[16][27].ENA
Write => regs[16][28].ENA
Write => regs[16][29].ENA
Write => regs[16][30].ENA
Write => regs[16][31].ENA
Write => regs[17][0].ENA
Write => regs[17][1].ENA
Write => regs[17][2].ENA
Write => regs[17][3].ENA
Write => regs[17][4].ENA
Write => regs[17][5].ENA
Write => regs[17][6].ENA
Write => regs[17][7].ENA
Write => regs[17][8].ENA
Write => regs[17][9].ENA
Write => regs[17][10].ENA
Write => regs[17][11].ENA
Write => regs[17][12].ENA
Write => regs[17][13].ENA
Write => regs[17][14].ENA
Write => regs[17][15].ENA
Write => regs[17][16].ENA
Write => regs[17][17].ENA
Write => regs[17][18].ENA
Write => regs[17][19].ENA
Write => regs[17][20].ENA
Write => regs[17][21].ENA
Write => regs[17][22].ENA
Write => regs[17][23].ENA
Write => regs[17][24].ENA
Write => regs[17][25].ENA
Write => regs[17][26].ENA
Write => regs[17][27].ENA
Write => regs[17][28].ENA
Write => regs[17][29].ENA
Write => regs[17][30].ENA
Write => regs[17][31].ENA
Write => regs[18][0].ENA
Write => regs[18][1].ENA
Write => regs[18][2].ENA
Write => regs[18][3].ENA
Write => regs[18][4].ENA
Write => regs[18][5].ENA
Write => regs[18][6].ENA
Write => regs[18][7].ENA
Write => regs[18][8].ENA
Write => regs[18][9].ENA
Write => regs[18][10].ENA
Write => regs[18][11].ENA
Write => regs[18][12].ENA
Write => regs[18][13].ENA
Write => regs[18][14].ENA
Write => regs[18][15].ENA
Write => regs[18][16].ENA
Write => regs[18][17].ENA
Write => regs[18][18].ENA
Write => regs[18][19].ENA
Write => regs[18][20].ENA
Write => regs[18][21].ENA
Write => regs[18][22].ENA
Write => regs[18][23].ENA
Write => regs[18][24].ENA
Write => regs[18][25].ENA
Write => regs[18][26].ENA
Write => regs[18][27].ENA
Write => regs[18][28].ENA
Write => regs[18][29].ENA
Write => regs[18][30].ENA
Write => regs[18][31].ENA
Write => regs[19][0].ENA
Write => regs[19][1].ENA
Write => regs[19][2].ENA
Write => regs[19][3].ENA
Write => regs[19][4].ENA
Write => regs[19][5].ENA
Write => regs[19][6].ENA
Write => regs[19][7].ENA
Write => regs[19][8].ENA
Write => regs[19][9].ENA
Write => regs[19][10].ENA
Write => regs[19][11].ENA
Write => regs[19][12].ENA
Write => regs[19][13].ENA
Write => regs[19][14].ENA
Write => regs[19][15].ENA
Write => regs[19][16].ENA
Write => regs[19][17].ENA
Write => regs[19][18].ENA
Write => regs[19][19].ENA
Write => regs[19][20].ENA
Write => regs[19][21].ENA
Write => regs[19][22].ENA
Write => regs[19][23].ENA
Write => regs[19][24].ENA
Write => regs[19][25].ENA
Write => regs[19][26].ENA
Write => regs[19][27].ENA
Write => regs[19][28].ENA
Write => regs[19][29].ENA
Write => regs[19][30].ENA
Write => regs[19][31].ENA
Write => regs[20][0].ENA
Write => regs[20][1].ENA
Write => regs[20][2].ENA
Write => regs[20][3].ENA
Write => regs[20][4].ENA
Write => regs[20][5].ENA
Write => regs[20][6].ENA
Write => regs[20][7].ENA
Write => regs[20][8].ENA
Write => regs[20][9].ENA
Write => regs[20][10].ENA
Write => regs[20][11].ENA
Write => regs[20][12].ENA
Write => regs[20][13].ENA
Write => regs[20][14].ENA
Write => regs[20][15].ENA
Write => regs[20][16].ENA
Write => regs[20][17].ENA
Write => regs[20][18].ENA
Write => regs[20][19].ENA
Write => regs[20][20].ENA
Write => regs[20][21].ENA
Write => regs[20][22].ENA
Write => regs[20][23].ENA
Write => regs[20][24].ENA
Write => regs[20][25].ENA
Write => regs[20][26].ENA
Write => regs[20][27].ENA
Write => regs[20][28].ENA
Write => regs[20][29].ENA
Write => regs[20][30].ENA
Write => regs[20][31].ENA
Write => regs[21][0].ENA
Write => regs[21][1].ENA
Write => regs[21][2].ENA
Write => regs[21][3].ENA
Write => regs[21][4].ENA
Write => regs[21][5].ENA
Write => regs[21][6].ENA
Write => regs[21][7].ENA
Write => regs[21][8].ENA
Write => regs[21][9].ENA
Write => regs[21][10].ENA
Write => regs[21][11].ENA
Write => regs[21][12].ENA
Write => regs[21][13].ENA
Write => regs[21][14].ENA
Write => regs[21][15].ENA
Write => regs[21][16].ENA
Write => regs[21][17].ENA
Write => regs[21][18].ENA
Write => regs[21][19].ENA
Write => regs[21][20].ENA
Write => regs[21][21].ENA
Write => regs[21][22].ENA
Write => regs[21][23].ENA
Write => regs[21][24].ENA
Write => regs[21][25].ENA
Write => regs[21][26].ENA
Write => regs[21][27].ENA
Write => regs[21][28].ENA
Write => regs[21][29].ENA
Write => regs[21][30].ENA
Write => regs[21][31].ENA
Write => regs[22][0].ENA
Write => regs[22][1].ENA
Write => regs[22][2].ENA
Write => regs[22][3].ENA
Write => regs[22][4].ENA
Write => regs[22][5].ENA
Write => regs[22][6].ENA
Write => regs[22][7].ENA
Write => regs[22][8].ENA
Write => regs[22][9].ENA
Write => regs[22][10].ENA
Write => regs[22][11].ENA
Write => regs[22][12].ENA
Write => regs[22][13].ENA
Write => regs[22][14].ENA
Write => regs[22][15].ENA
Write => regs[22][16].ENA
Write => regs[22][17].ENA
Write => regs[22][18].ENA
Write => regs[22][19].ENA
Write => regs[22][20].ENA
Write => regs[22][21].ENA
Write => regs[22][22].ENA
Write => regs[22][23].ENA
Write => regs[22][24].ENA
Write => regs[22][25].ENA
Write => regs[22][26].ENA
Write => regs[22][27].ENA
Write => regs[22][28].ENA
Write => regs[22][29].ENA
Write => regs[22][30].ENA
Write => regs[22][31].ENA
Write => regs[23][0].ENA
Write => regs[23][1].ENA
Write => regs[23][2].ENA
Write => regs[23][3].ENA
Write => regs[23][4].ENA
Write => regs[23][5].ENA
Write => regs[23][6].ENA
Write => regs[23][7].ENA
Write => regs[23][8].ENA
Write => regs[23][9].ENA
Write => regs[23][10].ENA
Write => regs[23][11].ENA
Write => regs[23][12].ENA
Write => regs[23][13].ENA
Write => regs[23][14].ENA
Write => regs[23][15].ENA
Write => regs[23][16].ENA
Write => regs[23][17].ENA
Write => regs[23][18].ENA
Write => regs[23][19].ENA
Write => regs[23][20].ENA
Write => regs[23][21].ENA
Write => regs[23][22].ENA
Write => regs[23][23].ENA
Write => regs[23][24].ENA
Write => regs[23][25].ENA
Write => regs[23][26].ENA
Write => regs[23][27].ENA
Write => regs[23][28].ENA
Write => regs[23][29].ENA
Write => regs[23][30].ENA
Write => regs[23][31].ENA
Write => regs[24][0].ENA
Write => regs[24][1].ENA
Write => regs[24][2].ENA
Write => regs[24][3].ENA
Write => regs[24][4].ENA
Write => regs[24][5].ENA
Write => regs[24][6].ENA
Write => regs[24][7].ENA
Write => regs[24][8].ENA
Write => regs[24][9].ENA
Write => regs[24][10].ENA
Write => regs[24][11].ENA
Write => regs[24][12].ENA
Write => regs[24][13].ENA
Write => regs[24][14].ENA
Write => regs[24][15].ENA
Write => regs[24][16].ENA
Write => regs[24][17].ENA
Write => regs[24][18].ENA
Write => regs[24][19].ENA
Write => regs[24][20].ENA
Write => regs[24][21].ENA
Write => regs[24][22].ENA
Write => regs[24][23].ENA
Write => regs[24][24].ENA
Write => regs[24][25].ENA
Write => regs[24][26].ENA
Write => regs[24][27].ENA
Write => regs[24][28].ENA
Write => regs[24][29].ENA
Write => regs[24][30].ENA
Write => regs[24][31].ENA
Write => regs[25][0].ENA
Write => regs[25][1].ENA
Write => regs[25][2].ENA
Write => regs[25][3].ENA
Write => regs[25][4].ENA
Write => regs[25][5].ENA
Write => regs[25][6].ENA
Write => regs[25][7].ENA
Write => regs[25][8].ENA
Write => regs[25][9].ENA
Write => regs[25][10].ENA
Write => regs[25][11].ENA
Write => regs[25][12].ENA
Write => regs[25][13].ENA
Write => regs[25][14].ENA
Write => regs[25][15].ENA
Write => regs[25][16].ENA
Write => regs[25][17].ENA
Write => regs[25][18].ENA
Write => regs[25][19].ENA
Write => regs[25][20].ENA
Write => regs[25][21].ENA
Write => regs[25][22].ENA
Write => regs[25][23].ENA
Write => regs[25][24].ENA
Write => regs[25][25].ENA
Write => regs[25][26].ENA
Write => regs[25][27].ENA
Write => regs[25][28].ENA
Write => regs[25][29].ENA
Write => regs[25][30].ENA
Write => regs[25][31].ENA
Write => regs[26][0].ENA
Write => regs[26][1].ENA
Write => regs[26][2].ENA
Write => regs[26][3].ENA
Write => regs[26][4].ENA
Write => regs[26][5].ENA
Write => regs[26][6].ENA
Write => regs[26][7].ENA
Write => regs[26][8].ENA
Write => regs[26][9].ENA
Write => regs[26][10].ENA
Write => regs[26][11].ENA
Write => regs[26][12].ENA
Write => regs[26][13].ENA
Write => regs[26][14].ENA
Write => regs[26][15].ENA
Write => regs[26][16].ENA
Write => regs[26][17].ENA
Write => regs[26][18].ENA
Write => regs[26][19].ENA
Write => regs[26][20].ENA
Write => regs[26][21].ENA
Write => regs[26][22].ENA
Write => regs[26][23].ENA
Write => regs[26][24].ENA
Write => regs[26][25].ENA
Write => regs[26][26].ENA
Write => regs[26][27].ENA
Write => regs[26][28].ENA
Write => regs[26][29].ENA
Write => regs[26][30].ENA
Write => regs[26][31].ENA
Write => regs[27][0].ENA
Write => regs[27][1].ENA
Write => regs[27][2].ENA
Write => regs[27][3].ENA
Write => regs[27][4].ENA
Write => regs[27][5].ENA
Write => regs[27][6].ENA
Write => regs[27][7].ENA
Write => regs[27][8].ENA
Write => regs[27][9].ENA
Write => regs[27][10].ENA
Write => regs[27][11].ENA
Write => regs[27][12].ENA
Write => regs[27][13].ENA
Write => regs[27][14].ENA
Write => regs[27][15].ENA
Write => regs[27][16].ENA
Write => regs[27][17].ENA
Write => regs[27][18].ENA
Write => regs[27][19].ENA
Write => regs[27][20].ENA
Write => regs[27][21].ENA
Write => regs[27][22].ENA
Write => regs[27][23].ENA
Write => regs[27][24].ENA
Write => regs[27][25].ENA
Write => regs[27][26].ENA
Write => regs[27][27].ENA
Write => regs[27][28].ENA
Write => regs[27][29].ENA
Write => regs[27][30].ENA
Write => regs[27][31].ENA
Write => regs[28][0].ENA
Write => regs[28][1].ENA
Write => regs[28][2].ENA
Write => regs[28][3].ENA
Write => regs[28][4].ENA
Write => regs[28][5].ENA
Write => regs[28][6].ENA
Write => regs[28][7].ENA
Write => regs[28][8].ENA
Write => regs[28][9].ENA
Write => regs[28][10].ENA
Write => regs[28][11].ENA
Write => regs[28][12].ENA
Write => regs[28][13].ENA
Write => regs[28][14].ENA
Write => regs[28][15].ENA
Write => regs[28][16].ENA
Write => regs[28][17].ENA
Write => regs[28][18].ENA
Write => regs[28][19].ENA
Write => regs[28][20].ENA
Write => regs[28][21].ENA
Write => regs[28][22].ENA
Write => regs[28][23].ENA
Write => regs[28][24].ENA
Write => regs[28][25].ENA
Write => regs[28][26].ENA
Write => regs[28][27].ENA
Write => regs[28][28].ENA
Write => regs[28][29].ENA
Write => regs[28][30].ENA
Write => regs[28][31].ENA
Write => regs[29][0].ENA
Write => regs[29][1].ENA
Write => regs[29][2].ENA
Write => regs[29][3].ENA
Write => regs[29][4].ENA
Write => regs[29][5].ENA
Write => regs[29][6].ENA
Write => regs[29][7].ENA
Write => regs[29][8].ENA
Write => regs[29][9].ENA
Write => regs[29][10].ENA
Write => regs[29][11].ENA
Write => regs[29][12].ENA
Write => regs[29][13].ENA
Write => regs[29][14].ENA
Write => regs[29][15].ENA
Write => regs[29][16].ENA
Write => regs[29][17].ENA
Write => regs[29][18].ENA
Write => regs[29][19].ENA
Write => regs[29][20].ENA
Write => regs[29][21].ENA
Write => regs[29][22].ENA
Write => regs[29][23].ENA
Write => regs[29][24].ENA
Write => regs[29][25].ENA
Write => regs[29][26].ENA
Write => regs[29][27].ENA
Write => regs[29][28].ENA
Write => regs[29][29].ENA
Write => regs[29][30].ENA
Write => regs[29][31].ENA
Write => regs[31][0].ENA
Write => regs[31][1].ENA
Write => regs[31][2].ENA
Write => regs[31][3].ENA
Write => regs[31][4].ENA
Write => regs[31][5].ENA
Write => regs[31][6].ENA
Write => regs[31][7].ENA
Write => regs[31][8].ENA
Write => regs[31][9].ENA
Write => regs[31][10].ENA
Write => regs[31][11].ENA
Write => regs[31][12].ENA
Write => regs[31][13].ENA
Write => regs[31][14].ENA
Write => regs[31][15].ENA
Write => regs[31][16].ENA
Write => regs[31][17].ENA
Write => regs[31][18].ENA
Write => regs[31][19].ENA
Write => regs[31][20].ENA
Write => regs[31][21].ENA
Write => regs[31][22].ENA
Write => regs[31][23].ENA
Write => regs[31][24].ENA
Write => regs[31][25].ENA
Write => regs[31][26].ENA
Write => regs[31][27].ENA
Write => regs[31][28].ENA
Write => regs[31][29].ENA
Write => regs[31][30].ENA
Write => regs[31][31].ENA
Addr1[0] => Mux0.IN4
Addr1[0] => Mux1.IN4
Addr1[0] => Mux2.IN4
Addr1[0] => Mux3.IN4
Addr1[0] => Mux4.IN4
Addr1[0] => Mux5.IN4
Addr1[0] => Mux6.IN4
Addr1[0] => Mux7.IN4
Addr1[0] => Mux8.IN4
Addr1[0] => Mux9.IN4
Addr1[0] => Mux10.IN4
Addr1[0] => Mux11.IN4
Addr1[0] => Mux12.IN4
Addr1[0] => Mux13.IN4
Addr1[0] => Mux14.IN4
Addr1[0] => Mux15.IN4
Addr1[0] => Mux16.IN4
Addr1[0] => Mux17.IN4
Addr1[0] => Mux18.IN4
Addr1[0] => Mux19.IN4
Addr1[0] => Mux20.IN4
Addr1[0] => Mux21.IN4
Addr1[0] => Mux22.IN4
Addr1[0] => Mux23.IN4
Addr1[0] => Mux24.IN4
Addr1[0] => Mux25.IN4
Addr1[0] => Mux26.IN4
Addr1[0] => Mux27.IN4
Addr1[0] => Mux28.IN4
Addr1[0] => Mux29.IN4
Addr1[0] => Mux30.IN4
Addr1[0] => Mux31.IN4
Addr1[1] => Mux0.IN3
Addr1[1] => Mux1.IN3
Addr1[1] => Mux2.IN3
Addr1[1] => Mux3.IN3
Addr1[1] => Mux4.IN3
Addr1[1] => Mux5.IN3
Addr1[1] => Mux6.IN3
Addr1[1] => Mux7.IN3
Addr1[1] => Mux8.IN3
Addr1[1] => Mux9.IN3
Addr1[1] => Mux10.IN3
Addr1[1] => Mux11.IN3
Addr1[1] => Mux12.IN3
Addr1[1] => Mux13.IN3
Addr1[1] => Mux14.IN3
Addr1[1] => Mux15.IN3
Addr1[1] => Mux16.IN3
Addr1[1] => Mux17.IN3
Addr1[1] => Mux18.IN3
Addr1[1] => Mux19.IN3
Addr1[1] => Mux20.IN3
Addr1[1] => Mux21.IN3
Addr1[1] => Mux22.IN3
Addr1[1] => Mux23.IN3
Addr1[1] => Mux24.IN3
Addr1[1] => Mux25.IN3
Addr1[1] => Mux26.IN3
Addr1[1] => Mux27.IN3
Addr1[1] => Mux28.IN3
Addr1[1] => Mux29.IN3
Addr1[1] => Mux30.IN3
Addr1[1] => Mux31.IN3
Addr1[2] => Mux0.IN2
Addr1[2] => Mux1.IN2
Addr1[2] => Mux2.IN2
Addr1[2] => Mux3.IN2
Addr1[2] => Mux4.IN2
Addr1[2] => Mux5.IN2
Addr1[2] => Mux6.IN2
Addr1[2] => Mux7.IN2
Addr1[2] => Mux8.IN2
Addr1[2] => Mux9.IN2
Addr1[2] => Mux10.IN2
Addr1[2] => Mux11.IN2
Addr1[2] => Mux12.IN2
Addr1[2] => Mux13.IN2
Addr1[2] => Mux14.IN2
Addr1[2] => Mux15.IN2
Addr1[2] => Mux16.IN2
Addr1[2] => Mux17.IN2
Addr1[2] => Mux18.IN2
Addr1[2] => Mux19.IN2
Addr1[2] => Mux20.IN2
Addr1[2] => Mux21.IN2
Addr1[2] => Mux22.IN2
Addr1[2] => Mux23.IN2
Addr1[2] => Mux24.IN2
Addr1[2] => Mux25.IN2
Addr1[2] => Mux26.IN2
Addr1[2] => Mux27.IN2
Addr1[2] => Mux28.IN2
Addr1[2] => Mux29.IN2
Addr1[2] => Mux30.IN2
Addr1[2] => Mux31.IN2
Addr1[3] => Mux0.IN1
Addr1[3] => Mux1.IN1
Addr1[3] => Mux2.IN1
Addr1[3] => Mux3.IN1
Addr1[3] => Mux4.IN1
Addr1[3] => Mux5.IN1
Addr1[3] => Mux6.IN1
Addr1[3] => Mux7.IN1
Addr1[3] => Mux8.IN1
Addr1[3] => Mux9.IN1
Addr1[3] => Mux10.IN1
Addr1[3] => Mux11.IN1
Addr1[3] => Mux12.IN1
Addr1[3] => Mux13.IN1
Addr1[3] => Mux14.IN1
Addr1[3] => Mux15.IN1
Addr1[3] => Mux16.IN1
Addr1[3] => Mux17.IN1
Addr1[3] => Mux18.IN1
Addr1[3] => Mux19.IN1
Addr1[3] => Mux20.IN1
Addr1[3] => Mux21.IN1
Addr1[3] => Mux22.IN1
Addr1[3] => Mux23.IN1
Addr1[3] => Mux24.IN1
Addr1[3] => Mux25.IN1
Addr1[3] => Mux26.IN1
Addr1[3] => Mux27.IN1
Addr1[3] => Mux28.IN1
Addr1[3] => Mux29.IN1
Addr1[3] => Mux30.IN1
Addr1[3] => Mux31.IN1
Addr1[4] => Mux0.IN0
Addr1[4] => Mux1.IN0
Addr1[4] => Mux2.IN0
Addr1[4] => Mux3.IN0
Addr1[4] => Mux4.IN0
Addr1[4] => Mux5.IN0
Addr1[4] => Mux6.IN0
Addr1[4] => Mux7.IN0
Addr1[4] => Mux8.IN0
Addr1[4] => Mux9.IN0
Addr1[4] => Mux10.IN0
Addr1[4] => Mux11.IN0
Addr1[4] => Mux12.IN0
Addr1[4] => Mux13.IN0
Addr1[4] => Mux14.IN0
Addr1[4] => Mux15.IN0
Addr1[4] => Mux16.IN0
Addr1[4] => Mux17.IN0
Addr1[4] => Mux18.IN0
Addr1[4] => Mux19.IN0
Addr1[4] => Mux20.IN0
Addr1[4] => Mux21.IN0
Addr1[4] => Mux22.IN0
Addr1[4] => Mux23.IN0
Addr1[4] => Mux24.IN0
Addr1[4] => Mux25.IN0
Addr1[4] => Mux26.IN0
Addr1[4] => Mux27.IN0
Addr1[4] => Mux28.IN0
Addr1[4] => Mux29.IN0
Addr1[4] => Mux30.IN0
Addr1[4] => Mux31.IN0
Addr2[0] => Mux32.IN4
Addr2[0] => Mux33.IN4
Addr2[0] => Mux34.IN4
Addr2[0] => Mux35.IN4
Addr2[0] => Mux36.IN4
Addr2[0] => Mux37.IN4
Addr2[0] => Mux38.IN4
Addr2[0] => Mux39.IN4
Addr2[0] => Mux40.IN4
Addr2[0] => Mux41.IN4
Addr2[0] => Mux42.IN4
Addr2[0] => Mux43.IN4
Addr2[0] => Mux44.IN4
Addr2[0] => Mux45.IN4
Addr2[0] => Mux46.IN4
Addr2[0] => Mux47.IN4
Addr2[0] => Mux48.IN4
Addr2[0] => Mux49.IN4
Addr2[0] => Mux50.IN4
Addr2[0] => Mux51.IN4
Addr2[0] => Mux52.IN4
Addr2[0] => Mux53.IN4
Addr2[0] => Mux54.IN4
Addr2[0] => Mux55.IN4
Addr2[0] => Mux56.IN4
Addr2[0] => Mux57.IN4
Addr2[0] => Mux58.IN4
Addr2[0] => Mux59.IN4
Addr2[0] => Mux60.IN4
Addr2[0] => Mux61.IN4
Addr2[0] => Mux62.IN4
Addr2[0] => Mux63.IN4
Addr2[1] => Mux32.IN3
Addr2[1] => Mux33.IN3
Addr2[1] => Mux34.IN3
Addr2[1] => Mux35.IN3
Addr2[1] => Mux36.IN3
Addr2[1] => Mux37.IN3
Addr2[1] => Mux38.IN3
Addr2[1] => Mux39.IN3
Addr2[1] => Mux40.IN3
Addr2[1] => Mux41.IN3
Addr2[1] => Mux42.IN3
Addr2[1] => Mux43.IN3
Addr2[1] => Mux44.IN3
Addr2[1] => Mux45.IN3
Addr2[1] => Mux46.IN3
Addr2[1] => Mux47.IN3
Addr2[1] => Mux48.IN3
Addr2[1] => Mux49.IN3
Addr2[1] => Mux50.IN3
Addr2[1] => Mux51.IN3
Addr2[1] => Mux52.IN3
Addr2[1] => Mux53.IN3
Addr2[1] => Mux54.IN3
Addr2[1] => Mux55.IN3
Addr2[1] => Mux56.IN3
Addr2[1] => Mux57.IN3
Addr2[1] => Mux58.IN3
Addr2[1] => Mux59.IN3
Addr2[1] => Mux60.IN3
Addr2[1] => Mux61.IN3
Addr2[1] => Mux62.IN3
Addr2[1] => Mux63.IN3
Addr2[2] => Mux32.IN2
Addr2[2] => Mux33.IN2
Addr2[2] => Mux34.IN2
Addr2[2] => Mux35.IN2
Addr2[2] => Mux36.IN2
Addr2[2] => Mux37.IN2
Addr2[2] => Mux38.IN2
Addr2[2] => Mux39.IN2
Addr2[2] => Mux40.IN2
Addr2[2] => Mux41.IN2
Addr2[2] => Mux42.IN2
Addr2[2] => Mux43.IN2
Addr2[2] => Mux44.IN2
Addr2[2] => Mux45.IN2
Addr2[2] => Mux46.IN2
Addr2[2] => Mux47.IN2
Addr2[2] => Mux48.IN2
Addr2[2] => Mux49.IN2
Addr2[2] => Mux50.IN2
Addr2[2] => Mux51.IN2
Addr2[2] => Mux52.IN2
Addr2[2] => Mux53.IN2
Addr2[2] => Mux54.IN2
Addr2[2] => Mux55.IN2
Addr2[2] => Mux56.IN2
Addr2[2] => Mux57.IN2
Addr2[2] => Mux58.IN2
Addr2[2] => Mux59.IN2
Addr2[2] => Mux60.IN2
Addr2[2] => Mux61.IN2
Addr2[2] => Mux62.IN2
Addr2[2] => Mux63.IN2
Addr2[3] => Mux32.IN1
Addr2[3] => Mux33.IN1
Addr2[3] => Mux34.IN1
Addr2[3] => Mux35.IN1
Addr2[3] => Mux36.IN1
Addr2[3] => Mux37.IN1
Addr2[3] => Mux38.IN1
Addr2[3] => Mux39.IN1
Addr2[3] => Mux40.IN1
Addr2[3] => Mux41.IN1
Addr2[3] => Mux42.IN1
Addr2[3] => Mux43.IN1
Addr2[3] => Mux44.IN1
Addr2[3] => Mux45.IN1
Addr2[3] => Mux46.IN1
Addr2[3] => Mux47.IN1
Addr2[3] => Mux48.IN1
Addr2[3] => Mux49.IN1
Addr2[3] => Mux50.IN1
Addr2[3] => Mux51.IN1
Addr2[3] => Mux52.IN1
Addr2[3] => Mux53.IN1
Addr2[3] => Mux54.IN1
Addr2[3] => Mux55.IN1
Addr2[3] => Mux56.IN1
Addr2[3] => Mux57.IN1
Addr2[3] => Mux58.IN1
Addr2[3] => Mux59.IN1
Addr2[3] => Mux60.IN1
Addr2[3] => Mux61.IN1
Addr2[3] => Mux62.IN1
Addr2[3] => Mux63.IN1
Addr2[4] => Mux32.IN0
Addr2[4] => Mux33.IN0
Addr2[4] => Mux34.IN0
Addr2[4] => Mux35.IN0
Addr2[4] => Mux36.IN0
Addr2[4] => Mux37.IN0
Addr2[4] => Mux38.IN0
Addr2[4] => Mux39.IN0
Addr2[4] => Mux40.IN0
Addr2[4] => Mux41.IN0
Addr2[4] => Mux42.IN0
Addr2[4] => Mux43.IN0
Addr2[4] => Mux44.IN0
Addr2[4] => Mux45.IN0
Addr2[4] => Mux46.IN0
Addr2[4] => Mux47.IN0
Addr2[4] => Mux48.IN0
Addr2[4] => Mux49.IN0
Addr2[4] => Mux50.IN0
Addr2[4] => Mux51.IN0
Addr2[4] => Mux52.IN0
Addr2[4] => Mux53.IN0
Addr2[4] => Mux54.IN0
Addr2[4] => Mux55.IN0
Addr2[4] => Mux56.IN0
Addr2[4] => Mux57.IN0
Addr2[4] => Mux58.IN0
Addr2[4] => Mux59.IN0
Addr2[4] => Mux60.IN0
Addr2[4] => Mux61.IN0
Addr2[4] => Mux62.IN0
Addr2[4] => Mux63.IN0
Addr3[0] => Mux64.IN4
Addr3[0] => Mux65.IN4
Addr3[0] => Mux66.IN4
Addr3[0] => Mux67.IN4
Addr3[0] => Mux68.IN4
Addr3[0] => Mux69.IN4
Addr3[0] => Mux70.IN4
Addr3[0] => Mux71.IN4
Addr3[0] => Mux72.IN4
Addr3[0] => Mux73.IN4
Addr3[0] => Mux74.IN4
Addr3[0] => Mux75.IN4
Addr3[0] => Mux76.IN4
Addr3[0] => Mux77.IN4
Addr3[0] => Mux78.IN4
Addr3[0] => Mux79.IN4
Addr3[0] => Mux80.IN4
Addr3[0] => Mux81.IN4
Addr3[0] => Mux82.IN4
Addr3[0] => Mux83.IN4
Addr3[0] => Mux84.IN4
Addr3[0] => Mux85.IN4
Addr3[0] => Mux86.IN4
Addr3[0] => Mux87.IN4
Addr3[0] => Mux88.IN4
Addr3[0] => Mux89.IN4
Addr3[0] => Mux90.IN4
Addr3[0] => Mux91.IN4
Addr3[0] => Mux92.IN4
Addr3[0] => Mux93.IN4
Addr3[0] => Mux94.IN4
Addr3[0] => Mux95.IN4
Addr3[1] => Mux64.IN3
Addr3[1] => Mux65.IN3
Addr3[1] => Mux66.IN3
Addr3[1] => Mux67.IN3
Addr3[1] => Mux68.IN3
Addr3[1] => Mux69.IN3
Addr3[1] => Mux70.IN3
Addr3[1] => Mux71.IN3
Addr3[1] => Mux72.IN3
Addr3[1] => Mux73.IN3
Addr3[1] => Mux74.IN3
Addr3[1] => Mux75.IN3
Addr3[1] => Mux76.IN3
Addr3[1] => Mux77.IN3
Addr3[1] => Mux78.IN3
Addr3[1] => Mux79.IN3
Addr3[1] => Mux80.IN3
Addr3[1] => Mux81.IN3
Addr3[1] => Mux82.IN3
Addr3[1] => Mux83.IN3
Addr3[1] => Mux84.IN3
Addr3[1] => Mux85.IN3
Addr3[1] => Mux86.IN3
Addr3[1] => Mux87.IN3
Addr3[1] => Mux88.IN3
Addr3[1] => Mux89.IN3
Addr3[1] => Mux90.IN3
Addr3[1] => Mux91.IN3
Addr3[1] => Mux92.IN3
Addr3[1] => Mux93.IN3
Addr3[1] => Mux94.IN3
Addr3[1] => Mux95.IN3
Addr3[2] => Mux64.IN2
Addr3[2] => Mux65.IN2
Addr3[2] => Mux66.IN2
Addr3[2] => Mux67.IN2
Addr3[2] => Mux68.IN2
Addr3[2] => Mux69.IN2
Addr3[2] => Mux70.IN2
Addr3[2] => Mux71.IN2
Addr3[2] => Mux72.IN2
Addr3[2] => Mux73.IN2
Addr3[2] => Mux74.IN2
Addr3[2] => Mux75.IN2
Addr3[2] => Mux76.IN2
Addr3[2] => Mux77.IN2
Addr3[2] => Mux78.IN2
Addr3[2] => Mux79.IN2
Addr3[2] => Mux80.IN2
Addr3[2] => Mux81.IN2
Addr3[2] => Mux82.IN2
Addr3[2] => Mux83.IN2
Addr3[2] => Mux84.IN2
Addr3[2] => Mux85.IN2
Addr3[2] => Mux86.IN2
Addr3[2] => Mux87.IN2
Addr3[2] => Mux88.IN2
Addr3[2] => Mux89.IN2
Addr3[2] => Mux90.IN2
Addr3[2] => Mux91.IN2
Addr3[2] => Mux92.IN2
Addr3[2] => Mux93.IN2
Addr3[2] => Mux94.IN2
Addr3[2] => Mux95.IN2
Addr3[3] => Mux64.IN1
Addr3[3] => Mux65.IN1
Addr3[3] => Mux66.IN1
Addr3[3] => Mux67.IN1
Addr3[3] => Mux68.IN1
Addr3[3] => Mux69.IN1
Addr3[3] => Mux70.IN1
Addr3[3] => Mux71.IN1
Addr3[3] => Mux72.IN1
Addr3[3] => Mux73.IN1
Addr3[3] => Mux74.IN1
Addr3[3] => Mux75.IN1
Addr3[3] => Mux76.IN1
Addr3[3] => Mux77.IN1
Addr3[3] => Mux78.IN1
Addr3[3] => Mux79.IN1
Addr3[3] => Mux80.IN1
Addr3[3] => Mux81.IN1
Addr3[3] => Mux82.IN1
Addr3[3] => Mux83.IN1
Addr3[3] => Mux84.IN1
Addr3[3] => Mux85.IN1
Addr3[3] => Mux86.IN1
Addr3[3] => Mux87.IN1
Addr3[3] => Mux88.IN1
Addr3[3] => Mux89.IN1
Addr3[3] => Mux90.IN1
Addr3[3] => Mux91.IN1
Addr3[3] => Mux92.IN1
Addr3[3] => Mux93.IN1
Addr3[3] => Mux94.IN1
Addr3[3] => Mux95.IN1
Addr3[4] => Mux64.IN0
Addr3[4] => Mux65.IN0
Addr3[4] => Mux66.IN0
Addr3[4] => Mux67.IN0
Addr3[4] => Mux68.IN0
Addr3[4] => Mux69.IN0
Addr3[4] => Mux70.IN0
Addr3[4] => Mux71.IN0
Addr3[4] => Mux72.IN0
Addr3[4] => Mux73.IN0
Addr3[4] => Mux74.IN0
Addr3[4] => Mux75.IN0
Addr3[4] => Mux76.IN0
Addr3[4] => Mux77.IN0
Addr3[4] => Mux78.IN0
Addr3[4] => Mux79.IN0
Addr3[4] => Mux80.IN0
Addr3[4] => Mux81.IN0
Addr3[4] => Mux82.IN0
Addr3[4] => Mux83.IN0
Addr3[4] => Mux84.IN0
Addr3[4] => Mux85.IN0
Addr3[4] => Mux86.IN0
Addr3[4] => Mux87.IN0
Addr3[4] => Mux88.IN0
Addr3[4] => Mux89.IN0
Addr3[4] => Mux90.IN0
Addr3[4] => Mux91.IN0
Addr3[4] => Mux92.IN0
Addr3[4] => Mux93.IN0
Addr3[4] => Mux94.IN0
Addr3[4] => Mux95.IN0
AddrWrite[0] => Decoder0.IN4
AddrWrite[1] => Decoder0.IN3
AddrWrite[2] => Decoder0.IN2
AddrWrite[3] => Decoder0.IN1
AddrWrite[4] => Decoder0.IN0
ProgramCounter[0] => Add0.IN64
ProgramCounter[1] => Add0.IN63
ProgramCounter[2] => Add0.IN62
ProgramCounter[3] => Add0.IN61
ProgramCounter[4] => Add0.IN60
ProgramCounter[5] => Add0.IN59
ProgramCounter[6] => Add0.IN58
ProgramCounter[7] => Add0.IN57
ProgramCounter[8] => Add0.IN56
ProgramCounter[9] => Add0.IN55
ProgramCounter[10] => Add0.IN54
ProgramCounter[11] => Add0.IN53
ProgramCounter[12] => Add0.IN52
ProgramCounter[13] => Add0.IN51
ProgramCounter[14] => Add0.IN50
ProgramCounter[15] => Add0.IN49
ProgramCounter[16] => Add0.IN48
ProgramCounter[17] => Add0.IN47
ProgramCounter[18] => Add0.IN46
ProgramCounter[19] => Add0.IN45
ProgramCounter[20] => Add0.IN44
ProgramCounter[21] => Add0.IN43
ProgramCounter[22] => Add0.IN42
ProgramCounter[23] => Add0.IN41
ProgramCounter[24] => Add0.IN40
ProgramCounter[25] => Add0.IN39
ProgramCounter[26] => Add0.IN38
ProgramCounter[27] => Add0.IN37
ProgramCounter[28] => Add0.IN36
ProgramCounter[29] => Add0.IN35
ProgramCounter[30] => Add0.IN34
ProgramCounter[31] => Add0.IN33
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[0] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[1] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[2] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[3] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[4] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[5] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[6] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[7] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[8] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[9] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[10] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[11] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[12] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[13] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[14] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[15] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[16] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[17] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[18] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[19] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[20] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[21] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[22] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[23] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[24] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[25] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[26] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[27] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[28] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[29] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[30] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
DataIn[31] => regs.DATAB
Data1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Data1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Data1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Data1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Data1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Data1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Data1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Data1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Data1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Data1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Data1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Data1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Data1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Data1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Data1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Data1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Data1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Data1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Data1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Data1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Data1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Data1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Data1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Data1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Data1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Data1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Data1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Data1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Data1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Data1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Data1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Data1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Data2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
Data2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
Data2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
Data2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
Data2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
Data2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
Data2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
Data2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
Data2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
Data2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
Data2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
Data2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
Data2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
Data2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
Data2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
Data2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
Data2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
Data2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
Data2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
Data2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
Data2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
Data2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
Data2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
Data2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
Data2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
Data2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Data2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Data2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Data2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Data2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Data2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Data2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Data3[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
Data3[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
Data3[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
Data3[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
Data3[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
Data3[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
Data3[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
Data3[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
Data3[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
Data3[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
Data3[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
Data3[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
Data3[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
Data3[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
Data3[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
Data3[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
Data3[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
Data3[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
Data3[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
Data3[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
Data3[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
Data3[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
Data3[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
Data3[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
Data3[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
Data3[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
Data3[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
Data3[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
Data3[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
Data3[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
Data3[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
Data3[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:out
dataOut[0] => dataOut[0].IN1
dataOut[1] => dataOut[1].IN1
dataOut[2] => dataOut[2].IN1
dataOut[3] => dataOut[3].IN1
dataOut[4] => dataOut[4].IN1
dataOut[5] => dataOut[5].IN1
dataOut[6] => dataOut[6].IN1
dataOut[7] => dataOut[7].IN1
dataOut[8] => dataOut[8].IN1
halt => halt.IN3
display1[0] <= Display:d1.display
display1[1] <= Display:d1.display
display1[2] <= Display:d1.display
display1[3] <= Display:d1.display
display1[4] <= Display:d1.display
display1[5] <= Display:d1.display
display1[6] <= Display:d1.display
display2[0] <= Display:d2.display
display2[1] <= Display:d2.display
display2[2] <= Display:d2.display
display2[3] <= Display:d2.display
display2[4] <= Display:d2.display
display2[5] <= Display:d2.display
display2[6] <= Display:d2.display
display3[0] <= Display:d3.display
display3[1] <= Display:d3.display
display3[2] <= Display:d3.display
display3[3] <= Display:d3.display
display3[4] <= Display:d3.display
display3[5] <= Display:d3.display
display3[6] <= Display:d3.display


|JupsCore|Out:out|ConversorComp2:c2
bin2[0] => out.DATAA
bin2[0] => Add0.IN18
bin2[1] => out.DATAA
bin2[1] => Add0.IN17
bin2[2] => out.DATAA
bin2[2] => Add0.IN16
bin2[3] => out.DATAA
bin2[3] => Add0.IN15
bin2[4] => out.DATAA
bin2[4] => Add0.IN14
bin2[5] => out.DATAA
bin2[5] => Add0.IN13
bin2[6] => out.DATAA
bin2[6] => Add0.IN12
bin2[7] => out.DATAA
bin2[7] => Add0.IN11
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => Add0.IN10
bin2[8] => signal.DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
signal <= bin2[8].DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:out|ConversorBCD:cBCD
bin[0] => bcd1[0].DATAIN
bin[1] => LessThan8.IN8
bin[1] => Add8.IN8
bin[1] => bcd1.DATAA
bin[2] => LessThan6.IN8
bin[2] => Add6.IN8
bin[2] => bcd1.DATAA
bin[3] => LessThan4.IN8
bin[3] => Add4.IN8
bin[3] => bcd1.DATAA
bin[4] => LessThan2.IN8
bin[4] => Add2.IN8
bin[4] => bcd1.DATAA
bin[5] => LessThan1.IN8
bin[5] => Add1.IN8
bin[5] => bcd1.DATAA
bin[6] => LessThan0.IN6
bin[6] => Add0.IN6
bin[6] => bcd1.DATAA
bin[7] => LessThan0.IN5
bin[7] => Add0.IN5
bin[7] => bcd1.DATAA
bin[8] => LessThan0.IN4
bin[8] => Add0.IN4
bin[8] => bcd1.DATAA
bcd1[0] <= bin[0].DB_MAX_OUTPUT_PORT_TYPE
bcd1[1] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd1[2] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd1[3] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd2[0] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd2[1] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd2[2] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd2[3] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[0] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[1] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[2] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[3] <= <GND>


|JupsCore|Out:out|Display:d1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:out|Display:d2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:out|Display:d3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Mux_32:MuxALU
input_1[0] => mux_output.DATAB
input_1[1] => mux_output.DATAB
input_1[2] => mux_output.DATAB
input_1[3] => mux_output.DATAB
input_1[4] => mux_output.DATAB
input_1[5] => mux_output.DATAB
input_1[6] => mux_output.DATAB
input_1[7] => mux_output.DATAB
input_1[8] => mux_output.DATAB
input_1[9] => mux_output.DATAB
input_1[10] => mux_output.DATAB
input_1[11] => mux_output.DATAB
input_1[12] => mux_output.DATAB
input_1[13] => mux_output.DATAB
input_1[14] => mux_output.DATAB
input_1[15] => mux_output.DATAB
input_1[16] => mux_output.DATAB
input_1[17] => mux_output.DATAB
input_1[18] => mux_output.DATAB
input_1[19] => mux_output.DATAB
input_1[20] => mux_output.DATAB
input_1[21] => mux_output.DATAB
input_1[22] => mux_output.DATAB
input_1[23] => mux_output.DATAB
input_1[24] => mux_output.DATAB
input_1[25] => mux_output.DATAB
input_1[26] => mux_output.DATAB
input_1[27] => mux_output.DATAB
input_1[28] => mux_output.DATAB
input_1[29] => mux_output.DATAB
input_1[30] => mux_output.DATAB
input_1[31] => mux_output.DATAB
input_2[0] => mux_output.DATAA
input_2[1] => mux_output.DATAA
input_2[2] => mux_output.DATAA
input_2[3] => mux_output.DATAA
input_2[4] => mux_output.DATAA
input_2[5] => mux_output.DATAA
input_2[6] => mux_output.DATAA
input_2[7] => mux_output.DATAA
input_2[8] => mux_output.DATAA
input_2[9] => mux_output.DATAA
input_2[10] => mux_output.DATAA
input_2[11] => mux_output.DATAA
input_2[12] => mux_output.DATAA
input_2[13] => mux_output.DATAA
input_2[14] => mux_output.DATAA
input_2[15] => mux_output.DATAA
input_2[16] => mux_output.DATAA
input_2[17] => mux_output.DATAA
input_2[18] => mux_output.DATAA
input_2[19] => mux_output.DATAA
input_2[20] => mux_output.DATAA
input_2[21] => mux_output.DATAA
input_2[22] => mux_output.DATAA
input_2[23] => mux_output.DATAA
input_2[24] => mux_output.DATAA
input_2[25] => mux_output.DATAA
input_2[26] => mux_output.DATAA
input_2[27] => mux_output.DATAA
input_2[28] => mux_output.DATAA
input_2[29] => mux_output.DATAA
input_2[30] => mux_output.DATAA
input_2[31] => mux_output.DATAA
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
flag => mux_output.OUTPUTSELECT
mux_output[0] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[1] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[2] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[3] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[4] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[5] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[6] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[7] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[8] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[9] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[10] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[11] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[12] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[13] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[14] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[15] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[16] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[17] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[18] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[19] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[20] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[21] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[22] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[23] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[24] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[25] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[26] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[27] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[28] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[29] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[30] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE
mux_output[31] <= mux_output.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|ALU:arilu
alu_code[0] => Mux0.IN34
alu_code[0] => Mux1.IN34
alu_code[0] => Mux2.IN34
alu_code[0] => Mux3.IN34
alu_code[0] => Mux4.IN34
alu_code[0] => Mux5.IN34
alu_code[0] => Mux6.IN34
alu_code[0] => Mux7.IN34
alu_code[0] => Mux8.IN34
alu_code[0] => Mux9.IN34
alu_code[0] => Mux10.IN34
alu_code[0] => Mux11.IN34
alu_code[0] => Mux12.IN34
alu_code[0] => Mux13.IN34
alu_code[0] => Mux14.IN34
alu_code[0] => Mux15.IN34
alu_code[0] => Mux16.IN34
alu_code[0] => Mux17.IN34
alu_code[0] => Mux18.IN34
alu_code[0] => Mux19.IN34
alu_code[0] => Mux20.IN34
alu_code[0] => Mux21.IN34
alu_code[0] => Mux22.IN34
alu_code[0] => Mux23.IN34
alu_code[0] => Mux24.IN34
alu_code[0] => Mux25.IN34
alu_code[0] => Mux26.IN34
alu_code[0] => Mux27.IN34
alu_code[0] => Mux28.IN34
alu_code[0] => Mux29.IN34
alu_code[0] => Mux30.IN34
alu_code[0] => Mux31.IN34
alu_code[1] => Mux0.IN33
alu_code[1] => Mux1.IN33
alu_code[1] => Mux2.IN33
alu_code[1] => Mux3.IN33
alu_code[1] => Mux4.IN33
alu_code[1] => Mux5.IN33
alu_code[1] => Mux6.IN33
alu_code[1] => Mux7.IN33
alu_code[1] => Mux8.IN33
alu_code[1] => Mux9.IN33
alu_code[1] => Mux10.IN33
alu_code[1] => Mux11.IN33
alu_code[1] => Mux12.IN33
alu_code[1] => Mux13.IN33
alu_code[1] => Mux14.IN33
alu_code[1] => Mux15.IN33
alu_code[1] => Mux16.IN33
alu_code[1] => Mux17.IN33
alu_code[1] => Mux18.IN33
alu_code[1] => Mux19.IN33
alu_code[1] => Mux20.IN33
alu_code[1] => Mux21.IN33
alu_code[1] => Mux22.IN33
alu_code[1] => Mux23.IN33
alu_code[1] => Mux24.IN33
alu_code[1] => Mux25.IN33
alu_code[1] => Mux26.IN33
alu_code[1] => Mux27.IN33
alu_code[1] => Mux28.IN33
alu_code[1] => Mux29.IN33
alu_code[1] => Mux30.IN33
alu_code[1] => Mux31.IN33
alu_code[2] => Mux0.IN32
alu_code[2] => Mux1.IN32
alu_code[2] => Mux2.IN32
alu_code[2] => Mux3.IN32
alu_code[2] => Mux4.IN32
alu_code[2] => Mux5.IN32
alu_code[2] => Mux6.IN32
alu_code[2] => Mux7.IN32
alu_code[2] => Mux8.IN32
alu_code[2] => Mux9.IN32
alu_code[2] => Mux10.IN32
alu_code[2] => Mux11.IN32
alu_code[2] => Mux12.IN32
alu_code[2] => Mux13.IN32
alu_code[2] => Mux14.IN32
alu_code[2] => Mux15.IN32
alu_code[2] => Mux16.IN32
alu_code[2] => Mux17.IN32
alu_code[2] => Mux18.IN32
alu_code[2] => Mux19.IN32
alu_code[2] => Mux20.IN32
alu_code[2] => Mux21.IN32
alu_code[2] => Mux22.IN32
alu_code[2] => Mux23.IN32
alu_code[2] => Mux24.IN32
alu_code[2] => Mux25.IN32
alu_code[2] => Mux26.IN32
alu_code[2] => Mux27.IN32
alu_code[2] => Mux28.IN32
alu_code[2] => Mux29.IN32
alu_code[2] => Mux30.IN32
alu_code[2] => Mux31.IN32
alu_code[3] => Mux0.IN31
alu_code[3] => Mux1.IN31
alu_code[3] => Mux2.IN31
alu_code[3] => Mux3.IN31
alu_code[3] => Mux4.IN31
alu_code[3] => Mux5.IN31
alu_code[3] => Mux6.IN31
alu_code[3] => Mux7.IN31
alu_code[3] => Mux8.IN31
alu_code[3] => Mux9.IN31
alu_code[3] => Mux10.IN31
alu_code[3] => Mux11.IN31
alu_code[3] => Mux12.IN31
alu_code[3] => Mux13.IN31
alu_code[3] => Mux14.IN31
alu_code[3] => Mux15.IN31
alu_code[3] => Mux16.IN31
alu_code[3] => Mux17.IN31
alu_code[3] => Mux18.IN31
alu_code[3] => Mux19.IN31
alu_code[3] => Mux20.IN31
alu_code[3] => Mux21.IN31
alu_code[3] => Mux22.IN31
alu_code[3] => Mux23.IN31
alu_code[3] => Mux24.IN31
alu_code[3] => Mux25.IN31
alu_code[3] => Mux26.IN31
alu_code[3] => Mux27.IN31
alu_code[3] => Mux28.IN31
alu_code[3] => Mux29.IN31
alu_code[3] => Mux30.IN31
alu_code[3] => Mux31.IN31
alu_code[4] => Mux0.IN30
alu_code[4] => Mux1.IN30
alu_code[4] => Mux2.IN30
alu_code[4] => Mux3.IN30
alu_code[4] => Mux4.IN30
alu_code[4] => Mux5.IN30
alu_code[4] => Mux6.IN30
alu_code[4] => Mux7.IN30
alu_code[4] => Mux8.IN30
alu_code[4] => Mux9.IN30
alu_code[4] => Mux10.IN30
alu_code[4] => Mux11.IN30
alu_code[4] => Mux12.IN30
alu_code[4] => Mux13.IN30
alu_code[4] => Mux14.IN30
alu_code[4] => Mux15.IN30
alu_code[4] => Mux16.IN30
alu_code[4] => Mux17.IN30
alu_code[4] => Mux18.IN30
alu_code[4] => Mux19.IN30
alu_code[4] => Mux20.IN30
alu_code[4] => Mux21.IN30
alu_code[4] => Mux22.IN30
alu_code[4] => Mux23.IN30
alu_code[4] => Mux24.IN30
alu_code[4] => Mux25.IN30
alu_code[4] => Mux26.IN30
alu_code[4] => Mux27.IN30
alu_code[4] => Mux28.IN30
alu_code[4] => Mux29.IN30
alu_code[4] => Mux30.IN30
alu_code[4] => Mux31.IN30
Data1[0] => Add0.IN32
Data1[0] => Add1.IN64
Data1[0] => Mult0.IN31
Data1[0] => Div0.IN31
Data1[0] => LessThan0.IN32
Data1[0] => LessThan1.IN32
Data1[0] => LessThan2.IN32
Data1[0] => LessThan3.IN32
Data1[0] => Mux31.IN35
Data1[1] => Add0.IN31
Data1[1] => Add1.IN63
Data1[1] => Mult0.IN30
Data1[1] => Div0.IN30
Data1[1] => LessThan0.IN31
Data1[1] => LessThan1.IN31
Data1[1] => LessThan2.IN31
Data1[1] => LessThan3.IN31
Data1[1] => Mux30.IN35
Data1[2] => Add0.IN30
Data1[2] => Add1.IN62
Data1[2] => Mult0.IN29
Data1[2] => Div0.IN29
Data1[2] => LessThan0.IN30
Data1[2] => LessThan1.IN30
Data1[2] => LessThan2.IN30
Data1[2] => LessThan3.IN30
Data1[2] => Mux29.IN35
Data1[3] => Add0.IN29
Data1[3] => Add1.IN61
Data1[3] => Mult0.IN28
Data1[3] => Div0.IN28
Data1[3] => LessThan0.IN29
Data1[3] => LessThan1.IN29
Data1[3] => LessThan2.IN29
Data1[3] => LessThan3.IN29
Data1[3] => Mux28.IN35
Data1[4] => Add0.IN28
Data1[4] => Add1.IN60
Data1[4] => Mult0.IN27
Data1[4] => Div0.IN27
Data1[4] => LessThan0.IN28
Data1[4] => LessThan1.IN28
Data1[4] => LessThan2.IN28
Data1[4] => LessThan3.IN28
Data1[4] => Mux27.IN35
Data1[5] => Add0.IN27
Data1[5] => Add1.IN59
Data1[5] => Mult0.IN26
Data1[5] => Div0.IN26
Data1[5] => LessThan0.IN27
Data1[5] => LessThan1.IN27
Data1[5] => LessThan2.IN27
Data1[5] => LessThan3.IN27
Data1[5] => Mux26.IN35
Data1[6] => Add0.IN26
Data1[6] => Add1.IN58
Data1[6] => Mult0.IN25
Data1[6] => Div0.IN25
Data1[6] => LessThan0.IN26
Data1[6] => LessThan1.IN26
Data1[6] => LessThan2.IN26
Data1[6] => LessThan3.IN26
Data1[6] => Mux25.IN35
Data1[7] => Add0.IN25
Data1[7] => Add1.IN57
Data1[7] => Mult0.IN24
Data1[7] => Div0.IN24
Data1[7] => LessThan0.IN25
Data1[7] => LessThan1.IN25
Data1[7] => LessThan2.IN25
Data1[7] => LessThan3.IN25
Data1[7] => Mux24.IN35
Data1[8] => Add0.IN24
Data1[8] => Add1.IN56
Data1[8] => Mult0.IN23
Data1[8] => Div0.IN23
Data1[8] => LessThan0.IN24
Data1[8] => LessThan1.IN24
Data1[8] => LessThan2.IN24
Data1[8] => LessThan3.IN24
Data1[8] => Mux23.IN35
Data1[9] => Add0.IN23
Data1[9] => Add1.IN55
Data1[9] => Mult0.IN22
Data1[9] => Div0.IN22
Data1[9] => LessThan0.IN23
Data1[9] => LessThan1.IN23
Data1[9] => LessThan2.IN23
Data1[9] => LessThan3.IN23
Data1[9] => Mux22.IN35
Data1[10] => Add0.IN22
Data1[10] => Add1.IN54
Data1[10] => Mult0.IN21
Data1[10] => Div0.IN21
Data1[10] => LessThan0.IN22
Data1[10] => LessThan1.IN22
Data1[10] => LessThan2.IN22
Data1[10] => LessThan3.IN22
Data1[10] => Mux21.IN35
Data1[11] => Add0.IN21
Data1[11] => Add1.IN53
Data1[11] => Mult0.IN20
Data1[11] => Div0.IN20
Data1[11] => LessThan0.IN21
Data1[11] => LessThan1.IN21
Data1[11] => LessThan2.IN21
Data1[11] => LessThan3.IN21
Data1[11] => Mux20.IN35
Data1[12] => Add0.IN20
Data1[12] => Add1.IN52
Data1[12] => Mult0.IN19
Data1[12] => Div0.IN19
Data1[12] => LessThan0.IN20
Data1[12] => LessThan1.IN20
Data1[12] => LessThan2.IN20
Data1[12] => LessThan3.IN20
Data1[12] => Mux19.IN35
Data1[13] => Add0.IN19
Data1[13] => Add1.IN51
Data1[13] => Mult0.IN18
Data1[13] => Div0.IN18
Data1[13] => LessThan0.IN19
Data1[13] => LessThan1.IN19
Data1[13] => LessThan2.IN19
Data1[13] => LessThan3.IN19
Data1[13] => Mux18.IN35
Data1[14] => Add0.IN18
Data1[14] => Add1.IN50
Data1[14] => Mult0.IN17
Data1[14] => Div0.IN17
Data1[14] => LessThan0.IN18
Data1[14] => LessThan1.IN18
Data1[14] => LessThan2.IN18
Data1[14] => LessThan3.IN18
Data1[14] => Mux17.IN35
Data1[15] => Add0.IN17
Data1[15] => Add1.IN49
Data1[15] => Mult0.IN16
Data1[15] => Div0.IN16
Data1[15] => LessThan0.IN17
Data1[15] => LessThan1.IN17
Data1[15] => LessThan2.IN17
Data1[15] => LessThan3.IN17
Data1[15] => Mux16.IN35
Data1[16] => Add0.IN16
Data1[16] => Add1.IN48
Data1[16] => Mult0.IN15
Data1[16] => Div0.IN15
Data1[16] => LessThan0.IN16
Data1[16] => LessThan1.IN16
Data1[16] => LessThan2.IN16
Data1[16] => LessThan3.IN16
Data1[16] => Mux15.IN35
Data1[17] => Add0.IN15
Data1[17] => Add1.IN47
Data1[17] => Mult0.IN14
Data1[17] => Div0.IN14
Data1[17] => LessThan0.IN15
Data1[17] => LessThan1.IN15
Data1[17] => LessThan2.IN15
Data1[17] => LessThan3.IN15
Data1[17] => Mux14.IN35
Data1[18] => Add0.IN14
Data1[18] => Add1.IN46
Data1[18] => Mult0.IN13
Data1[18] => Div0.IN13
Data1[18] => LessThan0.IN14
Data1[18] => LessThan1.IN14
Data1[18] => LessThan2.IN14
Data1[18] => LessThan3.IN14
Data1[18] => Mux13.IN35
Data1[19] => Add0.IN13
Data1[19] => Add1.IN45
Data1[19] => Mult0.IN12
Data1[19] => Div0.IN12
Data1[19] => LessThan0.IN13
Data1[19] => LessThan1.IN13
Data1[19] => LessThan2.IN13
Data1[19] => LessThan3.IN13
Data1[19] => Mux12.IN35
Data1[20] => Add0.IN12
Data1[20] => Add1.IN44
Data1[20] => Mult0.IN11
Data1[20] => Div0.IN11
Data1[20] => LessThan0.IN12
Data1[20] => LessThan1.IN12
Data1[20] => LessThan2.IN12
Data1[20] => LessThan3.IN12
Data1[20] => Mux11.IN35
Data1[21] => Add0.IN11
Data1[21] => Add1.IN43
Data1[21] => Mult0.IN10
Data1[21] => Div0.IN10
Data1[21] => LessThan0.IN11
Data1[21] => LessThan1.IN11
Data1[21] => LessThan2.IN11
Data1[21] => LessThan3.IN11
Data1[21] => Mux10.IN35
Data1[22] => Add0.IN10
Data1[22] => Add1.IN42
Data1[22] => Mult0.IN9
Data1[22] => Div0.IN9
Data1[22] => LessThan0.IN10
Data1[22] => LessThan1.IN10
Data1[22] => LessThan2.IN10
Data1[22] => LessThan3.IN10
Data1[22] => Mux9.IN35
Data1[23] => Add0.IN9
Data1[23] => Add1.IN41
Data1[23] => Mult0.IN8
Data1[23] => Div0.IN8
Data1[23] => LessThan0.IN9
Data1[23] => LessThan1.IN9
Data1[23] => LessThan2.IN9
Data1[23] => LessThan3.IN9
Data1[23] => Mux8.IN35
Data1[24] => Add0.IN8
Data1[24] => Add1.IN40
Data1[24] => Mult0.IN7
Data1[24] => Div0.IN7
Data1[24] => LessThan0.IN8
Data1[24] => LessThan1.IN8
Data1[24] => LessThan2.IN8
Data1[24] => LessThan3.IN8
Data1[24] => Mux7.IN35
Data1[25] => Add0.IN7
Data1[25] => Add1.IN39
Data1[25] => Mult0.IN6
Data1[25] => Div0.IN6
Data1[25] => LessThan0.IN7
Data1[25] => LessThan1.IN7
Data1[25] => LessThan2.IN7
Data1[25] => LessThan3.IN7
Data1[25] => Mux6.IN35
Data1[26] => Add0.IN6
Data1[26] => Add1.IN38
Data1[26] => Mult0.IN5
Data1[26] => Div0.IN5
Data1[26] => LessThan0.IN6
Data1[26] => LessThan1.IN6
Data1[26] => LessThan2.IN6
Data1[26] => LessThan3.IN6
Data1[26] => Mux5.IN35
Data1[27] => Add0.IN5
Data1[27] => Add1.IN37
Data1[27] => Mult0.IN4
Data1[27] => Div0.IN4
Data1[27] => LessThan0.IN5
Data1[27] => LessThan1.IN5
Data1[27] => LessThan2.IN5
Data1[27] => LessThan3.IN5
Data1[27] => Mux4.IN35
Data1[28] => Add0.IN4
Data1[28] => Add1.IN36
Data1[28] => Mult0.IN3
Data1[28] => Div0.IN3
Data1[28] => LessThan0.IN4
Data1[28] => LessThan1.IN4
Data1[28] => LessThan2.IN4
Data1[28] => LessThan3.IN4
Data1[28] => Mux3.IN35
Data1[29] => Add0.IN3
Data1[29] => Add1.IN35
Data1[29] => Mult0.IN2
Data1[29] => Div0.IN2
Data1[29] => LessThan0.IN3
Data1[29] => LessThan1.IN3
Data1[29] => LessThan2.IN3
Data1[29] => LessThan3.IN3
Data1[29] => Mux2.IN35
Data1[30] => Add0.IN2
Data1[30] => Add1.IN34
Data1[30] => Mult0.IN1
Data1[30] => Div0.IN1
Data1[30] => LessThan0.IN2
Data1[30] => LessThan1.IN2
Data1[30] => LessThan2.IN2
Data1[30] => LessThan3.IN2
Data1[30] => Mux1.IN35
Data1[31] => Add0.IN1
Data1[31] => Add1.IN33
Data1[31] => Mult0.IN0
Data1[31] => Div0.IN0
Data1[31] => LessThan0.IN1
Data1[31] => LessThan1.IN1
Data1[31] => LessThan2.IN1
Data1[31] => LessThan3.IN1
Data1[31] => Mux0.IN35
Data2[0] => notZero[0].DATAA
Data2[0] => Add0.IN64
Data2[0] => Mult0.IN63
Data2[0] => LessThan0.IN64
Data2[0] => LessThan1.IN64
Data2[0] => LessThan2.IN64
Data2[0] => LessThan3.IN64
Data2[0] => Mux31.IN36
Data2[0] => Equal0.IN31
Data2[0] => Add1.IN32
Data2[1] => notZero[1].DATAA
Data2[1] => Add0.IN63
Data2[1] => Mult0.IN62
Data2[1] => LessThan0.IN63
Data2[1] => LessThan1.IN63
Data2[1] => LessThan2.IN63
Data2[1] => LessThan3.IN63
Data2[1] => Mux30.IN36
Data2[1] => Equal0.IN30
Data2[1] => Add1.IN31
Data2[2] => notZero[2].DATAA
Data2[2] => Add0.IN62
Data2[2] => Mult0.IN61
Data2[2] => LessThan0.IN62
Data2[2] => LessThan1.IN62
Data2[2] => LessThan2.IN62
Data2[2] => LessThan3.IN62
Data2[2] => Mux29.IN36
Data2[2] => Equal0.IN29
Data2[2] => Add1.IN30
Data2[3] => notZero[3].DATAA
Data2[3] => Add0.IN61
Data2[3] => Mult0.IN60
Data2[3] => LessThan0.IN61
Data2[3] => LessThan1.IN61
Data2[3] => LessThan2.IN61
Data2[3] => LessThan3.IN61
Data2[3] => Mux28.IN36
Data2[3] => Equal0.IN28
Data2[3] => Add1.IN29
Data2[4] => notZero[4].DATAA
Data2[4] => Add0.IN60
Data2[4] => Mult0.IN59
Data2[4] => LessThan0.IN60
Data2[4] => LessThan1.IN60
Data2[4] => LessThan2.IN60
Data2[4] => LessThan3.IN60
Data2[4] => Mux27.IN36
Data2[4] => Equal0.IN27
Data2[4] => Add1.IN28
Data2[5] => notZero[5].DATAA
Data2[5] => Add0.IN59
Data2[5] => Mult0.IN58
Data2[5] => LessThan0.IN59
Data2[5] => LessThan1.IN59
Data2[5] => LessThan2.IN59
Data2[5] => LessThan3.IN59
Data2[5] => Mux26.IN36
Data2[5] => Equal0.IN26
Data2[5] => Add1.IN27
Data2[6] => notZero[6].DATAA
Data2[6] => Add0.IN58
Data2[6] => Mult0.IN57
Data2[6] => LessThan0.IN58
Data2[6] => LessThan1.IN58
Data2[6] => LessThan2.IN58
Data2[6] => LessThan3.IN58
Data2[6] => Mux25.IN36
Data2[6] => Equal0.IN25
Data2[6] => Add1.IN26
Data2[7] => notZero[7].DATAA
Data2[7] => Add0.IN57
Data2[7] => Mult0.IN56
Data2[7] => LessThan0.IN57
Data2[7] => LessThan1.IN57
Data2[7] => LessThan2.IN57
Data2[7] => LessThan3.IN57
Data2[7] => Mux24.IN36
Data2[7] => Equal0.IN24
Data2[7] => Add1.IN25
Data2[8] => notZero[8].DATAA
Data2[8] => Add0.IN56
Data2[8] => Mult0.IN55
Data2[8] => LessThan0.IN56
Data2[8] => LessThan1.IN56
Data2[8] => LessThan2.IN56
Data2[8] => LessThan3.IN56
Data2[8] => Mux23.IN36
Data2[8] => Equal0.IN23
Data2[8] => Add1.IN24
Data2[9] => notZero[9].DATAA
Data2[9] => Add0.IN55
Data2[9] => Mult0.IN54
Data2[9] => LessThan0.IN55
Data2[9] => LessThan1.IN55
Data2[9] => LessThan2.IN55
Data2[9] => LessThan3.IN55
Data2[9] => Mux22.IN36
Data2[9] => Equal0.IN22
Data2[9] => Add1.IN23
Data2[10] => notZero[10].DATAA
Data2[10] => Add0.IN54
Data2[10] => Mult0.IN53
Data2[10] => LessThan0.IN54
Data2[10] => LessThan1.IN54
Data2[10] => LessThan2.IN54
Data2[10] => LessThan3.IN54
Data2[10] => Mux21.IN36
Data2[10] => Equal0.IN21
Data2[10] => Add1.IN22
Data2[11] => notZero[11].DATAA
Data2[11] => Add0.IN53
Data2[11] => Mult0.IN52
Data2[11] => LessThan0.IN53
Data2[11] => LessThan1.IN53
Data2[11] => LessThan2.IN53
Data2[11] => LessThan3.IN53
Data2[11] => Mux20.IN36
Data2[11] => Equal0.IN20
Data2[11] => Add1.IN21
Data2[12] => notZero[12].DATAA
Data2[12] => Add0.IN52
Data2[12] => Mult0.IN51
Data2[12] => LessThan0.IN52
Data2[12] => LessThan1.IN52
Data2[12] => LessThan2.IN52
Data2[12] => LessThan3.IN52
Data2[12] => Mux19.IN36
Data2[12] => Equal0.IN19
Data2[12] => Add1.IN20
Data2[13] => notZero[13].DATAA
Data2[13] => Add0.IN51
Data2[13] => Mult0.IN50
Data2[13] => LessThan0.IN51
Data2[13] => LessThan1.IN51
Data2[13] => LessThan2.IN51
Data2[13] => LessThan3.IN51
Data2[13] => Mux18.IN36
Data2[13] => Equal0.IN18
Data2[13] => Add1.IN19
Data2[14] => notZero[14].DATAA
Data2[14] => Add0.IN50
Data2[14] => Mult0.IN49
Data2[14] => LessThan0.IN50
Data2[14] => LessThan1.IN50
Data2[14] => LessThan2.IN50
Data2[14] => LessThan3.IN50
Data2[14] => Mux17.IN36
Data2[14] => Equal0.IN17
Data2[14] => Add1.IN18
Data2[15] => notZero[15].DATAA
Data2[15] => Add0.IN49
Data2[15] => Mult0.IN48
Data2[15] => LessThan0.IN49
Data2[15] => LessThan1.IN49
Data2[15] => LessThan2.IN49
Data2[15] => LessThan3.IN49
Data2[15] => Mux16.IN36
Data2[15] => Equal0.IN16
Data2[15] => Add1.IN17
Data2[16] => notZero[16].DATAA
Data2[16] => Add0.IN48
Data2[16] => Mult0.IN47
Data2[16] => LessThan0.IN48
Data2[16] => LessThan1.IN48
Data2[16] => LessThan2.IN48
Data2[16] => LessThan3.IN48
Data2[16] => Mux15.IN36
Data2[16] => Equal0.IN15
Data2[16] => Add1.IN16
Data2[17] => notZero[17].DATAA
Data2[17] => Add0.IN47
Data2[17] => Mult0.IN46
Data2[17] => LessThan0.IN47
Data2[17] => LessThan1.IN47
Data2[17] => LessThan2.IN47
Data2[17] => LessThan3.IN47
Data2[17] => Mux14.IN36
Data2[17] => Equal0.IN14
Data2[17] => Add1.IN15
Data2[18] => notZero[18].DATAA
Data2[18] => Add0.IN46
Data2[18] => Mult0.IN45
Data2[18] => LessThan0.IN46
Data2[18] => LessThan1.IN46
Data2[18] => LessThan2.IN46
Data2[18] => LessThan3.IN46
Data2[18] => Mux13.IN36
Data2[18] => Equal0.IN13
Data2[18] => Add1.IN14
Data2[19] => notZero[19].DATAA
Data2[19] => Add0.IN45
Data2[19] => Mult0.IN44
Data2[19] => LessThan0.IN45
Data2[19] => LessThan1.IN45
Data2[19] => LessThan2.IN45
Data2[19] => LessThan3.IN45
Data2[19] => Mux12.IN36
Data2[19] => Equal0.IN12
Data2[19] => Add1.IN13
Data2[20] => notZero[20].DATAA
Data2[20] => Add0.IN44
Data2[20] => Mult0.IN43
Data2[20] => LessThan0.IN44
Data2[20] => LessThan1.IN44
Data2[20] => LessThan2.IN44
Data2[20] => LessThan3.IN44
Data2[20] => Mux11.IN36
Data2[20] => Equal0.IN11
Data2[20] => Add1.IN12
Data2[21] => notZero[21].DATAA
Data2[21] => Add0.IN43
Data2[21] => Mult0.IN42
Data2[21] => LessThan0.IN43
Data2[21] => LessThan1.IN43
Data2[21] => LessThan2.IN43
Data2[21] => LessThan3.IN43
Data2[21] => Mux10.IN36
Data2[21] => Equal0.IN10
Data2[21] => Add1.IN11
Data2[22] => notZero[22].DATAA
Data2[22] => Add0.IN42
Data2[22] => Mult0.IN41
Data2[22] => LessThan0.IN42
Data2[22] => LessThan1.IN42
Data2[22] => LessThan2.IN42
Data2[22] => LessThan3.IN42
Data2[22] => Mux9.IN36
Data2[22] => Equal0.IN9
Data2[22] => Add1.IN10
Data2[23] => notZero[23].DATAA
Data2[23] => Add0.IN41
Data2[23] => Mult0.IN40
Data2[23] => LessThan0.IN41
Data2[23] => LessThan1.IN41
Data2[23] => LessThan2.IN41
Data2[23] => LessThan3.IN41
Data2[23] => Mux8.IN36
Data2[23] => Equal0.IN8
Data2[23] => Add1.IN9
Data2[24] => notZero[24].DATAA
Data2[24] => Add0.IN40
Data2[24] => Mult0.IN39
Data2[24] => LessThan0.IN40
Data2[24] => LessThan1.IN40
Data2[24] => LessThan2.IN40
Data2[24] => LessThan3.IN40
Data2[24] => Mux7.IN36
Data2[24] => Equal0.IN7
Data2[24] => Add1.IN8
Data2[25] => notZero[25].DATAA
Data2[25] => Add0.IN39
Data2[25] => Mult0.IN38
Data2[25] => LessThan0.IN39
Data2[25] => LessThan1.IN39
Data2[25] => LessThan2.IN39
Data2[25] => LessThan3.IN39
Data2[25] => Mux6.IN36
Data2[25] => Equal0.IN6
Data2[25] => Add1.IN7
Data2[26] => notZero[26].DATAA
Data2[26] => Add0.IN38
Data2[26] => Mult0.IN37
Data2[26] => LessThan0.IN38
Data2[26] => LessThan1.IN38
Data2[26] => LessThan2.IN38
Data2[26] => LessThan3.IN38
Data2[26] => Mux5.IN36
Data2[26] => Equal0.IN5
Data2[26] => Add1.IN6
Data2[27] => notZero[27].DATAA
Data2[27] => Add0.IN37
Data2[27] => Mult0.IN36
Data2[27] => LessThan0.IN37
Data2[27] => LessThan1.IN37
Data2[27] => LessThan2.IN37
Data2[27] => LessThan3.IN37
Data2[27] => Mux4.IN36
Data2[27] => Equal0.IN4
Data2[27] => Add1.IN5
Data2[28] => notZero[28].DATAA
Data2[28] => Add0.IN36
Data2[28] => Mult0.IN35
Data2[28] => LessThan0.IN36
Data2[28] => LessThan1.IN36
Data2[28] => LessThan2.IN36
Data2[28] => LessThan3.IN36
Data2[28] => Mux3.IN36
Data2[28] => Equal0.IN3
Data2[28] => Add1.IN4
Data2[29] => notZero[29].DATAA
Data2[29] => Add0.IN35
Data2[29] => Mult0.IN34
Data2[29] => LessThan0.IN35
Data2[29] => LessThan1.IN35
Data2[29] => LessThan2.IN35
Data2[29] => LessThan3.IN35
Data2[29] => Mux2.IN36
Data2[29] => Equal0.IN2
Data2[29] => Add1.IN3
Data2[30] => notZero[30].DATAA
Data2[30] => Add0.IN34
Data2[30] => Mult0.IN33
Data2[30] => LessThan0.IN34
Data2[30] => LessThan1.IN34
Data2[30] => LessThan2.IN34
Data2[30] => LessThan3.IN34
Data2[30] => Mux1.IN36
Data2[30] => Equal0.IN1
Data2[30] => Add1.IN2
Data2[31] => notZero[31].DATAA
Data2[31] => Add0.IN33
Data2[31] => Mult0.IN32
Data2[31] => LessThan0.IN33
Data2[31] => LessThan1.IN33
Data2[31] => LessThan2.IN33
Data2[31] => LessThan3.IN33
Data2[31] => Mux0.IN36
Data2[31] => Equal0.IN0
Data2[31] => Add1.IN1
OutALU[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
OutALU[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
OutALU[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
OutALU[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
OutALU[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
OutALU[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
OutALU[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
OutALU[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
OutALU[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
OutALU[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
OutALU[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
OutALU[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
OutALU[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
OutALU[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
OutALU[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
OutALU[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
OutALU[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
OutALU[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
OutALU[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
OutALU[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
OutALU[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
OutALU[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
OutALU[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
OutALU[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
OutALU[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
OutALU[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
OutALU[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OutALU[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OutALU[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OutALU[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OutALU[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OutALU[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:pcout
dataOut[0] => dataOut[0].IN1
dataOut[1] => dataOut[1].IN1
dataOut[2] => dataOut[2].IN1
dataOut[3] => dataOut[3].IN1
dataOut[4] => dataOut[4].IN1
dataOut[5] => dataOut[5].IN1
dataOut[6] => dataOut[6].IN1
dataOut[7] => dataOut[7].IN1
dataOut[8] => dataOut[8].IN1
halt => halt.IN3
display1[0] <= Display:d1.display
display1[1] <= Display:d1.display
display1[2] <= Display:d1.display
display1[3] <= Display:d1.display
display1[4] <= Display:d1.display
display1[5] <= Display:d1.display
display1[6] <= Display:d1.display
display2[0] <= Display:d2.display
display2[1] <= Display:d2.display
display2[2] <= Display:d2.display
display2[3] <= Display:d2.display
display2[4] <= Display:d2.display
display2[5] <= Display:d2.display
display2[6] <= Display:d2.display
display3[0] <= Display:d3.display
display3[1] <= Display:d3.display
display3[2] <= Display:d3.display
display3[3] <= Display:d3.display
display3[4] <= Display:d3.display
display3[5] <= Display:d3.display
display3[6] <= Display:d3.display


|JupsCore|Out:pcout|ConversorComp2:c2
bin2[0] => out.DATAA
bin2[0] => Add0.IN18
bin2[1] => out.DATAA
bin2[1] => Add0.IN17
bin2[2] => out.DATAA
bin2[2] => Add0.IN16
bin2[3] => out.DATAA
bin2[3] => Add0.IN15
bin2[4] => out.DATAA
bin2[4] => Add0.IN14
bin2[5] => out.DATAA
bin2[5] => Add0.IN13
bin2[6] => out.DATAA
bin2[6] => Add0.IN12
bin2[7] => out.DATAA
bin2[7] => Add0.IN11
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => out.OUTPUTSELECT
bin2[8] => Add0.IN10
bin2[8] => signal.DATAIN
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
signal <= bin2[8].DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:pcout|ConversorBCD:cBCD
bin[0] => bcd1[0].DATAIN
bin[1] => LessThan8.IN8
bin[1] => Add8.IN8
bin[1] => bcd1.DATAA
bin[2] => LessThan6.IN8
bin[2] => Add6.IN8
bin[2] => bcd1.DATAA
bin[3] => LessThan4.IN8
bin[3] => Add4.IN8
bin[3] => bcd1.DATAA
bin[4] => LessThan2.IN8
bin[4] => Add2.IN8
bin[4] => bcd1.DATAA
bin[5] => LessThan1.IN8
bin[5] => Add1.IN8
bin[5] => bcd1.DATAA
bin[6] => LessThan0.IN6
bin[6] => Add0.IN6
bin[6] => bcd1.DATAA
bin[7] => LessThan0.IN5
bin[7] => Add0.IN5
bin[7] => bcd1.DATAA
bin[8] => LessThan0.IN4
bin[8] => Add0.IN4
bin[8] => bcd1.DATAA
bcd1[0] <= bin[0].DB_MAX_OUTPUT_PORT_TYPE
bcd1[1] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd1[2] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd1[3] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd2[0] <= bcd1.DB_MAX_OUTPUT_PORT_TYPE
bcd2[1] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd2[2] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd2[3] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[0] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[1] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[2] <= bcd2.DB_MAX_OUTPUT_PORT_TYPE
bcd3[3] <= <GND>


|JupsCore|Out:pcout|Display:d1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:pcout|Display:d2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|JupsCore|Out:pcout|Display:d3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
halt => display.OUTPUTSELECT
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


