vendor_name = ModelSim
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/tb/my8051.vt
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/instruction.sv
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/software/rom.mif
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.qip
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.qip
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.qip
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_ali1.tdf
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_eoi1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/mult_aat.tdf
design_name = my8051
instance = comp, \p0[0]~output , p0[0]~output, my8051, 1
instance = comp, \p0[1]~output , p0[1]~output, my8051, 1
instance = comp, \p0[2]~output , p0[2]~output, my8051, 1
instance = comp, \p0[3]~output , p0[3]~output, my8051, 1
instance = comp, \p0[4]~output , p0[4]~output, my8051, 1
instance = comp, \p0[5]~output , p0[5]~output, my8051, 1
instance = comp, \p0[6]~output , p0[6]~output, my8051, 1
instance = comp, \p0[7]~output , p0[7]~output, my8051, 1
instance = comp, \clk~input , clk~input, my8051, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, my8051, 1
instance = comp, \core|pc_add1[0]~0 , core|pc_add1[0]~0, my8051, 1
instance = comp, \core|pc_add1[1]~2 , core|pc_add1[1]~2, my8051, 1
instance = comp, \core|pc_add1[2]~4 , core|pc_add1[2]~4, my8051, 1
instance = comp, \core|pc_add1[3]~6 , core|pc_add1[3]~6, my8051, 1
instance = comp, \core|pc_add1[4]~8 , core|pc_add1[4]~8, my8051, 1
instance = comp, \rst~input , rst~input, my8051, 1
instance = comp, \core|length3~0 , core|length3~0, my8051, 1
instance = comp, \core|pc_add1[5]~10 , core|pc_add1[5]~10, my8051, 1
instance = comp, \core|pc_add1[6]~12 , core|pc_add1[6]~12, my8051, 1
instance = comp, \core|pc[6] , core|pc[6], my8051, 1
instance = comp, \core|Add24~0 , core|Add24~0, my8051, 1
instance = comp, \core|Add24~2 , core|Add24~2, my8051, 1
instance = comp, \core|Equal78~0 , core|Equal78~0, my8051, 1
instance = comp, \core|pipeline0_cmd[6]~1 , core|pipeline0_cmd[6]~1, my8051, 1
instance = comp, \core|pipeline0_cmd[0]~0 , core|pipeline0_cmd[0]~0, my8051, 1
instance = comp, \core|pipeline0_cmd[1]~5 , core|pipeline0_cmd[1]~5, my8051, 1
instance = comp, \core|Equal177~0 , core|Equal177~0, my8051, 1
instance = comp, \core|Equal176~8 , core|Equal176~8, my8051, 1
instance = comp, \core|pipeline1_cmd[4]~0 , core|pipeline1_cmd[4]~0, my8051, 1
instance = comp, \core|pipeline1[7] , core|pipeline1[7], my8051, 1
instance = comp, \core|Equal92~0 , core|Equal92~0, my8051, 1
instance = comp, \core|pipeline1[5] , core|pipeline1[5], my8051, 1
instance = comp, \core|pipeline1_cmd[5]~1 , core|pipeline1_cmd[5]~1, my8051, 1
instance = comp, \core|xdata_rd_en~0 , core|xdata_rd_en~0, my8051, 1
instance = comp, \core|xdata_rd_en~1 , core|xdata_rd_en~1, my8051, 1
instance = comp, \core|pipeline1_cmd[6]~3 , core|pipeline1_cmd[6]~3, my8051, 1
instance = comp, \core|pipeline1_cmd[7]~2 , core|pipeline1_cmd[7]~2, my8051, 1
instance = comp, \core|Equal233~1 , core|Equal233~1, my8051, 1
instance = comp, \core|pipeline1[3] , core|pipeline1[3], my8051, 1
instance = comp, \core|pipeline1[2] , core|pipeline1[2], my8051, 1
instance = comp, \core|always6~49 , core|always6~49, my8051, 1
instance = comp, \core|pipeline1[1] , core|pipeline1[1], my8051, 1
instance = comp, \core|pipeline1[0] , core|pipeline1[0], my8051, 1
instance = comp, \core|always14~2 , core|always14~2, my8051, 1
instance = comp, \core|Equal277~54 , core|Equal277~54, my8051, 1
instance = comp, \core|xdata_wr_en~0 , core|xdata_wr_en~0, my8051, 1
instance = comp, \core|Add24~12 , core|Add24~12, my8051, 1
instance = comp, \core|Add24~14 , core|Add24~14, my8051, 1
instance = comp, \core|dp[7]~15 , core|dp[7]~15, my8051, 1
instance = comp, \core|Equal277~56 , core|Equal277~56, my8051, 1
instance = comp, \core|pipeline1_cmd[0]~5 , core|pipeline1_cmd[0]~5, my8051, 1
instance = comp, \core|always16~5 , core|always16~5, my8051, 1
instance = comp, \core|always16~6 , core|always16~6, my8051, 1
instance = comp, \core|Equal205~0 , core|Equal205~0, my8051, 1
instance = comp, \core|pipeline2[6] , core|pipeline2[6], my8051, 1
instance = comp, \core|pipeline2[3] , core|pipeline2[3], my8051, 1
instance = comp, \core|pipeline2[4] , core|pipeline2[4], my8051, 1
instance = comp, \core|Equal89~9 , core|Equal89~9, my8051, 1
instance = comp, \core|pipeline2[2] , core|pipeline2[2], my8051, 1
instance = comp, \core|pipeline2[1] , core|pipeline2[1], my8051, 1
instance = comp, \core|pipeline2[5] , core|pipeline2[5], my8051, 1
instance = comp, \core|pipeline2[7] , core|pipeline2[7], my8051, 1
instance = comp, \core|Equal98~0 , core|Equal98~0, my8051, 1
instance = comp, \core|Equal250~2 , core|Equal250~2, my8051, 1
instance = comp, \core|pipeline2_cmd[5]~7 , core|pipeline2_cmd[5]~7, my8051, 1
instance = comp, \core|Equal211~2 , core|Equal211~2, my8051, 1
instance = comp, \core|pipeline2_cmd[7]~6 , core|pipeline2_cmd[7]~6, my8051, 1
instance = comp, \core|Equal88~0 , core|Equal88~0, my8051, 1
instance = comp, \core|pipeline2[0] , core|pipeline2[0], my8051, 1
instance = comp, \core|Equal88~2 , core|Equal88~2, my8051, 1
instance = comp, \core|Equal249~0 , core|Equal249~0, my8051, 1
instance = comp, \core|Equal248~0 , core|Equal248~0, my8051, 1
instance = comp, \core|wr_acc~12 , core|wr_acc~12, my8051, 1
instance = comp, \core|Equal206~0 , core|Equal206~0, my8051, 1
instance = comp, \core|Equal252~8 , core|Equal252~8, my8051, 1
instance = comp, \core|Equal95~0 , core|Equal95~0, my8051, 1
instance = comp, \core|Equal89~8 , core|Equal89~8, my8051, 1
instance = comp, \core|always16~2 , core|always16~2, my8051, 1
instance = comp, \core|always16~3 , core|always16~3, my8051, 1
instance = comp, \core|pipeline1_cmd[3]~4 , core|pipeline1_cmd[3]~4, my8051, 1
instance = comp, \core|Equal244~0 , core|Equal244~0, my8051, 1
instance = comp, \core|pipeline2_cmd[4]~0 , core|pipeline2_cmd[4]~0, my8051, 1
instance = comp, \core|pipeline2_cmd[6]~5 , core|pipeline2_cmd[6]~5, my8051, 1
instance = comp, \core|Equal82~2 , core|Equal82~2, my8051, 1
instance = comp, \core|Equal223~2 , core|Equal223~2, my8051, 1
instance = comp, \core|add_c~0 , core|add_c~0, my8051, 1
instance = comp, \core|always16~4 , core|always16~4, my8051, 1
instance = comp, \core|add_b[7]~0 , core|add_b[7]~0, my8051, 1
instance = comp, \core|Equal277~39 , core|Equal277~39, my8051, 1
instance = comp, \core|Equal277~85 , core|Equal277~85, my8051, 1
instance = comp, \core|wr_acc~21 , core|wr_acc~21, my8051, 1
instance = comp, \core|wr_acc~13 , core|wr_acc~13, my8051, 1
instance = comp, \core|always15~1 , core|always15~1, my8051, 1
instance = comp, \core|Equal205~1 , core|Equal205~1, my8051, 1
instance = comp, \core|Equal277~57 , core|Equal277~57, my8051, 1
instance = comp, \core|Equal277~65 , core|Equal277~65, my8051, 1
instance = comp, \core|always15~0 , core|always15~0, my8051, 1
instance = comp, \core|always15~2 , core|always15~2, my8051, 1
instance = comp, \core|Equal277~81 , core|Equal277~81, my8051, 1
instance = comp, \core|Equal277~74 , core|Equal277~74, my8051, 1
instance = comp, \core|Equal92~1 , core|Equal92~1, my8051, 1
instance = comp, \core|Equal277~72 , core|Equal277~72, my8051, 1
instance = comp, \core|Equal277~73 , core|Equal277~73, my8051, 1
instance = comp, \core|pc[0] , core|pc[0], my8051, 1
instance = comp, \core|Equal94~3 , core|Equal94~3, my8051, 1
instance = comp, \core|Equal94~12 , core|Equal94~12, my8051, 1
instance = comp, \core|Equal82~0 , core|Equal82~0, my8051, 1
instance = comp, \core|Equal83~8 , core|Equal83~8, my8051, 1
instance = comp, \core|Equal84~2 , core|Equal84~2, my8051, 1
instance = comp, \core|Equal238~0 , core|Equal238~0, my8051, 1
instance = comp, \core|Equal238~1 , core|Equal238~1, my8051, 1
instance = comp, \core|Equal220~0 , core|Equal220~0, my8051, 1
instance = comp, \core|Equal93~1 , core|Equal93~1, my8051, 1
instance = comp, \core|ram_wr_data_bit_operate~0 , core|ram_wr_data_bit_operate~0, my8051, 1
instance = comp, \core|ram_wr_data_bit_operate~1 , core|ram_wr_data_bit_operate~1, my8051, 1
instance = comp, \core|ram_wr_data_bit_operate~2 , core|ram_wr_data_bit_operate~2, my8051, 1
instance = comp, \core|Equal213~0 , core|Equal213~0, my8051, 1
instance = comp, \core|Equal225~0 , core|Equal225~0, my8051, 1
instance = comp, \core|Equal212~3 , core|Equal212~3, my8051, 1
instance = comp, \core|always12~6 , core|always12~6, my8051, 1
instance = comp, \core|Equal218~0 , core|Equal218~0, my8051, 1
instance = comp, \core|Equal88~1 , core|Equal88~1, my8051, 1
instance = comp, \core|Equal223~3 , core|Equal223~3, my8051, 1
instance = comp, \core|Equal228~0 , core|Equal228~0, my8051, 1
instance = comp, \core|Equal277~55 , core|Equal277~55, my8051, 1
instance = comp, \core|Equal210~0 , core|Equal210~0, my8051, 1
instance = comp, \core|always11~2 , core|always11~2, my8051, 1
instance = comp, \core|always11~12 , core|always11~12, my8051, 1
instance = comp, \core|Equal226~8 , core|Equal226~8, my8051, 1
instance = comp, \core|pipeline2_cmd[1]~4 , core|pipeline2_cmd[1]~4, my8051, 1
instance = comp, \core|Equal235~0 , core|Equal235~0, my8051, 1
instance = comp, \core|data_wr_en_buf~3 , core|data_wr_en_buf~3, my8051, 1
instance = comp, \core|always12~4 , core|always12~4, my8051, 1
instance = comp, \core|ram_wr_data_buf~24 , core|ram_wr_data_buf~24, my8051, 1
instance = comp, \core|ram_wr_data_buf~32 , core|ram_wr_data_buf~32, my8051, 1
instance = comp, \core|Equal205~2 , core|Equal205~2, my8051, 1
instance = comp, \core|pipeline2_cmd[2]~3 , core|pipeline2_cmd[2]~3, my8051, 1
instance = comp, \core|Equal215~3 , core|Equal215~3, my8051, 1
instance = comp, \core|Equal221~0 , core|Equal221~0, my8051, 1
instance = comp, \core|always18~0 , core|always18~0, my8051, 1
instance = comp, \core|always18~2 , core|always18~2, my8051, 1
instance = comp, \core|Equal92~2 , core|Equal92~2, my8051, 1
instance = comp, \core|rom_code_rel~2 , core|rom_code_rel~2, my8051, 1
instance = comp, \core|Equal222~0 , core|Equal222~0, my8051, 1
instance = comp, \core|data_wr_en_buf~4 , core|data_wr_en_buf~4, my8051, 1
instance = comp, \core|always18~1 , core|always18~1, my8051, 1
instance = comp, \core|Add4~0 , core|Add4~0, my8051, 1
instance = comp, \core|Add4~1 , core|Add4~1, my8051, 1
instance = comp, \core|sub_flag~0 , core|sub_flag~0, my8051, 1
instance = comp, \core|Add4~2 , core|Add4~2, my8051, 1
instance = comp, \core|Add4~3 , core|Add4~3, my8051, 1
instance = comp, \core|add_a[0]~0 , core|add_a[0]~0, my8051, 1
instance = comp, \core|Equal209~0 , core|Equal209~0, my8051, 1
instance = comp, \core|Equal207~1 , core|Equal207~1, my8051, 1
instance = comp, \core|data_wr_en_buf~1 , core|data_wr_en_buf~1, my8051, 1
instance = comp, \core|always11~9 , core|always11~9, my8051, 1
instance = comp, \core|always11~10 , core|always11~10, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~27 , core|ram_wr_addr_buf[6]~27, my8051, 1
instance = comp, \core|Equal277~84 , core|Equal277~84, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~46 , core|ram_wr_addr_buf[1]~46, my8051, 1
instance = comp, \core|always11~3 , core|always11~3, my8051, 1
instance = comp, \core|pipeline1_cmd[2]~6 , core|pipeline1_cmd[2]~6, my8051, 1
instance = comp, \core|pipeline1_cmd[1]~7 , core|pipeline1_cmd[1]~7, my8051, 1
instance = comp, \core|Equal139~0 , core|Equal139~0, my8051, 1
instance = comp, \core|Equal231~0 , core|Equal231~0, my8051, 1
instance = comp, \core|Equal232~0 , core|Equal232~0, my8051, 1
instance = comp, \core|always11~4 , core|always11~4, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~47 , core|ram_wr_addr_buf[1]~47, my8051, 1
instance = comp, \core|Equal277~61 , core|Equal277~61, my8051, 1
instance = comp, \core|always6~62 , core|always6~62, my8051, 1
instance = comp, \core|pipeline2_cmd[3]~2 , core|pipeline2_cmd[3]~2, my8051, 1
instance = comp, \core|Equal240~0 , core|Equal240~0, my8051, 1
instance = comp, \core|Equal95~1 , core|Equal95~1, my8051, 1
instance = comp, \core|always12~7 , core|always12~7, my8051, 1
instance = comp, \core|always24~0 , core|always24~0, my8051, 1
instance = comp, \core|always24~2 , core|always24~2, my8051, 1
instance = comp, \core|sp[0]~11 , core|sp[0]~11, my8051, 1
instance = comp, \core|pipeline2_cmd[0]~1 , core|pipeline2_cmd[0]~1, my8051, 1
instance = comp, \core|Equal212~2 , core|Equal212~2, my8051, 1
instance = comp, \core|Equal215~2 , core|Equal215~2, my8051, 1
instance = comp, \core|Equal212~4 , core|Equal212~4, my8051, 1
instance = comp, \core|always12~0 , core|always12~0, my8051, 1
instance = comp, \core|Equal82~1 , core|Equal82~1, my8051, 1
instance = comp, \core|Equal216~0 , core|Equal216~0, my8051, 1
instance = comp, \core|Equal213~1 , core|Equal213~1, my8051, 1
instance = comp, \core|always12~1 , core|always12~1, my8051, 1
instance = comp, \core|Equal217~0 , core|Equal217~0, my8051, 1
instance = comp, \core|Equal217~1 , core|Equal217~1, my8051, 1
instance = comp, \core|data_wr_en_buf~0 , core|data_wr_en_buf~0, my8051, 1
instance = comp, \core|always11~7 , core|always11~7, my8051, 1
instance = comp, \core|data_wr_en_buf~5 , core|data_wr_en_buf~5, my8051, 1
instance = comp, \core|always11~8 , core|always11~8, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~50 , core|ram_wr_addr_buf[2]~50, my8051, 1
instance = comp, \core|Equal224~0 , core|Equal224~0, my8051, 1
instance = comp, \core|always11~5 , core|always11~5, my8051, 1
instance = comp, \core|always11~6 , core|always11~6, my8051, 1
instance = comp, \core|ram_rd_data_1[0] , core|ram_rd_data_1[0], my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~41 , core|ram_wr_addr_buf[1]~41, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~42 , core|ram_wr_addr_buf[1]~42, my8051, 1
instance = comp, \core|ram_wr_addr_buf[0]~64 , core|ram_wr_addr_buf[0]~64, my8051, 1
instance = comp, \core|sp_add1[0]~0 , core|sp_add1[0]~0, my8051, 1
instance = comp, \core|ram_wr_addr_buf[0]~63 , core|ram_wr_addr_buf[0]~63, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~43 , core|ram_wr_addr_buf[1]~43, my8051, 1
instance = comp, \core|ram_wr_addr_buf[0]~65 , core|ram_wr_addr_buf[0]~65, my8051, 1
instance = comp, \core|ram_wr_addr_buf[0]~66 , core|ram_wr_addr_buf[0]~66, my8051, 1
instance = comp, \core|ram_wr_addr_buf[0]~67 , core|ram_wr_addr_buf[0]~67, my8051, 1
instance = comp, \core|ram_wr_addr_buf[0]~68 , core|ram_wr_addr_buf[0]~68, my8051, 1
instance = comp, \core|ram_wr_addr_buf[0]~69 , core|ram_wr_addr_buf[0]~69, my8051, 1
instance = comp, \core|Equal277~71 , core|Equal277~71, my8051, 1
instance = comp, \core|acc[4]~39 , core|acc[4]~39, my8051, 1
instance = comp, \core|da_high~2 , core|da_high~2, my8051, 1
instance = comp, \core|ram_wr_data_buf~98 , core|ram_wr_data_buf~98, my8051, 1
instance = comp, \core|Equal277~80 , core|Equal277~80, my8051, 1
instance = comp, \core|add_a[3]~3 , core|add_a[3]~3, my8051, 1
instance = comp, \core|Add4~18 , core|Add4~18, my8051, 1
instance = comp, \core|Add4~19 , core|Add4~19, my8051, 1
instance = comp, \core|Add4~20 , core|Add4~20, my8051, 1
instance = comp, \core|Add4~13 , core|Add4~13, my8051, 1
instance = comp, \core|WideXor0~0 , core|WideXor0~0, my8051, 1
instance = comp, \core|always6~59 , core|always6~59, my8051, 1
instance = comp, \core|always6~60 , core|always6~60, my8051, 1
instance = comp, \core|always6~58 , core|always6~58, my8051, 1
instance = comp, \core|pipeline0_cmd[3]~4 , core|pipeline0_cmd[3]~4, my8051, 1
instance = comp, \core|pipeline0_cmd[2]~6 , core|pipeline0_cmd[2]~6, my8051, 1
instance = comp, \core|data_rd_en_buf~8 , core|data_rd_en_buf~8, my8051, 1
instance = comp, \core|always6~17 , core|always6~17, my8051, 1
instance = comp, \core|always6~16 , core|always6~16, my8051, 1
instance = comp, \core|always6~13 , core|always6~13, my8051, 1
instance = comp, \core|always6~63 , core|always6~63, my8051, 1
instance = comp, \core|pipeline0_cmd[5]~3 , core|pipeline0_cmd[5]~3, my8051, 1
instance = comp, \core|pipeline0_cmd[4]~2 , core|pipeline0_cmd[4]~2, my8051, 1
instance = comp, \core|Equal79~0 , core|Equal79~0, my8051, 1
instance = comp, \core|Equal79~1 , core|Equal79~1, my8051, 1
instance = comp, \core|Equal178~0 , core|Equal178~0, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~25 , core|ram_rd_addr_buf[1]~25, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~78 , core|ram_rd_addr_buf[5]~78, my8051, 1
instance = comp, \core|Equal277~67 , core|Equal277~67, my8051, 1
instance = comp, \core|Equal277~82 , core|Equal277~82, my8051, 1
instance = comp, \core|acc~113 , core|acc~113, my8051, 1
instance = comp, \core|always6~55 , core|always6~55, my8051, 1
instance = comp, \core|always6~56 , core|always6~56, my8051, 1
instance = comp, \core|always6~68 , core|always6~68, my8051, 1
instance = comp, \core|always6~69 , core|always6~69, my8051, 1
instance = comp, \core|always6~64 , core|always6~64, my8051, 1
instance = comp, \core|acc~21 , core|acc~21, my8051, 1
instance = comp, \core|always6~61 , core|always6~61, my8051, 1
instance = comp, \core|always6~50 , core|always6~50, my8051, 1
instance = comp, \core|always6~51 , core|always6~51, my8051, 1
instance = comp, \core|always6~52 , core|always6~52, my8051, 1
instance = comp, \core|Equal277~58 , core|Equal277~58, my8051, 1
instance = comp, \core|always6~53 , core|always6~53, my8051, 1
instance = comp, \core|always6~54 , core|always6~54, my8051, 1
instance = comp, \core|always6~57 , core|always6~57, my8051, 1
instance = comp, \core|always6~66 , core|always6~66, my8051, 1
instance = comp, \core|always6~67 , core|always6~67, my8051, 1
instance = comp, \core|always6~65 , core|always6~65, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~26 , core|ram_rd_addr_buf[5]~26, my8051, 1
instance = comp, \core|use_sp~0 , core|use_sp~0, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~28 , core|ram_rd_addr_buf[5]~28, my8051, 1
instance = comp, \core|sp[1]~15 , core|sp[1]~15, my8051, 1
instance = comp, \core|sp[2]~17 , core|sp[2]~17, my8051, 1
instance = comp, \core|Equal97~0 , core|Equal97~0, my8051, 1
instance = comp, \core|sp[1]~10 , core|sp[1]~10, my8051, 1
instance = comp, \core|sp[1]~29 , core|sp[1]~29, my8051, 1
instance = comp, \core|sp[1]~13 , core|sp[1]~13, my8051, 1
instance = comp, \core|sp[7]~14 , core|sp[7]~14, my8051, 1
instance = comp, \core|sp[2] , core|sp[2], my8051, 1
instance = comp, \core|sp[3]~19 , core|sp[3]~19, my8051, 1
instance = comp, \core|sp[3] , core|sp[3], my8051, 1
instance = comp, \core|sp[4]~21 , core|sp[4]~21, my8051, 1
instance = comp, \core|same_byte[4]~feeder , core|same_byte[4]~feeder, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~80 , core|ram_rd_addr_buf[1]~80, my8051, 1
instance = comp, \core|ram_rd_addr_buf~39 , core|ram_rd_addr_buf~39, my8051, 1
instance = comp, \core|ram_rd_addr_buf[6]~20 , core|ram_rd_addr_buf[6]~20, my8051, 1
instance = comp, \core|Add25~0 , core|Add25~0, my8051, 1
instance = comp, \core|ram_rd_addr_buf~40 , core|ram_rd_addr_buf~40, my8051, 1
instance = comp, \core|ram_rd_addr_buf~41 , core|ram_rd_addr_buf~41, my8051, 1
instance = comp, \core|ram_rd_addr_buf~42 , core|ram_rd_addr_buf~42, my8051, 1
instance = comp, \core|ram_rd_addr_buf~43 , core|ram_rd_addr_buf~43, my8051, 1
instance = comp, \core|ram_rd_addr_buf~79 , core|ram_rd_addr_buf~79, my8051, 1
instance = comp, \core|ram_rd_addr_buf[0]~44 , core|ram_rd_addr_buf[0]~44, my8051, 1
instance = comp, \core|ram_rd_addr_buf[0]~75 , core|ram_rd_addr_buf[0]~75, my8051, 1
instance = comp, \core|psw_f0~0 , core|psw_f0~0, my8051, 1
instance = comp, \core|psw_rs1 , core|psw_rs1, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~65 , core|ram_rd_addr_buf[3]~65, my8051, 1
instance = comp, \core|data_rd_en_buf~9 , core|data_rd_en_buf~9, my8051, 1
instance = comp, \core|Add25~2 , core|Add25~2, my8051, 1
instance = comp, \core|Add25~4 , core|Add25~4, my8051, 1
instance = comp, \core|Add25~6 , core|Add25~6, my8051, 1
instance = comp, \core|Add25~8 , core|Add25~8, my8051, 1
instance = comp, \core|ram_rd_addr_buf~19 , core|ram_rd_addr_buf~19, my8051, 1
instance = comp, \core|ram_rd_addr_buf~60 , core|ram_rd_addr_buf~60, my8051, 1
instance = comp, \core|ram_rd_addr_buf~61 , core|ram_rd_addr_buf~61, my8051, 1
instance = comp, \core|ram_rd_addr_buf~62 , core|ram_rd_addr_buf~62, my8051, 1
instance = comp, \core|ram_rd_addr_buf~63 , core|ram_rd_addr_buf~63, my8051, 1
instance = comp, \core|ram_rd_addr_buf~64 , core|ram_rd_addr_buf~64, my8051, 1
instance = comp, \core|ram_rd_addr_buf[4]~66 , core|ram_rd_addr_buf[4]~66, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~27 , core|ram_rd_addr_buf[5]~27, my8051, 1
instance = comp, \core|sp[5]~23 , core|sp[5]~23, my8051, 1
instance = comp, \core|sp[6]~25 , core|sp[6]~25, my8051, 1
instance = comp, \core|sp[6] , core|sp[6], my8051, 1
instance = comp, \core|Add25~10 , core|Add25~10, my8051, 1
instance = comp, \core|Add25~12 , core|Add25~12, my8051, 1
instance = comp, \core|ram_rd_addr_buf[6]~29 , core|ram_rd_addr_buf[6]~29, my8051, 1
instance = comp, \core|ram_rd_addr_buf[6]~30 , core|ram_rd_addr_buf[6]~30, my8051, 1
instance = comp, \core|ram_rd_addr_buf[6]~31 , core|ram_rd_addr_buf[6]~31, my8051, 1
instance = comp, \core|ram_rd_addr_buf[6]~32 , core|ram_rd_addr_buf[6]~32, my8051, 1
instance = comp, \core|ram_rd_addr_buf[6]~33 , core|ram_rd_addr_buf[6]~33, my8051, 1
instance = comp, \core|always10~4 , core|always10~4, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~45 , core|ram_rd_addr_buf[1]~45, my8051, 1
instance = comp, \core|ram_rd_addr_buf[2]~54 , core|ram_rd_addr_buf[2]~54, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~47 , core|ram_rd_addr_buf[1]~47, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~48 , core|ram_rd_addr_buf[1]~48, my8051, 1
instance = comp, \core|ram_rd_addr_buf[2]~55 , core|ram_rd_addr_buf[2]~55, my8051, 1
instance = comp, \core|ram_rd_addr_buf[2]~56 , core|ram_rd_addr_buf[2]~56, my8051, 1
instance = comp, \core|ram_rd_addr_buf[2]~57 , core|ram_rd_addr_buf[2]~57, my8051, 1
instance = comp, \core|ram_rd_addr_buf[2]~58 , core|ram_rd_addr_buf[2]~58, my8051, 1
instance = comp, \core|ram_rd_addr_buf[2]~59 , core|ram_rd_addr_buf[2]~59, my8051, 1
instance = comp, \core|psw_rs0 , core|psw_rs0, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~67 , core|ram_rd_addr_buf[3]~67, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~68 , core|ram_rd_addr_buf[3]~68, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~69 , core|ram_rd_addr_buf[3]~69, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~70 , core|ram_rd_addr_buf[3]~70, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~71 , core|ram_rd_addr_buf[3]~71, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~72 , core|ram_rd_addr_buf[3]~72, my8051, 1
instance = comp, \core|ram_rd_addr_buf[3]~73 , core|ram_rd_addr_buf[3]~73, my8051, 1
instance = comp, \core|ram_rd_addr_buf[7]~18 , core|ram_rd_addr_buf[7]~18, my8051, 1
instance = comp, \core|ram_rd_addr_buf[7]~81 , core|ram_rd_addr_buf[7]~81, my8051, 1
instance = comp, \core|ram_rd_addr_buf[7]~76 , core|ram_rd_addr_buf[7]~76, my8051, 1
instance = comp, \core|sp[7]~27 , core|sp[7]~27, my8051, 1
instance = comp, \core|sp[7] , core|sp[7], my8051, 1
instance = comp, \core|Add25~14 , core|Add25~14, my8051, 1
instance = comp, \core|ram_rd_addr_buf~77 , core|ram_rd_addr_buf~77, my8051, 1
instance = comp, \core|ram_rd_addr_buf[7]~21 , core|ram_rd_addr_buf[7]~21, my8051, 1
instance = comp, \core|ram_rd_addr_buf[7]~22 , core|ram_rd_addr_buf[7]~22, my8051, 1
instance = comp, \core|ram_rd_addr_buf[7]~23 , core|ram_rd_addr_buf[7]~23, my8051, 1
instance = comp, \core|ram_rd_addr_buf[7]~24 , core|ram_rd_addr_buf[7]~24, my8051, 1
instance = comp, \core|data_rd_en_buf~10 , core|data_rd_en_buf~10, my8051, 1
instance = comp, \core|data_rd_en_buf~15 , core|data_rd_en_buf~15, my8051, 1
instance = comp, \core|data_rd_en_buf~12 , core|data_rd_en_buf~12, my8051, 1
instance = comp, \core|data_rd_en_buf~11 , core|data_rd_en_buf~11, my8051, 1
instance = comp, \core|data_rd_en_buf~13 , core|data_rd_en_buf~13, my8051, 1
instance = comp, \core|data_rd_en_buf~14 , core|data_rd_en_buf~14, my8051, 1
instance = comp, \core|always11~11 , core|always11~11, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~39 , core|ram_wr_addr_buf[2]~39, my8051, 1
instance = comp, \core|ram_rd_data_1[2] , core|ram_rd_data_1[2], my8051, 1
instance = comp, \core|sp_add1[1]~2 , core|sp_add1[1]~2, my8051, 1
instance = comp, \core|sp_add1[2]~4 , core|sp_add1[2]~4, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~40 , core|ram_wr_addr_buf[2]~40, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~44 , core|ram_wr_addr_buf[2]~44, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~45 , core|ram_wr_addr_buf[2]~45, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~48 , core|ram_wr_addr_buf[2]~48, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~49 , core|ram_wr_addr_buf[2]~49, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~51 , core|ram_wr_addr_buf[2]~51, my8051, 1
instance = comp, \core|ram_wr_addr_buf~29 , core|ram_wr_addr_buf~29, my8051, 1
instance = comp, \core|ram_rd_data_1[3] , core|ram_rd_data_1[3], my8051, 1
instance = comp, \core|ram_wr_addr_buf~30 , core|ram_wr_addr_buf~30, my8051, 1
instance = comp, \core|ram_wr_addr_buf~31 , core|ram_wr_addr_buf~31, my8051, 1
instance = comp, \core|sp_add1[3]~6 , core|sp_add1[3]~6, my8051, 1
instance = comp, \core|ram_wr_addr_buf~32 , core|ram_wr_addr_buf~32, my8051, 1
instance = comp, \core|ram_wr_addr_buf~33 , core|ram_wr_addr_buf~33, my8051, 1
instance = comp, \core|ram_wr_addr_buf~34 , core|ram_wr_addr_buf~34, my8051, 1
instance = comp, \core|ram_wr_addr_buf~35 , core|ram_wr_addr_buf~35, my8051, 1
instance = comp, \core|ram_wr_addr_buf[3]~36 , core|ram_wr_addr_buf[3]~36, my8051, 1
instance = comp, \core|ram_wr_addr_buf[3]~37 , core|ram_wr_addr_buf[3]~37, my8051, 1
instance = comp, \core|ram_wr_addr_buf[3]~38 , core|ram_wr_addr_buf[3]~38, my8051, 1
instance = comp, \core|ram_wr_addr_buf[7]~7 , core|ram_wr_addr_buf[7]~7, my8051, 1
instance = comp, \core|ram_wr_addr_buf[7]~84 , core|ram_wr_addr_buf[7]~84, my8051, 1
instance = comp, \core|ram_rd_data_1[7] , core|ram_rd_data_1[7], my8051, 1
instance = comp, \core|sp_add1[4]~8 , core|sp_add1[4]~8, my8051, 1
instance = comp, \core|sp_add1[5]~10 , core|sp_add1[5]~10, my8051, 1
instance = comp, \core|sp_add1[6]~12 , core|sp_add1[6]~12, my8051, 1
instance = comp, \core|sp_add1[7]~14 , core|sp_add1[7]~14, my8051, 1
instance = comp, \core|ram_wr_addr_buf~10 , core|ram_wr_addr_buf~10, my8051, 1
instance = comp, \core|ram_wr_addr_buf~11 , core|ram_wr_addr_buf~11, my8051, 1
instance = comp, \core|ram_wr_addr_buf~12 , core|ram_wr_addr_buf~12, my8051, 1
instance = comp, \core|ram_wr_addr_buf~13 , core|ram_wr_addr_buf~13, my8051, 1
instance = comp, \core|ram_wr_addr_buf~14 , core|ram_wr_addr_buf~14, my8051, 1
instance = comp, \core|ram_wr_addr_buf[7]~15 , core|ram_wr_addr_buf[7]~15, my8051, 1
instance = comp, \core|ram_wr_addr_buf[7]~16 , core|ram_wr_addr_buf[7]~16, my8051, 1
instance = comp, \core|Equal202~0 , core|Equal202~0, my8051, 1
instance = comp, \core|Equal200~3 , core|Equal200~3, my8051, 1
instance = comp, \core|data_wr_en~0 , core|data_wr_en~0, my8051, 1
instance = comp, \core|ram_wr_addr_buf[10]~21 , core|ram_wr_addr_buf[10]~21, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~22 , core|ram_wr_addr_buf[6]~22, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~24 , core|ram_wr_addr_buf[6]~24, my8051, 1
instance = comp, \core|ram_rd_data_1[6] , core|ram_rd_data_1[6], my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~18 , core|ram_wr_addr_buf[6]~18, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~83 , core|ram_wr_addr_buf[6]~83, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~17 , core|ram_wr_addr_buf[6]~17, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~52 , core|ram_wr_addr_buf[6]~52, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~53 , core|ram_wr_addr_buf[6]~53, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~23 , core|ram_wr_addr_buf[6]~23, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~54 , core|ram_wr_addr_buf[6]~54, my8051, 1
instance = comp, \core|ram_wr_addr_buf[6]~55 , core|ram_wr_addr_buf[6]~55, my8051, 1
instance = comp, \core|ram_wr_addr_buf[2]~80 , core|ram_wr_addr_buf[2]~80, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~46 , core|ram_rd_addr_buf[1]~46, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~49 , core|ram_rd_addr_buf[1]~49, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~50 , core|ram_rd_addr_buf[1]~50, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~51 , core|ram_rd_addr_buf[1]~51, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~52 , core|ram_rd_addr_buf[1]~52, my8051, 1
instance = comp, \core|ram_rd_addr_buf[1]~53 , core|ram_rd_addr_buf[1]~53, my8051, 1
instance = comp, \core|data_same~0 , core|data_same~0, my8051, 1
instance = comp, \core|data_same~1 , core|data_same~1, my8051, 1
instance = comp, \core|data_same~2 , core|data_same~2, my8051, 1
instance = comp, \core|data_same~3 , core|data_same~3, my8051, 1
instance = comp, \core|ram_rd_data_1[4] , core|ram_rd_data_1[4], my8051, 1
instance = comp, \core|ram_wr_addr_buf~70 , core|ram_wr_addr_buf~70, my8051, 1
instance = comp, \core|ram_wr_addr_buf~71 , core|ram_wr_addr_buf~71, my8051, 1
instance = comp, \core|ram_wr_addr_buf~72 , core|ram_wr_addr_buf~72, my8051, 1
instance = comp, \core|ram_wr_addr_buf~73 , core|ram_wr_addr_buf~73, my8051, 1
instance = comp, \core|ram_wr_addr_buf~74 , core|ram_wr_addr_buf~74, my8051, 1
instance = comp, \core|ram_wr_addr_buf~75 , core|ram_wr_addr_buf~75, my8051, 1
instance = comp, \core|ram_wr_addr_buf~76 , core|ram_wr_addr_buf~76, my8051, 1
instance = comp, \core|ram_wr_addr_buf~77 , core|ram_wr_addr_buf~77, my8051, 1
instance = comp, \core|ram_wr_addr_buf[4]~78 , core|ram_wr_addr_buf[4]~78, my8051, 1
instance = comp, \core|Equal107~2 , core|Equal107~2, my8051, 1
instance = comp, \core|Equal107~3 , core|Equal107~3, my8051, 1
instance = comp, \core|Equal107~4 , core|Equal107~4, my8051, 1
instance = comp, \core|data_same~4 , core|data_same~4, my8051, 1
instance = comp, \core|data_same~5 , core|data_same~5, my8051, 1
instance = comp, \core|data_same , core|data_same, my8051, 1
instance = comp, \ram|sfr_rd_en~0 , ram|sfr_rd_en~0, my8051, 1
instance = comp, \core|always10~0 , core|always10~0, my8051, 1
instance = comp, \core|always10~6 , core|always10~6, my8051, 1
instance = comp, \core|same_byte[4] , core|same_byte[4], my8051, 1
instance = comp, \core|always10~1 , core|always10~1, my8051, 1
instance = comp, \core|always10~2 , core|always10~2, my8051, 1
instance = comp, \core|same_byte[7] , core|same_byte[7], my8051, 1
instance = comp, \core|ram_rd_data_0[7]~0 , core|ram_rd_data_0[7]~0, my8051, 1
instance = comp, \core|Add16~0 , core|Add16~0, my8051, 1
instance = comp, \core|Mult0|auto_generated|mac_mult1 , core|Mult0|auto_generated|mac_mult1, my8051, 1
instance = comp, \core|Mult0|auto_generated|mac_out2 , core|Mult0|auto_generated|mac_out2, my8051, 1
instance = comp, \core|ram_wr_addr_buf[4]~79 , core|ram_wr_addr_buf[4]~79, my8051, 1
instance = comp, \core|b[4]~0 , core|b[4]~0, my8051, 1
instance = comp, \core|Add15~0 , core|Add15~0, my8051, 1
instance = comp, \core|acc_div_ans[5]~6 , core|acc_div_ans[5]~6, my8051, 1
instance = comp, \core|y5~1 , core|y5~1, my8051, 1
instance = comp, \core|acc_div_ans[6]~2 , core|acc_div_ans[6]~2, my8051, 1
instance = comp, \core|y5~2 , core|y5~2, my8051, 1
instance = comp, \core|LessThan1~0 , core|LessThan1~0, my8051, 1
instance = comp, \core|acc_div_ans[6]~4 , core|acc_div_ans[6]~4, my8051, 1
instance = comp, \core|LessThan1~1 , core|LessThan1~1, my8051, 1
instance = comp, \core|acc_div_ans[7]~5 , core|acc_div_ans[7]~5, my8051, 1
instance = comp, \core|LessThan1~2 , core|LessThan1~2, my8051, 1
instance = comp, \core|acc_div_ans[5]~7 , core|acc_div_ans[5]~7, my8051, 1
instance = comp, \core|Add15~8 , core|Add15~8, my8051, 1
instance = comp, \core|Add16~2 , core|Add16~2, my8051, 1
instance = comp, \core|Add16~10 , core|Add16~10, my8051, 1
instance = comp, \core|Add17~0 , core|Add17~0, my8051, 1
instance = comp, \core|Add17~2 , core|Add17~2, my8051, 1
instance = comp, \core|Add17~4 , core|Add17~4, my8051, 1
instance = comp, \core|y5~0 , core|y5~0, my8051, 1
instance = comp, \core|Add15~2 , core|Add15~2, my8051, 1
instance = comp, \core|Add15~4 , core|Add15~4, my8051, 1
instance = comp, \core|Add15~6 , core|Add15~6, my8051, 1
instance = comp, \core|Add15~7 , core|Add15~7, my8051, 1
instance = comp, \core|Add16~4 , core|Add16~4, my8051, 1
instance = comp, \core|Add16~6 , core|Add16~6, my8051, 1
instance = comp, \core|Add16~8 , core|Add16~8, my8051, 1
instance = comp, \core|acc_div_ans[3]~17 , core|acc_div_ans[3]~17, my8051, 1
instance = comp, \core|acc_div_ans[3]~18 , core|acc_div_ans[3]~18, my8051, 1
instance = comp, \core|LessThan3~2 , core|LessThan3~2, my8051, 1
instance = comp, \core|acc_div_ans[3]~19 , core|acc_div_ans[3]~19, my8051, 1
instance = comp, \core|LessThan3~0 , core|LessThan3~0, my8051, 1
instance = comp, \core|Add16~9 , core|Add16~9, my8051, 1
instance = comp, \core|LessThan3~1 , core|LessThan3~1, my8051, 1
instance = comp, \core|acc_div_ans[3]~13 , core|acc_div_ans[3]~13, my8051, 1
instance = comp, \core|acc_div_ans[3]~14 , core|acc_div_ans[3]~14, my8051, 1
instance = comp, \core|acc_div_ans[3]~12 , core|acc_div_ans[3]~12, my8051, 1
instance = comp, \core|acc_div_ans[3]~15 , core|acc_div_ans[3]~15, my8051, 1
instance = comp, \core|acc_div_ans[3]~20 , core|acc_div_ans[3]~20, my8051, 1
instance = comp, \core|Add17~12 , core|Add17~12, my8051, 1
instance = comp, \core|Add17~6 , core|Add17~6, my8051, 1
instance = comp, \core|Add17~8 , core|Add17~8, my8051, 1
instance = comp, \core|Add17~10 , core|Add17~10, my8051, 1
instance = comp, \core|Add17~11 , core|Add17~11, my8051, 1
instance = comp, \core|Add17~14 , core|Add17~14, my8051, 1
instance = comp, \core|LessThan4~1 , core|LessThan4~1, my8051, 1
instance = comp, \core|LessThan4~3 , core|LessThan4~3, my8051, 1
instance = comp, \core|LessThan4~5 , core|LessThan4~5, my8051, 1
instance = comp, \core|LessThan4~7 , core|LessThan4~7, my8051, 1
instance = comp, \core|LessThan4~9 , core|LessThan4~9, my8051, 1
instance = comp, \core|LessThan4~10 , core|LessThan4~10, my8051, 1
instance = comp, \core|Add18~0 , core|Add18~0, my8051, 1
instance = comp, \core|Add18~2 , core|Add18~2, my8051, 1
instance = comp, \core|Add18~4 , core|Add18~4, my8051, 1
instance = comp, \core|Add18~6 , core|Add18~6, my8051, 1
instance = comp, \core|Add18~14 , core|Add18~14, my8051, 1
instance = comp, \core|Add18~8 , core|Add18~8, my8051, 1
instance = comp, \core|Add18~13 , core|Add18~13, my8051, 1
instance = comp, \core|Add18~16 , core|Add18~16, my8051, 1
instance = comp, \core|Add18~17 , core|Add18~17, my8051, 1
instance = comp, \core|LessThan5~1 , core|LessThan5~1, my8051, 1
instance = comp, \core|LessThan5~3 , core|LessThan5~3, my8051, 1
instance = comp, \core|LessThan5~5 , core|LessThan5~5, my8051, 1
instance = comp, \core|LessThan5~7 , core|LessThan5~7, my8051, 1
instance = comp, \core|LessThan5~9 , core|LessThan5~9, my8051, 1
instance = comp, \core|LessThan5~11 , core|LessThan5~11, my8051, 1
instance = comp, \core|LessThan5~12 , core|LessThan5~12, my8051, 1
instance = comp, \core|Add19~0 , core|Add19~0, my8051, 1
instance = comp, \core|Add19~2 , core|Add19~2, my8051, 1
instance = comp, \core|Add19~4 , core|Add19~4, my8051, 1
instance = comp, \core|Add19~6 , core|Add19~6, my8051, 1
instance = comp, \core|Add19~8 , core|Add19~8, my8051, 1
instance = comp, \core|Add19~16 , core|Add19~16, my8051, 1
instance = comp, \core|Add19~18 , core|Add19~18, my8051, 1
instance = comp, \core|Add19~19 , core|Add19~19, my8051, 1
instance = comp, \core|Add20~0 , core|Add20~0, my8051, 1
instance = comp, \core|Add20~2 , core|Add20~2, my8051, 1
instance = comp, \core|Add20~4 , core|Add20~4, my8051, 1
instance = comp, \core|Add20~6 , core|Add20~6, my8051, 1
instance = comp, \core|Add20~8 , core|Add20~8, my8051, 1
instance = comp, \core|Add20~10 , core|Add20~10, my8051, 1
instance = comp, \core|b~5 , core|b~5, my8051, 1
instance = comp, \core|b~6 , core|b~6, my8051, 1
instance = comp, \core|always25~0 , core|always25~0, my8051, 1
instance = comp, \core|b[7]~4 , core|b[7]~4, my8051, 1
instance = comp, \core|b[5] , core|b[5], my8051, 1
instance = comp, \core|acc_div_ans[4]~3 , core|acc_div_ans[4]~3, my8051, 1
instance = comp, \core|acc_div_ans[4]~10 , core|acc_div_ans[4]~10, my8051, 1
instance = comp, \core|acc_div_ans[4]~8 , core|acc_div_ans[4]~8, my8051, 1
instance = comp, \core|acc_div_ans[4]~9 , core|acc_div_ans[4]~9, my8051, 1
instance = comp, \core|acc_div_ans[4]~11 , core|acc_div_ans[4]~11, my8051, 1
instance = comp, \core|Add16~11 , core|Add16~11, my8051, 1
instance = comp, \core|Add17~13 , core|Add17~13, my8051, 1
instance = comp, \core|Add18~15 , core|Add18~15, my8051, 1
instance = comp, \core|Add19~17 , core|Add19~17, my8051, 1
instance = comp, \core|b~9 , core|b~9, my8051, 1
instance = comp, \core|b~10 , core|b~10, my8051, 1
instance = comp, \core|b[4] , core|b[4], my8051, 1
instance = comp, \core|ram_rd_data_0[7]~3 , core|ram_rd_data_0[7]~3, my8051, 1
instance = comp, \core|ram_rd_data_0[7]~2 , core|ram_rd_data_0[7]~2, my8051, 1
instance = comp, \ram|address[0]~4 , ram|address[0]~4, my8051, 1
instance = comp, \ram|address[0]~4clkctrl , ram|address[0]~4clkctrl, my8051, 1
instance = comp, \core|data_wr_en~1 , core|data_wr_en~1, my8051, 1
instance = comp, \ram|main_wr_en , ram|main_wr_en, my8051, 1
instance = comp, \ram|main_rd_en , ram|main_rd_en, my8051, 1
instance = comp, \ram|always0~0 , ram|always0~0, my8051, 1
instance = comp, \ram|address[0]~17 , ram|address[0]~17, my8051, 1
instance = comp, \ram|address[0]~18 , ram|address[0]~18, my8051, 1
instance = comp, \ram|address[0] , ram|address[0], my8051, 1
instance = comp, \ram|address[1]~5 , ram|address[1]~5, my8051, 1
instance = comp, \ram|address[1] , ram|address[1], my8051, 1
instance = comp, \ram|address[2]~6 , ram|address[2]~6, my8051, 1
instance = comp, \ram|address[2] , ram|address[2], my8051, 1
instance = comp, \ram|address[3]~7 , ram|address[3]~7, my8051, 1
instance = comp, \ram|address[3] , ram|address[3], my8051, 1
instance = comp, \ram|address[4]~10 , ram|address[4]~10, my8051, 1
instance = comp, \ram|address[4] , ram|address[4], my8051, 1
instance = comp, \ram|address[6]~8 , ram|address[6]~8, my8051, 1
instance = comp, \ram|address[5]~11 , ram|address[5]~11, my8051, 1
instance = comp, \ram|address[5] , ram|address[5], my8051, 1
instance = comp, \ram|address[6]~9 , ram|address[6]~9, my8051, 1
instance = comp, \ram|address[6] , ram|address[6], my8051, 1
instance = comp, \core|Equal277~60 , core|Equal277~60, my8051, 1
instance = comp, \core|acc_or[1]~17 , core|acc_or[1]~17, my8051, 1
instance = comp, \core|acc_or[1]~25 , core|acc_or[1]~25, my8051, 1
instance = comp, \core|ram_wr_data_buf~20 , core|ram_wr_data_buf~20, my8051, 1
instance = comp, \core|acc_xor~1 , core|acc_xor~1, my8051, 1
instance = comp, \core|acc_xor[1] , core|acc_xor[1], my8051, 1
instance = comp, \core|Equal277~59 , core|Equal277~59, my8051, 1
instance = comp, \core|acc_and~2 , core|acc_and~2, my8051, 1
instance = comp, \core|acc_and[1]~3 , core|acc_and[1]~3, my8051, 1
instance = comp, \core|ram_wr_data_buf~47 , core|ram_wr_data_buf~47, my8051, 1
instance = comp, \core|data_wr_en_buf~2 , core|data_wr_en_buf~2, my8051, 1
instance = comp, \core|always12~2 , core|always12~2, my8051, 1
instance = comp, \core|always12~3 , core|always12~3, my8051, 1
instance = comp, \core|data_wr_en_buf~10 , core|data_wr_en_buf~10, my8051, 1
instance = comp, \core|ram_wr_data_buf~43 , core|ram_wr_data_buf~43, my8051, 1
instance = comp, \core|ram_rd_data_0[7]~1 , core|ram_rd_data_0[7]~1, my8051, 1
instance = comp, \core|psw_user~feeder , core|psw_user~feeder, my8051, 1
instance = comp, \core|psw_user , core|psw_user, my8051, 1
instance = comp, \ram|address[0]~18clkctrl , ram|address[0]~18clkctrl, my8051, 1
instance = comp, \ram|address[7]~12 , ram|address[7]~12, my8051, 1
instance = comp, \ram|address[7] , ram|address[7], my8051, 1
instance = comp, \core|ram_wr_addr_buf[10]~81 , core|ram_wr_addr_buf[10]~81, my8051, 1
instance = comp, \core|ram_rd_addr_buf[15]~74 , core|ram_rd_addr_buf[15]~74, my8051, 1
instance = comp, \ram|address[8]~13 , ram|address[8]~13, my8051, 1
instance = comp, \ram|address[8] , ram|address[8], my8051, 1
instance = comp, \ram|address[9]~14 , ram|address[9]~14, my8051, 1
instance = comp, \ram|address[9] , ram|address[9], my8051, 1
instance = comp, \ram|address[10]~15 , ram|address[10]~15, my8051, 1
instance = comp, \ram|address[10] , ram|address[10], my8051, 1
instance = comp, \ram|address[11]~16 , ram|address[11]~16, my8051, 1
instance = comp, \ram|address[11] , ram|address[11], my8051, 1
instance = comp, \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 , ram|xdata|altsyncram_component|auto_generated|ram_block1a1, my8051, 1
instance = comp, \ram|sfr|p2_reg[1]~feeder , ram|sfr|p2_reg[1]~feeder, my8051, 1
instance = comp, \ram|sfr|p0_out_en~0 , ram|sfr|p0_out_en~0, my8051, 1
instance = comp, \ram|sfr|p0_out_en~1 , ram|sfr|p0_out_en~1, my8051, 1
instance = comp, \ram|sfr|p0_reg[0]~0 , ram|sfr|p0_reg[0]~0, my8051, 1
instance = comp, \ram|sfr|p2_reg[7]~0 , ram|sfr|p2_reg[7]~0, my8051, 1
instance = comp, \ram|sfr|p2_reg[1] , ram|sfr|p2_reg[1], my8051, 1
instance = comp, \ram|sfr|p1_out_en~0 , ram|sfr|p1_out_en~0, my8051, 1
instance = comp, \core|data_wr_en~2 , core|data_wr_en~2, my8051, 1
instance = comp, \ram|sfr|p1_reg[7]~0 , ram|sfr|p1_reg[7]~0, my8051, 1
instance = comp, \ram|sfr|p1_reg[1] , ram|sfr|p1_reg[1], my8051, 1
instance = comp, \ram|sfr|p2_out_en~3 , ram|sfr|p2_out_en~3, my8051, 1
instance = comp, \ram|sfr|p3_reg[7]~0 , ram|sfr|p3_reg[7]~0, my8051, 1
instance = comp, \ram|sfr|p2_out_en~2 , ram|sfr|p2_out_en~2, my8051, 1
instance = comp, \ram|sfr|p2_out_en , ram|sfr|p2_out_en, my8051, 1
instance = comp, \ram|sfr|Selector6~1 , ram|sfr|Selector6~1, my8051, 1
instance = comp, \p0[1]~input , p0[1]~input, my8051, 1
instance = comp, \ram|sfr|Selector6~2 , ram|sfr|Selector6~2, my8051, 1
instance = comp, \ram|sfr|p1_out_en~1 , ram|sfr|p1_out_en~1, my8051, 1
instance = comp, \ram|sfr|p1_out_en , ram|sfr|p1_out_en, my8051, 1
instance = comp, \ram|sfr|p3_reg[7]~1 , ram|sfr|p3_reg[7]~1, my8051, 1
instance = comp, \ram|sfr|p3_reg[1] , ram|sfr|p3_reg[1], my8051, 1
instance = comp, \ram|sfr|p3_out_en~0 , ram|sfr|p3_out_en~0, my8051, 1
instance = comp, \ram|sfr|p3_out_en , ram|sfr|p3_out_en, my8051, 1
instance = comp, \ram|sfr|Selector6~0 , ram|sfr|Selector6~0, my8051, 1
instance = comp, \ram|sfr|Selector6~3 , ram|sfr|Selector6~3, my8051, 1
instance = comp, \ram|sfr_rd_en~0clkctrl , ram|sfr_rd_en~0clkctrl, my8051, 1
instance = comp, \ram|sfr|q[1] , ram|sfr|q[1], my8051, 1
instance = comp, \ram|rd_data[1]~14 , ram|rd_data[1]~14, my8051, 1
instance = comp, \ram|data|altsyncram_component|auto_generated|ram_block1a0 , ram|data|altsyncram_component|auto_generated|ram_block1a0, my8051, 1
instance = comp, \ram|rd_data[1]~15 , ram|rd_data[1]~15, my8051, 1
instance = comp, \ram|rd_data[1] , ram|rd_data[1], my8051, 1
instance = comp, \core|ram_rd_data_0[1]~39 , core|ram_rd_data_0[1]~39, my8051, 1
instance = comp, \core|ram_rd_data_0[1]~40 , core|ram_rd_data_0[1]~40, my8051, 1
instance = comp, \core|ram_rd_data_0[1]~41 , core|ram_rd_data_0[1]~41, my8051, 1
instance = comp, \core|ram_rd_data_0[1]~42 , core|ram_rd_data_0[1]~42, my8051, 1
instance = comp, \core|ram_wr_data_buf~100 , core|ram_wr_data_buf~100, my8051, 1
instance = comp, \core|ram_wr_data_buf~41 , core|ram_wr_data_buf~41, my8051, 1
instance = comp, \core|pc[1] , core|pc[1], my8051, 1
instance = comp, \core|always5~24 , core|always5~24, my8051, 1
instance = comp, \core|always5~25 , core|always5~25, my8051, 1
instance = comp, \core|Equal99~3 , core|Equal99~3, my8051, 1
instance = comp, \core|Equal99~12 , core|Equal99~12, my8051, 1
instance = comp, \core|rom_addr[8]~23 , core|rom_addr[8]~23, my8051, 1
instance = comp, \core|rom_code_base~7 , core|rom_code_base~7, my8051, 1
instance = comp, \core|rom_code_base~3 , core|rom_code_base~3, my8051, 1
instance = comp, \core|rom_code_base~32 , core|rom_code_base~32, my8051, 1
instance = comp, \core|rom_code_base[9]~25 , core|rom_code_base[9]~25, my8051, 1
instance = comp, \core|Equal277~63 , core|Equal277~63, my8051, 1
instance = comp, \core|rom_code_rel~0 , core|rom_code_rel~0, my8051, 1
instance = comp, \core|Equal277~62 , core|Equal277~62, my8051, 1
instance = comp, \core|Equal83~9 , core|Equal83~9, my8051, 1
instance = comp, \core|Equal88~3 , core|Equal88~3, my8051, 1
instance = comp, \core|Equal89~10 , core|Equal89~10, my8051, 1
instance = comp, \core|Equal89~11 , core|Equal89~11, my8051, 1
instance = comp, \core|Equal91~0 , core|Equal91~0, my8051, 1
instance = comp, \core|Equal90~8 , core|Equal90~8, my8051, 1
instance = comp, \core|psw_cy~8 , core|psw_cy~8, my8051, 1
instance = comp, \core|rom_code_rel~1 , core|rom_code_rel~1, my8051, 1
instance = comp, \core|Equal277~78 , core|Equal277~78, my8051, 1
instance = comp, \core|rom_code_rel~3 , core|rom_code_rel~3, my8051, 1
instance = comp, \core|Equal277~64 , core|Equal277~64, my8051, 1
instance = comp, \core|rom_code_rel~4 , core|rom_code_rel~4, my8051, 1
instance = comp, \core|rom_code_rel[15]~12 , core|rom_code_rel[15]~12, my8051, 1
instance = comp, \core|always5~23 , core|always5~23, my8051, 1
instance = comp, \core|rom_addr[13]~19 , core|rom_addr[13]~19, my8051, 1
instance = comp, \core|pc_add1[7]~14 , core|pc_add1[7]~14, my8051, 1
instance = comp, \core|pc[7] , core|pc[7], my8051, 1
instance = comp, \core|rom_code_base[7]~23 , core|rom_code_base[7]~23, my8051, 1
instance = comp, \core|rom_code_rel[6]~11 , core|rom_code_rel[6]~11, my8051, 1
instance = comp, \core|rom_code_rel[5]~10 , core|rom_code_rel[5]~10, my8051, 1
instance = comp, \core|pc[5] , core|pc[5], my8051, 1
instance = comp, \core|rom_code_base[5]~21 , core|rom_code_base[5]~21, my8051, 1
instance = comp, \core|rom_code_rel[4]~9 , core|rom_code_rel[4]~9, my8051, 1
instance = comp, \core|rom_code_rel[3]~8 , core|rom_code_rel[3]~8, my8051, 1
instance = comp, \core|pc[3] , core|pc[3], my8051, 1
instance = comp, \core|rom_code_base[3]~19 , core|rom_code_base[3]~19, my8051, 1
instance = comp, \core|rom_code_rel[2]~7 , core|rom_code_rel[2]~7, my8051, 1
instance = comp, \core|rom_code_rel[1]~6 , core|rom_code_rel[1]~6, my8051, 1
instance = comp, \core|rom_code_base[1]~17 , core|rom_code_base[1]~17, my8051, 1
instance = comp, \core|rom_code_rel[0]~5 , core|rom_code_rel[0]~5, my8051, 1
instance = comp, \core|rom_code_addr[0]~0 , core|rom_code_addr[0]~0, my8051, 1
instance = comp, \core|rom_code_addr[1]~2 , core|rom_code_addr[1]~2, my8051, 1
instance = comp, \core|rom_code_addr[2]~4 , core|rom_code_addr[2]~4, my8051, 1
instance = comp, \core|rom_code_addr[3]~6 , core|rom_code_addr[3]~6, my8051, 1
instance = comp, \core|rom_code_addr[4]~8 , core|rom_code_addr[4]~8, my8051, 1
instance = comp, \core|rom_code_addr[5]~10 , core|rom_code_addr[5]~10, my8051, 1
instance = comp, \core|rom_code_addr[6]~12 , core|rom_code_addr[6]~12, my8051, 1
instance = comp, \core|rom_code_addr[7]~14 , core|rom_code_addr[7]~14, my8051, 1
instance = comp, \core|rom_code_addr[8]~16 , core|rom_code_addr[8]~16, my8051, 1
instance = comp, \core|always5~20 , core|always5~20, my8051, 1
instance = comp, \core|Equal105~0 , core|Equal105~0, my8051, 1
instance = comp, \core|Equal105~1 , core|Equal105~1, my8051, 1
instance = comp, \core|Equal105~2 , core|Equal105~2, my8051, 1
instance = comp, \core|Equal105~3 , core|Equal105~3, my8051, 1
instance = comp, \core|Equal105~4 , core|Equal105~4, my8051, 1
instance = comp, \core|always5~21 , core|always5~21, my8051, 1
instance = comp, \core|Equal104~3 , core|Equal104~3, my8051, 1
instance = comp, \core|Equal104~1 , core|Equal104~1, my8051, 1
instance = comp, \core|Equal104~2 , core|Equal104~2, my8051, 1
instance = comp, \core|ram_rd_data_1[1] , core|ram_rd_data_1[1], my8051, 1
instance = comp, \core|Equal104~0 , core|Equal104~0, my8051, 1
instance = comp, \core|Equal104~4 , core|Equal104~4, my8051, 1
instance = comp, \core|always5~6 , core|always5~6, my8051, 1
instance = comp, \core|always5~3 , core|always5~3, my8051, 1
instance = comp, \core|always5~26 , core|always5~26, my8051, 1
instance = comp, \core|always5~18 , core|always5~18, my8051, 1
instance = comp, \core|Equal102~1 , core|Equal102~1, my8051, 1
instance = comp, \core|Equal102~0 , core|Equal102~0, my8051, 1
instance = comp, \core|Equal102~3 , core|Equal102~3, my8051, 1
instance = comp, \core|Equal102~2 , core|Equal102~2, my8051, 1
instance = comp, \core|Equal102~4 , core|Equal102~4, my8051, 1
instance = comp, \core|always5~19 , core|always5~19, my8051, 1
instance = comp, \core|Equal101~1 , core|Equal101~1, my8051, 1
instance = comp, \core|Equal101~2 , core|Equal101~2, my8051, 1
instance = comp, \core|always5~15 , core|always5~15, my8051, 1
instance = comp, \core|Equal103~2 , core|Equal103~2, my8051, 1
instance = comp, \core|Equal103~1 , core|Equal103~1, my8051, 1
instance = comp, \core|Equal103~3 , core|Equal103~3, my8051, 1
instance = comp, \core|Equal103~0 , core|Equal103~0, my8051, 1
instance = comp, \core|Equal103~4 , core|Equal103~4, my8051, 1
instance = comp, \core|always5~16 , core|always5~16, my8051, 1
instance = comp, \core|Mux0~2 , core|Mux0~2, my8051, 1
instance = comp, \core|Mux0~3 , core|Mux0~3, my8051, 1
instance = comp, \core|Mux0~0 , core|Mux0~0, my8051, 1
instance = comp, \core|Mux0~1 , core|Mux0~1, my8051, 1
instance = comp, \core|Mux0~4 , core|Mux0~4, my8051, 1
instance = comp, \core|always5~17 , core|always5~17, my8051, 1
instance = comp, \core|Equal106~0 , core|Equal106~0, my8051, 1
instance = comp, \core|Equal106~1 , core|Equal106~1, my8051, 1
instance = comp, \core|always5~13 , core|always5~13, my8051, 1
instance = comp, \core|always5~14 , core|always5~14, my8051, 1
instance = comp, \core|always5~22 , core|always5~22, my8051, 1
instance = comp, \core|rom_addr[8]~20 , core|rom_addr[8]~20, my8051, 1
instance = comp, \core|rom_addr[8]~21 , core|rom_addr[8]~21, my8051, 1
instance = comp, \core|rom_addr[8]~22 , core|rom_addr[8]~22, my8051, 1
instance = comp, \core|rom_addr[8]~24 , core|rom_addr[8]~24, my8051, 1
instance = comp, \core|pc_add1[8]~16 , core|pc_add1[8]~16, my8051, 1
instance = comp, \core|pc[8] , core|pc[8], my8051, 1
instance = comp, \core|rom_code_base[8]~24 , core|rom_code_base[8]~24, my8051, 1
instance = comp, \core|rom_code_addr[9]~18 , core|rom_code_addr[9]~18, my8051, 1
instance = comp, \core|rom_addr[9]~25 , core|rom_addr[9]~25, my8051, 1
instance = comp, \core|rom_addr[9]~26 , core|rom_addr[9]~26, my8051, 1
instance = comp, \core|rom_addr[9]~27 , core|rom_addr[9]~27, my8051, 1
instance = comp, \core|pc_add1[9]~18 , core|pc_add1[9]~18, my8051, 1
instance = comp, \core|pc[9] , core|pc[9], my8051, 1
instance = comp, \core|ram_wr_data_buf~37 , core|ram_wr_data_buf~37, my8051, 1
instance = comp, \core|ram_wr_data_buf~36 , core|ram_wr_data_buf~36, my8051, 1
instance = comp, \core|ram_wr_data_buf~38 , core|ram_wr_data_buf~38, my8051, 1
instance = comp, \core|ram_wr_data_buf~39 , core|ram_wr_data_buf~39, my8051, 1
instance = comp, \core|Decoder0~1 , core|Decoder0~1, my8051, 1
instance = comp, \core|Equal236~0 , core|Equal236~0, my8051, 1
instance = comp, \core|ram_wr_data_bit_operate~3 , core|ram_wr_data_bit_operate~3, my8051, 1
instance = comp, \core|ram_wr_data_bit_operate~4 , core|ram_wr_data_bit_operate~4, my8051, 1
instance = comp, \core|ram_wr_data_buf~29 , core|ram_wr_data_buf~29, my8051, 1
instance = comp, \core|ram_wr_data_buf~40 , core|ram_wr_data_buf~40, my8051, 1
instance = comp, \core|ram_wr_data_buf~42 , core|ram_wr_data_buf~42, my8051, 1
instance = comp, \core|ram_wr_data_buf~25 , core|ram_wr_data_buf~25, my8051, 1
instance = comp, \core|ram_wr_data_buf~26 , core|ram_wr_data_buf~26, my8051, 1
instance = comp, \core|ram_wr_data_buf~44 , core|ram_wr_data_buf~44, my8051, 1
instance = comp, \core|ram_wr_data_buf~18 , core|ram_wr_data_buf~18, my8051, 1
instance = comp, \core|ram_wr_data_buf~45 , core|ram_wr_data_buf~45, my8051, 1
instance = comp, \core|ram_wr_data_buf~46 , core|ram_wr_data_buf~46, my8051, 1
instance = comp, \core|ram_wr_data_buf~48 , core|ram_wr_data_buf~48, my8051, 1
instance = comp, \core|ram_wr_data_buf[1]~49 , core|ram_wr_data_buf[1]~49, my8051, 1
instance = comp, \p0[4]~input , p0[4]~input, my8051, 1
instance = comp, \ram|sfr|p2_reg[4]~feeder , ram|sfr|p2_reg[4]~feeder, my8051, 1
instance = comp, \ram|sfr|p2_reg[4] , ram|sfr|p2_reg[4], my8051, 1
instance = comp, \ram|sfr|p1_reg[4] , ram|sfr|p1_reg[4], my8051, 1
instance = comp, \ram|sfr|Selector3~1 , ram|sfr|Selector3~1, my8051, 1
instance = comp, \ram|sfr|Selector3~2 , ram|sfr|Selector3~2, my8051, 1
instance = comp, \ram|sfr|p3_reg[4] , ram|sfr|p3_reg[4], my8051, 1
instance = comp, \ram|sfr|Selector3~0 , ram|sfr|Selector3~0, my8051, 1
instance = comp, \ram|sfr|Selector3~3 , ram|sfr|Selector3~3, my8051, 1
instance = comp, \ram|sfr|q[4] , ram|sfr|q[4], my8051, 1
instance = comp, \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 , ram|xdata|altsyncram_component|auto_generated|ram_block1a4, my8051, 1
instance = comp, \ram|rd_data[4]~6 , ram|rd_data[4]~6, my8051, 1
instance = comp, \ram|rd_data[4]~7 , ram|rd_data[4]~7, my8051, 1
instance = comp, \ram|rd_data[4] , ram|rd_data[4], my8051, 1
instance = comp, \core|ram_rd_data_0[4]~19 , core|ram_rd_data_0[4]~19, my8051, 1
instance = comp, \core|ram_rd_data_0[4]~20 , core|ram_rd_data_0[4]~20, my8051, 1
instance = comp, \core|ram_rd_data_0[4]~21 , core|ram_rd_data_0[4]~21, my8051, 1
instance = comp, \core|ram_rd_data_0[4]~22 , core|ram_rd_data_0[4]~22, my8051, 1
instance = comp, \core|ram_rd_data_0[4]~23 , core|ram_rd_data_0[4]~23, my8051, 1
instance = comp, \core|add_a[4]~4 , core|add_a[4]~4, my8051, 1
instance = comp, \core|Add8~0 , core|Add8~0, my8051, 1
instance = comp, \core|Add8~1 , core|Add8~1, my8051, 1
instance = comp, \core|Add8~2 , core|Add8~2, my8051, 1
instance = comp, \core|Add4~21 , core|Add4~21, my8051, 1
instance = comp, \core|Add4~23 , core|Add4~23, my8051, 1
instance = comp, \core|Add8~4 , core|Add8~4, my8051, 1
instance = comp, \core|Add8~5 , core|Add8~5, my8051, 1
instance = comp, \core|acc_and~8 , core|acc_and~8, my8051, 1
instance = comp, \core|acc_and[4]~9 , core|acc_and[4]~9, my8051, 1
instance = comp, \core|acc_or[4]~20 , core|acc_or[4]~20, my8051, 1
instance = comp, \core|acc_or[4]~28 , core|acc_or[4]~28, my8051, 1
instance = comp, \core|acc_xor~4 , core|acc_xor~4, my8051, 1
instance = comp, \core|acc_xor[4] , core|acc_xor[4], my8051, 1
instance = comp, \core|ram_wr_data_buf~71 , core|ram_wr_data_buf~71, my8051, 1
instance = comp, \core|ram_wr_data_buf~104 , core|ram_wr_data_buf~104, my8051, 1
instance = comp, \core|ram_wr_data_buf~23 , core|ram_wr_data_buf~23, my8051, 1
instance = comp, \core|ram_wr_data_buf~67 , core|ram_wr_data_buf~67, my8051, 1
instance = comp, \core|ram_wr_data_buf~68 , core|ram_wr_data_buf~68, my8051, 1
instance = comp, \core|ram_wr_data_buf~69 , core|ram_wr_data_buf~69, my8051, 1
instance = comp, \core|ram_wr_data_buf~103 , core|ram_wr_data_buf~103, my8051, 1
instance = comp, \core|Decoder0~4 , core|Decoder0~4, my8051, 1
instance = comp, \core|ram_wr_data_buf~65 , core|ram_wr_data_buf~65, my8051, 1
instance = comp, \core|ram_wr_data_buf~66 , core|ram_wr_data_buf~66, my8051, 1
instance = comp, \core|ram_wr_data_buf~27 , core|ram_wr_data_buf~27, my8051, 1
instance = comp, \core|rom_addr[13]~32 , core|rom_addr[13]~32, my8051, 1
instance = comp, \core|rom_addr[13]~33 , core|rom_addr[13]~33, my8051, 1
instance = comp, \core|rom_addr[13]~0 , core|rom_addr[13]~0, my8051, 1
instance = comp, \core|rom_addr[13]~31 , core|rom_addr[13]~31, my8051, 1
instance = comp, \core|rom_code_base[12]~28 , core|rom_code_base[12]~28, my8051, 1
instance = comp, \core|rom_addr[10]~28 , core|rom_addr[10]~28, my8051, 1
instance = comp, \core|rom_code_addr[10]~20 , core|rom_code_addr[10]~20, my8051, 1
instance = comp, \core|rom_addr[10]~29 , core|rom_addr[10]~29, my8051, 1
instance = comp, \core|rom_addr[10]~30 , core|rom_addr[10]~30, my8051, 1
instance = comp, \core|pc_add1[10]~20 , core|pc_add1[10]~20, my8051, 1
instance = comp, \core|pc[10] , core|pc[10], my8051, 1
instance = comp, \core|rom_code_base[10]~26 , core|rom_code_base[10]~26, my8051, 1
instance = comp, \core|rom_code_addr[11]~22 , core|rom_code_addr[11]~22, my8051, 1
instance = comp, \core|rom_addr[11]~34 , core|rom_addr[11]~34, my8051, 1
instance = comp, \core|rom_addr[11]~35 , core|rom_addr[11]~35, my8051, 1
instance = comp, \core|pc_add1[11]~22 , core|pc_add1[11]~22, my8051, 1
instance = comp, \core|pc[11] , core|pc[11], my8051, 1
instance = comp, \core|rom_code_base[11]~27 , core|rom_code_base[11]~27, my8051, 1
instance = comp, \core|rom_code_addr[12]~24 , core|rom_code_addr[12]~24, my8051, 1
instance = comp, \core|rom_addr[12]~36 , core|rom_addr[12]~36, my8051, 1
instance = comp, \core|rom_addr[12]~37 , core|rom_addr[12]~37, my8051, 1
instance = comp, \core|pc_add1[12]~24 , core|pc_add1[12]~24, my8051, 1
instance = comp, \core|pc[12] , core|pc[12], my8051, 1
instance = comp, \core|ram_wr_data_buf~64 , core|ram_wr_data_buf~64, my8051, 1
instance = comp, \core|ram_wr_data_buf~70 , core|ram_wr_data_buf~70, my8051, 1
instance = comp, \core|ram_wr_data_buf~72 , core|ram_wr_data_buf~72, my8051, 1
instance = comp, \core|same_byte[4]~3 , core|same_byte[4]~3, my8051, 1
instance = comp, \core|sp[4] , core|sp[4], my8051, 1
instance = comp, \core|sp[5] , core|sp[5], my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~34 , core|ram_rd_addr_buf[5]~34, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~35 , core|ram_rd_addr_buf[5]~35, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~36 , core|ram_rd_addr_buf[5]~36, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~37 , core|ram_rd_addr_buf[5]~37, my8051, 1
instance = comp, \core|ram_rd_addr_buf[5]~38 , core|ram_rd_addr_buf[5]~38, my8051, 1
instance = comp, \core|always10~3 , core|always10~3, my8051, 1
instance = comp, \core|same_byte[6] , core|same_byte[6], my8051, 1
instance = comp, \core|Add24~26 , core|Add24~26, my8051, 1
instance = comp, \core|Add24~28 , core|Add24~28, my8051, 1
instance = comp, \core|dp[14]~10 , core|dp[14]~10, my8051, 1
instance = comp, \core|Equal202~2 , core|Equal202~2, my8051, 1
instance = comp, \core|always23~0 , core|always23~0, my8051, 1
instance = comp, \core|always23~1 , core|always23~1, my8051, 1
instance = comp, \core|dp[14]~16 , core|dp[14]~16, my8051, 1
instance = comp, \core|dp[15]~17 , core|dp[15]~17, my8051, 1
instance = comp, \core|dp[14] , core|dp[14], my8051, 1
instance = comp, \core|wr_acc~22 , core|wr_acc~22, my8051, 1
instance = comp, \core|psw_ac~2 , core|psw_ac~2, my8051, 1
instance = comp, \core|psw_ac~3 , core|psw_ac~3, my8051, 1
instance = comp, \core|psw_ac , core|psw_ac, my8051, 1
instance = comp, \ram|sfr|p3_reg[6] , ram|sfr|p3_reg[6], my8051, 1
instance = comp, \ram|sfr|Selector1~0 , ram|sfr|Selector1~0, my8051, 1
instance = comp, \p0[6]~input , p0[6]~input, my8051, 1
instance = comp, \ram|sfr|p2_reg[6]~feeder , ram|sfr|p2_reg[6]~feeder, my8051, 1
instance = comp, \ram|sfr|p2_reg[6] , ram|sfr|p2_reg[6], my8051, 1
instance = comp, \ram|sfr|p1_reg[6] , ram|sfr|p1_reg[6], my8051, 1
instance = comp, \ram|sfr|Selector1~1 , ram|sfr|Selector1~1, my8051, 1
instance = comp, \ram|sfr|Selector1~2 , ram|sfr|Selector1~2, my8051, 1
instance = comp, \ram|sfr|Selector1~3 , ram|sfr|Selector1~3, my8051, 1
instance = comp, \ram|sfr|q[6] , ram|sfr|q[6], my8051, 1
instance = comp, \ram|rd_data[6]~4 , ram|rd_data[6]~4, my8051, 1
instance = comp, \ram|rd_data[6]~5 , ram|rd_data[6]~5, my8051, 1
instance = comp, \ram|rd_data[6] , ram|rd_data[6], my8051, 1
instance = comp, \core|ram_rd_data_0[6]~14 , core|ram_rd_data_0[6]~14, my8051, 1
instance = comp, \core|ram_rd_data_0[6]~15 , core|ram_rd_data_0[6]~15, my8051, 1
instance = comp, \core|ram_rd_data_0[6]~16 , core|ram_rd_data_0[6]~16, my8051, 1
instance = comp, \core|ram_rd_data_0[6]~17 , core|ram_rd_data_0[6]~17, my8051, 1
instance = comp, \core|ram_rd_data_0[6]~18 , core|ram_rd_data_0[6]~18, my8051, 1
instance = comp, \core|add_a[6]~6 , core|add_a[6]~6, my8051, 1
instance = comp, \core|Add8~12 , core|Add8~12, my8051, 1
instance = comp, \core|Add8~13 , core|Add8~13, my8051, 1
instance = comp, \core|Add8~14 , core|Add8~14, my8051, 1
instance = comp, \core|Add8~7 , core|Add8~7, my8051, 1
instance = comp, \core|Add8~8 , core|Add8~8, my8051, 1
instance = comp, \core|Add8~9 , core|Add8~9, my8051, 1
instance = comp, \core|Add8~10 , core|Add8~10, my8051, 1
instance = comp, \core|Add8~15 , core|Add8~15, my8051, 1
instance = comp, \core|acc_and~12 , core|acc_and~12, my8051, 1
instance = comp, \core|acc_and[6]~13 , core|acc_and[6]~13, my8051, 1
instance = comp, \core|acc_xor~6 , core|acc_xor~6, my8051, 1
instance = comp, \core|acc_xor[6] , core|acc_xor[6], my8051, 1
instance = comp, \core|acc_or[6]~22 , core|acc_or[6]~22, my8051, 1
instance = comp, \core|acc_or[6]~30 , core|acc_or[6]~30, my8051, 1
instance = comp, \core|ram_wr_data_buf~87 , core|ram_wr_data_buf~87, my8051, 1
instance = comp, \core|ram_wr_data_buf~106 , core|ram_wr_data_buf~106, my8051, 1
instance = comp, \core|Decoder0~6 , core|Decoder0~6, my8051, 1
instance = comp, \core|ram_wr_data_buf~82 , core|ram_wr_data_buf~82, my8051, 1
instance = comp, \core|ram_wr_data_buf~83 , core|ram_wr_data_buf~83, my8051, 1
instance = comp, \core|ram_wr_data_buf~84 , core|ram_wr_data_buf~84, my8051, 1
instance = comp, \core|rom_code_base[14]~30 , core|rom_code_base[14]~30, my8051, 1
instance = comp, \core|rom_code_addr[13]~26 , core|rom_code_addr[13]~26, my8051, 1
instance = comp, \core|rom_addr[13]~38 , core|rom_addr[13]~38, my8051, 1
instance = comp, \core|rom_addr[13]~39 , core|rom_addr[13]~39, my8051, 1
instance = comp, \core|pc_add1[13]~26 , core|pc_add1[13]~26, my8051, 1
instance = comp, \core|pc[13] , core|pc[13], my8051, 1
instance = comp, \core|rom_code_base[13]~29 , core|rom_code_base[13]~29, my8051, 1
instance = comp, \core|rom_code_addr[14]~28 , core|rom_code_addr[14]~28, my8051, 1
instance = comp, \core|rom_addr[14]~40 , core|rom_addr[14]~40, my8051, 1
instance = comp, \core|rom_addr[14]~41 , core|rom_addr[14]~41, my8051, 1
instance = comp, \core|pc_add1[14]~28 , core|pc_add1[14]~28, my8051, 1
instance = comp, \core|pc[14] , core|pc[14], my8051, 1
instance = comp, \core|ram_wr_data_buf~80 , core|ram_wr_data_buf~80, my8051, 1
instance = comp, \core|ram_wr_data_buf~81 , core|ram_wr_data_buf~81, my8051, 1
instance = comp, \core|ram_wr_data_buf~85 , core|ram_wr_data_buf~85, my8051, 1
instance = comp, \core|ram_wr_data_buf~86 , core|ram_wr_data_buf~86, my8051, 1
instance = comp, \core|ram_wr_data_buf~88 , core|ram_wr_data_buf~88, my8051, 1
instance = comp, \core|same_byte[6]~1 , core|same_byte[6]~1, my8051, 1
instance = comp, \core|Add19~10 , core|Add19~10, my8051, 1
instance = comp, \core|Add19~15 , core|Add19~15, my8051, 1
instance = comp, \core|Add20~12 , core|Add20~12, my8051, 1
instance = comp, \core|b~7 , core|b~7, my8051, 1
instance = comp, \core|b~8 , core|b~8, my8051, 1
instance = comp, \core|b[6] , core|b[6], my8051, 1
instance = comp, \core|acc_div_ans[2]~16 , core|acc_div_ans[2]~16, my8051, 1
instance = comp, \core|Add18~10 , core|Add18~10, my8051, 1
instance = comp, \core|Add18~12 , core|Add18~12, my8051, 1
instance = comp, \core|Add19~12 , core|Add19~12, my8051, 1
instance = comp, \core|Add19~14 , core|Add19~14, my8051, 1
instance = comp, \core|LessThan6~1 , core|LessThan6~1, my8051, 1
instance = comp, \core|LessThan6~3 , core|LessThan6~3, my8051, 1
instance = comp, \core|LessThan6~5 , core|LessThan6~5, my8051, 1
instance = comp, \core|LessThan6~7 , core|LessThan6~7, my8051, 1
instance = comp, \core|LessThan6~9 , core|LessThan6~9, my8051, 1
instance = comp, \core|LessThan6~11 , core|LessThan6~11, my8051, 1
instance = comp, \core|LessThan6~13 , core|LessThan6~13, my8051, 1
instance = comp, \core|LessThan6~14 , core|LessThan6~14, my8051, 1
instance = comp, \core|b[4]~1 , core|b[4]~1, my8051, 1
instance = comp, \core|b~15 , core|b~15, my8051, 1
instance = comp, \core|b~16 , core|b~16, my8051, 1
instance = comp, \core|b[3] , core|b[3], my8051, 1
instance = comp, \core|b~13 , core|b~13, my8051, 1
instance = comp, \core|b~14 , core|b~14, my8051, 1
instance = comp, \core|b[2] , core|b[2], my8051, 1
instance = comp, \core|Add20~14 , core|Add20~14, my8051, 1
instance = comp, \core|b~11 , core|b~11, my8051, 1
instance = comp, \core|b~12 , core|b~12, my8051, 1
instance = comp, \core|b[7] , core|b[7], my8051, 1
instance = comp, \core|Add19~20 , core|Add19~20, my8051, 1
instance = comp, \core|b~17 , core|b~17, my8051, 1
instance = comp, \core|b~18 , core|b~18, my8051, 1
instance = comp, \core|b[1] , core|b[1], my8051, 1
instance = comp, \core|b~2 , core|b~2, my8051, 1
instance = comp, \core|b~3 , core|b~3, my8051, 1
instance = comp, \core|b[0] , core|b[0], my8051, 1
instance = comp, \core|Equal267~0 , core|Equal267~0, my8051, 1
instance = comp, \core|always14~8 , core|always14~8, my8051, 1
instance = comp, \core|always14~9 , core|always14~9, my8051, 1
instance = comp, \core|always14~3 , core|always14~3, my8051, 1
instance = comp, \core|Equal263~2 , core|Equal263~2, my8051, 1
instance = comp, \core|always14~10 , core|always14~10, my8051, 1
instance = comp, \core|Equal271~2 , core|Equal271~2, my8051, 1
instance = comp, \core|always14~4 , core|always14~4, my8051, 1
instance = comp, \core|always14~14 , core|always14~14, my8051, 1
instance = comp, \core|acc[4]~40 , core|acc[4]~40, my8051, 1
instance = comp, \core|Equal277~69 , core|Equal277~69, my8051, 1
instance = comp, \core|Equal277~70 , core|Equal277~70, my8051, 1
instance = comp, \core|acc~22 , core|acc~22, my8051, 1
instance = comp, \core|acc~111 , core|acc~111, my8051, 1
instance = comp, \core|acc~44 , core|acc~44, my8051, 1
instance = comp, \core|acc~42 , core|acc~42, my8051, 1
instance = comp, \core|Equal277~75 , core|Equal277~75, my8051, 1
instance = comp, \core|acc~63 , core|acc~63, my8051, 1
instance = comp, \core|acc~62 , core|acc~62, my8051, 1
instance = comp, \core|always14~11 , core|always14~11, my8051, 1
instance = comp, \core|always14~12 , core|always14~12, my8051, 1
instance = comp, \core|always14~13 , core|always14~13, my8051, 1
instance = comp, \core|wr_acc~18 , core|wr_acc~18, my8051, 1
instance = comp, \core|always14~16 , core|always14~16, my8051, 1
instance = comp, \core|Equal281~0 , core|Equal281~0, my8051, 1
instance = comp, \core|always14~5 , core|always14~5, my8051, 1
instance = comp, \core|Equal280~0 , core|Equal280~0, my8051, 1
instance = comp, \core|always14~6 , core|always14~6, my8051, 1
instance = comp, \core|always14~7 , core|always14~7, my8051, 1
instance = comp, \core|acc~64 , core|acc~64, my8051, 1
instance = comp, \core|acc~65 , core|acc~65, my8051, 1
instance = comp, \core|acc_or[2]~18 , core|acc_or[2]~18, my8051, 1
instance = comp, \core|acc_or[2]~26 , core|acc_or[2]~26, my8051, 1
instance = comp, \core|acc[4]~47 , core|acc[4]~47, my8051, 1
instance = comp, \core|acc~66 , core|acc~66, my8051, 1
instance = comp, \core|acc_and~4 , core|acc_and~4, my8051, 1
instance = comp, \core|acc_and[2]~5 , core|acc_and[2]~5, my8051, 1
instance = comp, \core|acc_xor~2 , core|acc_xor~2, my8051, 1
instance = comp, \core|acc_xor[2] , core|acc_xor[2], my8051, 1
instance = comp, \core|acc~67 , core|acc~67, my8051, 1
instance = comp, \core|acc_div_ans[2]~22 , core|acc_div_ans[2]~22, my8051, 1
instance = comp, \core|acc~68 , core|acc~68, my8051, 1
instance = comp, \core|acc~69 , core|acc~69, my8051, 1
instance = comp, \core|ram_wr_data_buf~55 , core|ram_wr_data_buf~55, my8051, 1
instance = comp, \core|ram_wr_data_buf~50 , core|ram_wr_data_buf~50, my8051, 1
instance = comp, \core|Decoder0~2 , core|Decoder0~2, my8051, 1
instance = comp, \core|ram_wr_data_buf~51 , core|ram_wr_data_buf~51, my8051, 1
instance = comp, \core|pc[2] , core|pc[2], my8051, 1
instance = comp, \core|ram_wr_data_buf~52 , core|ram_wr_data_buf~52, my8051, 1
instance = comp, \core|Add8~17 , core|Add8~17, my8051, 1
instance = comp, \core|Add11~1 , core|Add11~1, my8051, 1
instance = comp, \core|psw_ov~2 , core|psw_ov~2, my8051, 1
instance = comp, \core|psw_ov~3 , core|psw_ov~3, my8051, 1
instance = comp, \core|Equal287~0 , core|Equal287~0, my8051, 1
instance = comp, \core|Equal287~1 , core|Equal287~1, my8051, 1
instance = comp, \core|psw_ov~4 , core|psw_ov~4, my8051, 1
instance = comp, \core|psw_ov~5 , core|psw_ov~5, my8051, 1
instance = comp, \core|psw_ov~6 , core|psw_ov~6, my8051, 1
instance = comp, \core|psw_ov , core|psw_ov, my8051, 1
instance = comp, \ram|sfr|p1_reg[2] , ram|sfr|p1_reg[2], my8051, 1
instance = comp, \ram|sfr|Selector5~0 , ram|sfr|Selector5~0, my8051, 1
instance = comp, \p0[2]~input , p0[2]~input, my8051, 1
instance = comp, \ram|sfr|p3_reg[2] , ram|sfr|p3_reg[2], my8051, 1
instance = comp, \ram|sfr|p2_reg[2] , ram|sfr|p2_reg[2], my8051, 1
instance = comp, \ram|sfr|Selector5~1 , ram|sfr|Selector5~1, my8051, 1
instance = comp, \ram|sfr|Selector5~2 , ram|sfr|Selector5~2, my8051, 1
instance = comp, \ram|sfr|Selector5~3 , ram|sfr|Selector5~3, my8051, 1
instance = comp, \ram|sfr|q[2] , ram|sfr|q[2], my8051, 1
instance = comp, \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 , ram|xdata|altsyncram_component|auto_generated|ram_block1a2, my8051, 1
instance = comp, \ram|rd_data[2]~10 , ram|rd_data[2]~10, my8051, 1
instance = comp, \ram|rd_data[2]~11 , ram|rd_data[2]~11, my8051, 1
instance = comp, \ram|rd_data[2] , ram|rd_data[2], my8051, 1
instance = comp, \core|ram_rd_data_0[2]~29 , core|ram_rd_data_0[2]~29, my8051, 1
instance = comp, \core|ram_rd_data_0[2]~30 , core|ram_rd_data_0[2]~30, my8051, 1
instance = comp, \core|ram_rd_data_0[2]~31 , core|ram_rd_data_0[2]~31, my8051, 1
instance = comp, \core|ram_rd_data_0[2]~32 , core|ram_rd_data_0[2]~32, my8051, 1
instance = comp, \core|ram_wr_data_buf~101 , core|ram_wr_data_buf~101, my8051, 1
instance = comp, \core|ram_wr_data_buf~53 , core|ram_wr_data_buf~53, my8051, 1
instance = comp, \core|ram_wr_data_buf~54 , core|ram_wr_data_buf~54, my8051, 1
instance = comp, \core|ram_wr_data_buf~56 , core|ram_wr_data_buf~56, my8051, 1
instance = comp, \core|acc[2]~6 , core|acc[2]~6, my8051, 1
instance = comp, \core|acc~38 , core|acc~38, my8051, 1
instance = comp, \core|acc~24 , core|acc~24, my8051, 1
instance = comp, \core|acc[4]~52 , core|acc[4]~52, my8051, 1
instance = comp, \core|acc[4]~112 , core|acc[4]~112, my8051, 1
instance = comp, \core|da_high~9 , core|da_high~9, my8051, 1
instance = comp, \core|acc[3]~70 , core|acc[3]~70, my8051, 1
instance = comp, \core|acc[3]~71 , core|acc[3]~71, my8051, 1
instance = comp, \core|acc[2] , core|acc[2], my8051, 1
instance = comp, \core|add_a[2]~2 , core|add_a[2]~2, my8051, 1
instance = comp, \core|Add4~8 , core|Add4~8, my8051, 1
instance = comp, \core|Add4~9 , core|Add4~9, my8051, 1
instance = comp, \core|Add4~10 , core|Add4~10, my8051, 1
instance = comp, \core|Add4~6 , core|Add4~6, my8051, 1
instance = comp, \core|Add4~11 , core|Add4~11, my8051, 1
instance = comp, \core|Add4~16 , core|Add4~16, my8051, 1
instance = comp, \core|same_byte[2]~5 , core|same_byte[2]~5, my8051, 1
instance = comp, \core|always10~8 , core|always10~8, my8051, 1
instance = comp, \core|same_byte[2] , core|same_byte[2], my8051, 1
instance = comp, \core|ram_rd_data_0[2]~33 , core|ram_rd_data_0[2]~33, my8051, 1
instance = comp, \core|Add4~14 , core|Add4~14, my8051, 1
instance = comp, \core|Add4~15 , core|Add4~15, my8051, 1
instance = comp, \core|same_byte[3]~4 , core|same_byte[3]~4, my8051, 1
instance = comp, \core|same_byte[3]~feeder , core|same_byte[3]~feeder, my8051, 1
instance = comp, \core|always10~7 , core|always10~7, my8051, 1
instance = comp, \core|same_byte[3] , core|same_byte[3], my8051, 1
instance = comp, \core|ram_rd_data_0[3]~34 , core|ram_rd_data_0[3]~34, my8051, 1
instance = comp, \ram|sfr|p2_reg[3]~feeder , ram|sfr|p2_reg[3]~feeder, my8051, 1
instance = comp, \ram|sfr|p2_reg[3] , ram|sfr|p2_reg[3], my8051, 1
instance = comp, \ram|sfr|p1_reg[3] , ram|sfr|p1_reg[3], my8051, 1
instance = comp, \ram|sfr|Selector4~1 , ram|sfr|Selector4~1, my8051, 1
instance = comp, \p0[3]~input , p0[3]~input, my8051, 1
instance = comp, \ram|sfr|Selector4~2 , ram|sfr|Selector4~2, my8051, 1
instance = comp, \ram|sfr|p3_reg[3] , ram|sfr|p3_reg[3], my8051, 1
instance = comp, \ram|sfr|Selector4~0 , ram|sfr|Selector4~0, my8051, 1
instance = comp, \ram|sfr|Selector4~3 , ram|sfr|Selector4~3, my8051, 1
instance = comp, \ram|sfr|q[3] , ram|sfr|q[3], my8051, 1
instance = comp, \ram|rd_data[3]~12 , ram|rd_data[3]~12, my8051, 1
instance = comp, \ram|rd_data[3]~13 , ram|rd_data[3]~13, my8051, 1
instance = comp, \ram|rd_data[3] , ram|rd_data[3], my8051, 1
instance = comp, \core|ram_rd_data_0[3]~35 , core|ram_rd_data_0[3]~35, my8051, 1
instance = comp, \core|ram_rd_data_0[3]~36 , core|ram_rd_data_0[3]~36, my8051, 1
instance = comp, \core|ram_rd_data_0[3]~37 , core|ram_rd_data_0[3]~37, my8051, 1
instance = comp, \core|ram_rd_data_0[3]~38 , core|ram_rd_data_0[3]~38, my8051, 1
instance = comp, \core|acc_xor~3 , core|acc_xor~3, my8051, 1
instance = comp, \core|acc_xor[3] , core|acc_xor[3], my8051, 1
instance = comp, \core|acc_and~6 , core|acc_and~6, my8051, 1
instance = comp, \core|acc_and[3]~7 , core|acc_and[3]~7, my8051, 1
instance = comp, \core|ram_wr_data_buf~62 , core|ram_wr_data_buf~62, my8051, 1
instance = comp, \core|acc_or[3]~19 , core|acc_or[3]~19, my8051, 1
instance = comp, \core|acc_or[3]~27 , core|acc_or[3]~27, my8051, 1
instance = comp, \core|ram_wr_data_buf~102 , core|ram_wr_data_buf~102, my8051, 1
instance = comp, \core|ram_wr_data_buf~57 , core|ram_wr_data_buf~57, my8051, 1
instance = comp, \core|Decoder0~3 , core|Decoder0~3, my8051, 1
instance = comp, \core|ram_wr_data_buf~58 , core|ram_wr_data_buf~58, my8051, 1
instance = comp, \core|ram_wr_data_buf~59 , core|ram_wr_data_buf~59, my8051, 1
instance = comp, \core|ram_wr_data_buf~60 , core|ram_wr_data_buf~60, my8051, 1
instance = comp, \core|ram_wr_data_buf~61 , core|ram_wr_data_buf~61, my8051, 1
instance = comp, \core|ram_wr_data_buf~63 , core|ram_wr_data_buf~63, my8051, 1
instance = comp, \core|Add21~0 , core|Add21~0, my8051, 1
instance = comp, \core|acc~109 , core|acc~109, my8051, 1
instance = comp, \core|acc~107 , core|acc~107, my8051, 1
instance = comp, \core|acc~104 , core|acc~104, my8051, 1
instance = comp, \core|acc~103 , core|acc~103, my8051, 1
instance = comp, \core|acc~105 , core|acc~105, my8051, 1
instance = comp, \core|acc~106 , core|acc~106, my8051, 1
instance = comp, \core|acc~108 , core|acc~108, my8051, 1
instance = comp, \core|acc~110 , core|acc~110, my8051, 1
instance = comp, \core|acc[3]~5 , core|acc[3]~5, my8051, 1
instance = comp, \core|acc[3] , core|acc[3], my8051, 1
instance = comp, \core|LessThan8~0 , core|LessThan8~0, my8051, 1
instance = comp, \core|da_high[0]~3 , core|da_high[0]~3, my8051, 1
instance = comp, \core|acc~96 , core|acc~96, my8051, 1
instance = comp, \core|acc~97 , core|acc~97, my8051, 1
instance = comp, \core|acc~95 , core|acc~95, my8051, 1
instance = comp, \core|acc~98 , core|acc~98, my8051, 1
instance = comp, \core|acc~99 , core|acc~99, my8051, 1
instance = comp, \core|acc~100 , core|acc~100, my8051, 1
instance = comp, \core|acc~101 , core|acc~101, my8051, 1
instance = comp, \core|acc~102 , core|acc~102, my8051, 1
instance = comp, \core|acc[4]~4 , core|acc[4]~4, my8051, 1
instance = comp, \core|acc[6]~53 , core|acc[6]~53, my8051, 1
instance = comp, \core|acc[4] , core|acc[4], my8051, 1
instance = comp, \core|da_high[1]~5 , core|da_high[1]~5, my8051, 1
instance = comp, \core|da_high[2]~7 , core|da_high[2]~7, my8051, 1
instance = comp, \core|acc~41 , core|acc~41, my8051, 1
instance = comp, \core|acc~43 , core|acc~43, my8051, 1
instance = comp, \core|acc~45 , core|acc~45, my8051, 1
instance = comp, \core|acc~46 , core|acc~46, my8051, 1
instance = comp, \core|acc~48 , core|acc~48, my8051, 1
instance = comp, \core|acc~49 , core|acc~49, my8051, 1
instance = comp, \core|acc~50 , core|acc~50, my8051, 1
instance = comp, \core|acc~51 , core|acc~51, my8051, 1
instance = comp, \core|acc[6]~2 , core|acc[6]~2, my8051, 1
instance = comp, \core|acc[6] , core|acc[6], my8051, 1
instance = comp, \core|Equal101~0 , core|Equal101~0, my8051, 1
instance = comp, \core|da_high~0 , core|da_high~0, my8051, 1
instance = comp, \core|da_high~1 , core|da_high~1, my8051, 1
instance = comp, \core|acc_or[5]~21 , core|acc_or[5]~21, my8051, 1
instance = comp, \core|acc_or[5]~29 , core|acc_or[5]~29, my8051, 1
instance = comp, \core|acc_and~10 , core|acc_and~10, my8051, 1
instance = comp, \core|acc_and[5]~11 , core|acc_and[5]~11, my8051, 1
instance = comp, \core|acc~58 , core|acc~58, my8051, 1
instance = comp, \core|acc~54 , core|acc~54, my8051, 1
instance = comp, \core|acc~55 , core|acc~55, my8051, 1
instance = comp, \core|acc~56 , core|acc~56, my8051, 1
instance = comp, \core|acc~57 , core|acc~57, my8051, 1
instance = comp, \core|acc_xor~5 , core|acc_xor~5, my8051, 1
instance = comp, \core|acc_xor[5] , core|acc_xor[5], my8051, 1
instance = comp, \core|acc~59 , core|acc~59, my8051, 1
instance = comp, \core|acc~60 , core|acc~60, my8051, 1
instance = comp, \core|acc~61 , core|acc~61, my8051, 1
instance = comp, \core|ram_wr_data_buf~78 , core|ram_wr_data_buf~78, my8051, 1
instance = comp, \core|ram_wr_data_buf~105 , core|ram_wr_data_buf~105, my8051, 1
instance = comp, \core|Decoder0~5 , core|Decoder0~5, my8051, 1
instance = comp, \core|ram_wr_data_buf~74 , core|ram_wr_data_buf~74, my8051, 1
instance = comp, \core|ram_wr_data_buf~75 , core|ram_wr_data_buf~75, my8051, 1
instance = comp, \core|ram_wr_data_buf~76 , core|ram_wr_data_buf~76, my8051, 1
instance = comp, \core|ram_wr_data_buf~73 , core|ram_wr_data_buf~73, my8051, 1
instance = comp, \core|ram_wr_data_buf~77 , core|ram_wr_data_buf~77, my8051, 1
instance = comp, \core|ram_wr_data_buf~79 , core|ram_wr_data_buf~79, my8051, 1
instance = comp, \core|acc[5]~3 , core|acc[5]~3, my8051, 1
instance = comp, \core|acc[5] , core|acc[5], my8051, 1
instance = comp, \core|add_a[5]~5 , core|add_a[5]~5, my8051, 1
instance = comp, \core|same_byte[5]~2 , core|same_byte[5]~2, my8051, 1
instance = comp, \core|same_byte[5]~feeder , core|same_byte[5]~feeder, my8051, 1
instance = comp, \core|always10~5 , core|always10~5, my8051, 1
instance = comp, \core|same_byte[5] , core|same_byte[5], my8051, 1
instance = comp, \core|psw_f0 , core|psw_f0, my8051, 1
instance = comp, \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 , ram|xdata|altsyncram_component|auto_generated|ram_block1a0, my8051, 1
instance = comp, \ram|sfr|p3_reg[5] , ram|sfr|p3_reg[5], my8051, 1
instance = comp, \ram|sfr|Selector2~4 , ram|sfr|Selector2~4, my8051, 1
instance = comp, \p0[5]~input , p0[5]~input, my8051, 1
instance = comp, \ram|sfr|p1_reg[5] , ram|sfr|p1_reg[5], my8051, 1
instance = comp, \ram|sfr|Selector2~3 , ram|sfr|Selector2~3, my8051, 1
instance = comp, \ram|sfr|p2_reg[5] , ram|sfr|p2_reg[5], my8051, 1
instance = comp, \ram|sfr|Selector2~2 , ram|sfr|Selector2~2, my8051, 1
instance = comp, \ram|sfr|Selector2~5 , ram|sfr|Selector2~5, my8051, 1
instance = comp, \ram|sfr|Selector2~6 , ram|sfr|Selector2~6, my8051, 1
instance = comp, \ram|sfr|q[5] , ram|sfr|q[5], my8051, 1
instance = comp, \ram|rd_data[5]~2 , ram|rd_data[5]~2, my8051, 1
instance = comp, \ram|rd_data[5]~3 , ram|rd_data[5]~3, my8051, 1
instance = comp, \ram|rd_data[5] , ram|rd_data[5], my8051, 1
instance = comp, \core|ram_rd_data_0[5]~9 , core|ram_rd_data_0[5]~9, my8051, 1
instance = comp, \core|ram_rd_data_0[5]~10 , core|ram_rd_data_0[5]~10, my8051, 1
instance = comp, \core|ram_rd_data_0[5]~11 , core|ram_rd_data_0[5]~11, my8051, 1
instance = comp, \core|ram_rd_data_0[5]~12 , core|ram_rd_data_0[5]~12, my8051, 1
instance = comp, \core|ram_rd_data_0[5]~13 , core|ram_rd_data_0[5]~13, my8051, 1
instance = comp, \core|ram_rd_data_1[5]~feeder , core|ram_rd_data_1[5]~feeder, my8051, 1
instance = comp, \core|ram_rd_data_1[5] , core|ram_rd_data_1[5], my8051, 1
instance = comp, \core|ram_wr_addr_buf[5]~25 , core|ram_wr_addr_buf[5]~25, my8051, 1
instance = comp, \core|ram_wr_addr_buf[5]~82 , core|ram_wr_addr_buf[5]~82, my8051, 1
instance = comp, \core|ram_wr_addr_buf[5]~19 , core|ram_wr_addr_buf[5]~19, my8051, 1
instance = comp, \core|ram_wr_addr_buf[5]~20 , core|ram_wr_addr_buf[5]~20, my8051, 1
instance = comp, \core|ram_wr_addr_buf[5]~26 , core|ram_wr_addr_buf[5]~26, my8051, 1
instance = comp, \core|Equal202~1 , core|Equal202~1, my8051, 1
instance = comp, \core|Equal299~0 , core|Equal299~0, my8051, 1
instance = comp, \core|always24~1 , core|always24~1, my8051, 1
instance = comp, \core|sp[0] , core|sp[0], my8051, 1
instance = comp, \core|sp[1] , core|sp[1], my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~57 , core|ram_wr_addr_buf[1]~57, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~56 , core|ram_wr_addr_buf[1]~56, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~58 , core|ram_wr_addr_buf[1]~58, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~59 , core|ram_wr_addr_buf[1]~59, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~60 , core|ram_wr_addr_buf[1]~60, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~61 , core|ram_wr_addr_buf[1]~61, my8051, 1
instance = comp, \core|ram_wr_addr_buf[1]~62 , core|ram_wr_addr_buf[1]~62, my8051, 1
instance = comp, \core|Equal200~2 , core|Equal200~2, my8051, 1
instance = comp, \core|ram_wr_addr_buf[5]~28 , core|ram_wr_addr_buf[5]~28, my8051, 1
instance = comp, \core|Equal201~0 , core|Equal201~0, my8051, 1
instance = comp, \core|psw_cy~9 , core|psw_cy~9, my8051, 1
instance = comp, \core|Equal277~76 , core|Equal277~76, my8051, 1
instance = comp, \core|Equal277~83 , core|Equal277~83, my8051, 1
instance = comp, \core|psw_cy~22 , core|psw_cy~22, my8051, 1
instance = comp, \core|psw_cy~10 , core|psw_cy~10, my8051, 1
instance = comp, \core|psw_cy~11 , core|psw_cy~11, my8051, 1
instance = comp, \core|Equal277~77 , core|Equal277~77, my8051, 1
instance = comp, \core|Equal292~0 , core|Equal292~0, my8051, 1
instance = comp, \core|Equal293~8 , core|Equal293~8, my8051, 1
instance = comp, \core|psw_cy~12 , core|psw_cy~12, my8051, 1
instance = comp, \core|Equal294~0 , core|Equal294~0, my8051, 1
instance = comp, \core|psw_cy~13 , core|psw_cy~13, my8051, 1
instance = comp, \core|psw_cy~14 , core|psw_cy~14, my8051, 1
instance = comp, \core|psw_cy~26 , core|psw_cy~26, my8051, 1
instance = comp, \core|psw_cy~18 , core|psw_cy~18, my8051, 1
instance = comp, \core|LessThan9~1 , core|LessThan9~1, my8051, 1
instance = comp, \core|LessThan9~3 , core|LessThan9~3, my8051, 1
instance = comp, \core|LessThan9~5 , core|LessThan9~5, my8051, 1
instance = comp, \core|LessThan9~7 , core|LessThan9~7, my8051, 1
instance = comp, \core|LessThan9~9 , core|LessThan9~9, my8051, 1
instance = comp, \core|LessThan9~11 , core|LessThan9~11, my8051, 1
instance = comp, \core|LessThan9~13 , core|LessThan9~13, my8051, 1
instance = comp, \core|LessThan9~14 , core|LessThan9~14, my8051, 1
instance = comp, \core|LessThan10~1 , core|LessThan10~1, my8051, 1
instance = comp, \core|LessThan10~3 , core|LessThan10~3, my8051, 1
instance = comp, \core|LessThan10~5 , core|LessThan10~5, my8051, 1
instance = comp, \core|LessThan10~7 , core|LessThan10~7, my8051, 1
instance = comp, \core|LessThan10~9 , core|LessThan10~9, my8051, 1
instance = comp, \core|LessThan10~11 , core|LessThan10~11, my8051, 1
instance = comp, \core|LessThan10~13 , core|LessThan10~13, my8051, 1
instance = comp, \core|LessThan10~14 , core|LessThan10~14, my8051, 1
instance = comp, \core|LessThan12~1 , core|LessThan12~1, my8051, 1
instance = comp, \core|LessThan12~3 , core|LessThan12~3, my8051, 1
instance = comp, \core|LessThan12~5 , core|LessThan12~5, my8051, 1
instance = comp, \core|LessThan12~7 , core|LessThan12~7, my8051, 1
instance = comp, \core|LessThan12~9 , core|LessThan12~9, my8051, 1
instance = comp, \core|LessThan12~11 , core|LessThan12~11, my8051, 1
instance = comp, \core|LessThan12~13 , core|LessThan12~13, my8051, 1
instance = comp, \core|LessThan12~14 , core|LessThan12~14, my8051, 1
instance = comp, \core|LessThan11~1 , core|LessThan11~1, my8051, 1
instance = comp, \core|LessThan11~3 , core|LessThan11~3, my8051, 1
instance = comp, \core|LessThan11~5 , core|LessThan11~5, my8051, 1
instance = comp, \core|LessThan11~7 , core|LessThan11~7, my8051, 1
instance = comp, \core|LessThan11~9 , core|LessThan11~9, my8051, 1
instance = comp, \core|LessThan11~11 , core|LessThan11~11, my8051, 1
instance = comp, \core|LessThan11~13 , core|LessThan11~13, my8051, 1
instance = comp, \core|LessThan11~14 , core|LessThan11~14, my8051, 1
instance = comp, \core|psw_cy~15 , core|psw_cy~15, my8051, 1
instance = comp, \core|psw_cy~16 , core|psw_cy~16, my8051, 1
instance = comp, \core|psw_cy~17 , core|psw_cy~17, my8051, 1
instance = comp, \core|psw_cy~27 , core|psw_cy~27, my8051, 1
instance = comp, \core|psw_cy~19 , core|psw_cy~19, my8051, 1
instance = comp, \core|psw_cy~20 , core|psw_cy~20, my8051, 1
instance = comp, \core|psw_cy~21 , core|psw_cy~21, my8051, 1
instance = comp, \core|psw_cy~23 , core|psw_cy~23, my8051, 1
instance = comp, \core|psw_cy~24 , core|psw_cy~24, my8051, 1
instance = comp, \core|psw_cy~25 , core|psw_cy~25, my8051, 1
instance = comp, \core|psw_cy~28 , core|psw_cy~28, my8051, 1
instance = comp, \core|psw_cy~29 , core|psw_cy~29, my8051, 1
instance = comp, \core|psw_cy , core|psw_cy, my8051, 1
instance = comp, \core|Equal277~66 , core|Equal277~66, my8051, 1
instance = comp, \core|always17~0 , core|always17~0, my8051, 1
instance = comp, \core|add_c~1 , core|add_c~1, my8051, 1
instance = comp, \core|add_c~2 , core|add_c~2, my8051, 1
instance = comp, \core|Add4~5 , core|Add4~5, my8051, 1
instance = comp, \core|same_byte~6 , core|same_byte~6, my8051, 1
instance = comp, \core|same_byte[0] , core|same_byte[0], my8051, 1
instance = comp, \core|WideXor0~1 , core|WideXor0~1, my8051, 1
instance = comp, \core|WideXor0 , core|WideXor0, my8051, 1
instance = comp, \p0[0]~input , p0[0]~input, my8051, 1
instance = comp, \ram|sfr|p2_reg[0] , ram|sfr|p2_reg[0], my8051, 1
instance = comp, \ram|sfr|p3_reg[0] , ram|sfr|p3_reg[0], my8051, 1
instance = comp, \ram|sfr|Selector7~1 , ram|sfr|Selector7~1, my8051, 1
instance = comp, \ram|sfr|Selector7~2 , ram|sfr|Selector7~2, my8051, 1
instance = comp, \ram|sfr|p1_reg[0] , ram|sfr|p1_reg[0], my8051, 1
instance = comp, \ram|sfr|Selector7~0 , ram|sfr|Selector7~0, my8051, 1
instance = comp, \ram|sfr|Selector7~3 , ram|sfr|Selector7~3, my8051, 1
instance = comp, \ram|sfr|q[0] , ram|sfr|q[0], my8051, 1
instance = comp, \ram|rd_data[0]~0 , ram|rd_data[0]~0, my8051, 1
instance = comp, \ram|rd_data[0]~1 , ram|rd_data[0]~1, my8051, 1
instance = comp, \ram|rd_data[0] , ram|rd_data[0], my8051, 1
instance = comp, \core|ram_rd_data_0[0]~4 , core|ram_rd_data_0[0]~4, my8051, 1
instance = comp, \core|ram_rd_data_0[0]~5 , core|ram_rd_data_0[0]~5, my8051, 1
instance = comp, \core|ram_rd_data_0[0]~6 , core|ram_rd_data_0[0]~6, my8051, 1
instance = comp, \core|ram_rd_data_0[0]~7 , core|ram_rd_data_0[0]~7, my8051, 1
instance = comp, \core|ram_rd_data_0[0]~8 , core|ram_rd_data_0[0]~8, my8051, 1
instance = comp, \core|ram_wr_data_buf~31 , core|ram_wr_data_buf~31, my8051, 1
instance = comp, \core|Decoder0~0 , core|Decoder0~0, my8051, 1
instance = comp, \core|ram_wr_data_buf~99 , core|ram_wr_data_buf~99, my8051, 1
instance = comp, \core|ram_wr_data_buf~30 , core|ram_wr_data_buf~30, my8051, 1
instance = comp, \core|ram_wr_data_buf~33 , core|ram_wr_data_buf~33, my8051, 1
instance = comp, \core|acc_and~0 , core|acc_and~0, my8051, 1
instance = comp, \core|acc_and[0]~1 , core|acc_and[0]~1, my8051, 1
instance = comp, \core|acc_xor~0 , core|acc_xor~0, my8051, 1
instance = comp, \core|acc_xor[0] , core|acc_xor[0], my8051, 1
instance = comp, \core|ram_wr_data_buf~21 , core|ram_wr_data_buf~21, my8051, 1
instance = comp, \core|acc_or[0]~16 , core|acc_or[0]~16, my8051, 1
instance = comp, \core|acc_or[0]~24 , core|acc_or[0]~24, my8051, 1
instance = comp, \core|ram_wr_data_buf~19 , core|ram_wr_data_buf~19, my8051, 1
instance = comp, \core|ram_wr_data_buf~22 , core|ram_wr_data_buf~22, my8051, 1
instance = comp, \core|ram_wr_data_buf~28 , core|ram_wr_data_buf~28, my8051, 1
instance = comp, \core|ram_wr_data_buf~34 , core|ram_wr_data_buf~34, my8051, 1
instance = comp, \core|acc~36 , core|acc~36, my8051, 1
instance = comp, \core|acc~23 , core|acc~23, my8051, 1
instance = comp, \core|acc~29 , core|acc~29, my8051, 1
instance = comp, \core|acc~30 , core|acc~30, my8051, 1
instance = comp, \core|acc~31 , core|acc~31, my8051, 1
instance = comp, \core|acc~25 , core|acc~25, my8051, 1
instance = comp, \core|acc~26 , core|acc~26, my8051, 1
instance = comp, \core|acc~27 , core|acc~27, my8051, 1
instance = comp, \core|acc~28 , core|acc~28, my8051, 1
instance = comp, \core|acc~32 , core|acc~32, my8051, 1
instance = comp, \core|acc~33 , core|acc~33, my8051, 1
instance = comp, \core|acc~34 , core|acc~34, my8051, 1
instance = comp, \core|acc~35 , core|acc~35, my8051, 1
instance = comp, \core|acc~37 , core|acc~37, my8051, 1
instance = comp, \core|acc[0]~0 , core|acc[0]~0, my8051, 1
instance = comp, \core|acc[0] , core|acc[0], my8051, 1
instance = comp, \core|da_high~10 , core|da_high~10, my8051, 1
instance = comp, \core|da_high[3]~11 , core|da_high[3]~11, my8051, 1
instance = comp, \core|acc~93 , core|acc~93, my8051, 1
instance = comp, \core|acc_div_ans[7]~21 , core|acc_div_ans[7]~21, my8051, 1
instance = comp, \core|acc_or[7]~23 , core|acc_or[7]~23, my8051, 1
instance = comp, \core|acc_or[7]~31 , core|acc_or[7]~31, my8051, 1
instance = comp, \core|acc_xor~7 , core|acc_xor~7, my8051, 1
instance = comp, \core|acc_xor[7] , core|acc_xor[7], my8051, 1
instance = comp, \core|Equal277~68 , core|Equal277~68, my8051, 1
instance = comp, \core|acc~88 , core|acc~88, my8051, 1
instance = comp, \core|acc~87 , core|acc~87, my8051, 1
instance = comp, \core|acc~89 , core|acc~89, my8051, 1
instance = comp, \core|acc~83 , core|acc~83, my8051, 1
instance = comp, \core|acc~84 , core|acc~84, my8051, 1
instance = comp, \core|acc~85 , core|acc~85, my8051, 1
instance = comp, \core|acc~86 , core|acc~86, my8051, 1
instance = comp, \core|acc~90 , core|acc~90, my8051, 1
instance = comp, \core|acc~91 , core|acc~91, my8051, 1
instance = comp, \core|acc_and~14 , core|acc_and~14, my8051, 1
instance = comp, \core|acc_and[7]~15 , core|acc_and[7]~15, my8051, 1
instance = comp, \core|acc~92 , core|acc~92, my8051, 1
instance = comp, \core|acc~94 , core|acc~94, my8051, 1
instance = comp, \core|Decoder0~7 , core|Decoder0~7, my8051, 1
instance = comp, \core|ram_wr_data_buf~94 , core|ram_wr_data_buf~94, my8051, 1
instance = comp, \core|ram_wr_data_buf~95 , core|ram_wr_data_buf~95, my8051, 1
instance = comp, \core|ram_wr_data_buf~93 , core|ram_wr_data_buf~93, my8051, 1
instance = comp, \core|ram_wr_data_buf~96 , core|ram_wr_data_buf~96, my8051, 1
instance = comp, \core|ram_wr_data_buf~89 , core|ram_wr_data_buf~89, my8051, 1
instance = comp, \core|ram_wr_data_buf~90 , core|ram_wr_data_buf~90, my8051, 1
instance = comp, \core|ram_wr_data_buf~91 , core|ram_wr_data_buf~91, my8051, 1
instance = comp, \core|Add24~30 , core|Add24~30, my8051, 1
instance = comp, \core|dp[15]~14 , core|dp[15]~14, my8051, 1
instance = comp, \core|dp[15] , core|dp[15], my8051, 1
instance = comp, \core|rom_code_base[15]~31 , core|rom_code_base[15]~31, my8051, 1
instance = comp, \core|rom_code_addr[15]~30 , core|rom_code_addr[15]~30, my8051, 1
instance = comp, \core|rom_addr[15]~42 , core|rom_addr[15]~42, my8051, 1
instance = comp, \core|rom_addr[15]~43 , core|rom_addr[15]~43, my8051, 1
instance = comp, \core|pc_add1[15]~30 , core|pc_add1[15]~30, my8051, 1
instance = comp, \core|pc[15] , core|pc[15], my8051, 1
instance = comp, \core|ram_wr_data_buf~92 , core|ram_wr_data_buf~92, my8051, 1
instance = comp, \core|ram_wr_data_buf~97 , core|ram_wr_data_buf~97, my8051, 1
instance = comp, \core|acc[7]~1 , core|acc[7]~1, my8051, 1
instance = comp, \core|acc[7] , core|acc[7], my8051, 1
instance = comp, \core|add_a[7]~7 , core|add_a[7]~7, my8051, 1
instance = comp, \core|Add11~0 , core|Add11~0, my8051, 1
instance = comp, \core|same_byte[7]~0 , core|same_byte[7]~0, my8051, 1
instance = comp, \core|dp[7]~18 , core|dp[7]~18, my8051, 1
instance = comp, \core|dp[7] , core|dp[7], my8051, 1
instance = comp, \core|Add24~16 , core|Add24~16, my8051, 1
instance = comp, \core|dp[8]~0 , core|dp[8]~0, my8051, 1
instance = comp, \core|dp[8] , core|dp[8], my8051, 1
instance = comp, \core|Add24~18 , core|Add24~18, my8051, 1
instance = comp, \core|dp[9]~4 , core|dp[9]~4, my8051, 1
instance = comp, \core|dp[9] , core|dp[9], my8051, 1
instance = comp, \core|Add24~20 , core|Add24~20, my8051, 1
instance = comp, \core|dp[10]~2 , core|dp[10]~2, my8051, 1
instance = comp, \core|dp[10] , core|dp[10], my8051, 1
instance = comp, \core|Add24~22 , core|Add24~22, my8051, 1
instance = comp, \core|dp[11]~6 , core|dp[11]~6, my8051, 1
instance = comp, \core|dp[11] , core|dp[11], my8051, 1
instance = comp, \core|Add24~24 , core|Add24~24, my8051, 1
instance = comp, \core|dp[12]~12 , core|dp[12]~12, my8051, 1
instance = comp, \core|dp[12] , core|dp[12], my8051, 1
instance = comp, \core|dp[13]~8 , core|dp[13]~8, my8051, 1
instance = comp, \core|dp[13] , core|dp[13], my8051, 1
instance = comp, \core|xdata_same~1 , core|xdata_same~1, my8051, 1
instance = comp, \core|xdata_same~0 , core|xdata_same~0, my8051, 1
instance = comp, \core|xdata_same~2 , core|xdata_same~2, my8051, 1
instance = comp, \core|data_same~6 , core|data_same~6, my8051, 1
instance = comp, \core|xdata_same~3 , core|xdata_same~3, my8051, 1
instance = comp, \core|always9~0 , core|always9~0, my8051, 1
instance = comp, \core|same_flag , core|same_flag, my8051, 1
instance = comp, \ram|sfr|p3_reg[7] , ram|sfr|p3_reg[7], my8051, 1
instance = comp, \ram|sfr|Selector0~4 , ram|sfr|Selector0~4, my8051, 1
instance = comp, \p0[7]~input , p0[7]~input, my8051, 1
instance = comp, \ram|sfr|p1_reg[7] , ram|sfr|p1_reg[7], my8051, 1
instance = comp, \ram|sfr|Selector0~3 , ram|sfr|Selector0~3, my8051, 1
instance = comp, \ram|sfr|p2_reg[7] , ram|sfr|p2_reg[7], my8051, 1
instance = comp, \ram|sfr|Selector0~2 , ram|sfr|Selector0~2, my8051, 1
instance = comp, \ram|sfr|Selector0~5 , ram|sfr|Selector0~5, my8051, 1
instance = comp, \ram|sfr|Selector0~6 , ram|sfr|Selector0~6, my8051, 1
instance = comp, \ram|sfr|q[7] , ram|sfr|q[7], my8051, 1
instance = comp, \ram|rd_data[7]~8 , ram|rd_data[7]~8, my8051, 1
instance = comp, \ram|rd_data[7]~9 , ram|rd_data[7]~9, my8051, 1
instance = comp, \ram|rd_data[7] , ram|rd_data[7], my8051, 1
instance = comp, \core|ram_rd_data_0[7]~24 , core|ram_rd_data_0[7]~24, my8051, 1
instance = comp, \core|ram_rd_data_0[7]~25 , core|ram_rd_data_0[7]~25, my8051, 1
instance = comp, \core|ram_rd_data_0[7]~26 , core|ram_rd_data_0[7]~26, my8051, 1
instance = comp, \core|ram_rd_data_0[7]~27 , core|ram_rd_data_0[7]~27, my8051, 1
instance = comp, \core|ram_rd_data_0[7]~28 , core|ram_rd_data_0[7]~28, my8051, 1
instance = comp, \core|rom_addr[3]~2 , core|rom_addr[3]~2, my8051, 1
instance = comp, \core|rom_addr[3]~1 , core|rom_addr[3]~1, my8051, 1
instance = comp, \core|rom_addr[7]~17 , core|rom_addr[7]~17, my8051, 1
instance = comp, \core|rom_addr[7]~18 , core|rom_addr[7]~18, my8051, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a1 , rom|altsyncram_component|auto_generated|ram_block1a1, my8051, 1
instance = comp, \core|dp[1]~5 , core|dp[1]~5, my8051, 1
instance = comp, \core|dp[1] , core|dp[1], my8051, 1
instance = comp, \core|Add24~4 , core|Add24~4, my8051, 1
instance = comp, \core|Add24~6 , core|Add24~6, my8051, 1
instance = comp, \core|dp[3]~7 , core|dp[3]~7, my8051, 1
instance = comp, \core|dp[3] , core|dp[3], my8051, 1
instance = comp, \core|Add24~8 , core|Add24~8, my8051, 1
instance = comp, \core|dp[4]~13 , core|dp[4]~13, my8051, 1
instance = comp, \core|dp[4] , core|dp[4], my8051, 1
instance = comp, \core|Add24~10 , core|Add24~10, my8051, 1
instance = comp, \core|dp[5]~9 , core|dp[5]~9, my8051, 1
instance = comp, \core|dp[5] , core|dp[5], my8051, 1
instance = comp, \core|dp[6]~11 , core|dp[6]~11, my8051, 1
instance = comp, \core|dp[6] , core|dp[6], my8051, 1
instance = comp, \core|rom_code_base[6]~22 , core|rom_code_base[6]~22, my8051, 1
instance = comp, \core|rom_addr[6]~15 , core|rom_addr[6]~15, my8051, 1
instance = comp, \core|rom_addr[6]~16 , core|rom_addr[6]~16, my8051, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a4 , rom|altsyncram_component|auto_generated|ram_block1a4, my8051, 1
instance = comp, \core|rom_addr[5]~13 , core|rom_addr[5]~13, my8051, 1
instance = comp, \core|rom_addr[5]~14 , core|rom_addr[5]~14, my8051, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a0 , rom|altsyncram_component|auto_generated|ram_block1a0, my8051, 1
instance = comp, \core|length3~1 , core|length3~1, my8051, 1
instance = comp, \core|length3~3 , core|length3~3, my8051, 1
instance = comp, \core|length3~4 , core|length3~4, my8051, 1
instance = comp, \core|length3~2 , core|length3~2, my8051, 1
instance = comp, \core|length3~6 , core|length3~6, my8051, 1
instance = comp, \core|length3~7 , core|length3~7, my8051, 1
instance = comp, \core|length3~5 , core|length3~5, my8051, 1
instance = comp, \core|length3~8 , core|length3~8, my8051, 1
instance = comp, \core|length2f~0 , core|length2f~0, my8051, 1
instance = comp, \core|length2f~1 , core|length2f~1, my8051, 1
instance = comp, \core|length2f~2 , core|length2f~2, my8051, 1
instance = comp, \core|length2f~3 , core|length2f~3, my8051, 1
instance = comp, \core|length2f~4 , core|length2f~4, my8051, 1
instance = comp, \core|always2~7 , core|always2~7, my8051, 1
instance = comp, \core|always2~6 , core|always2~6, my8051, 1
instance = comp, \core|always2~8 , core|always2~8, my8051, 1
instance = comp, \core|always2~9 , core|always2~9, my8051, 1
instance = comp, \core|always2~10 , core|always2~10, my8051, 1
instance = comp, \core|always2~11 , core|always2~11, my8051, 1
instance = comp, \core|always2~12 , core|always2~12, my8051, 1
instance = comp, \core|always2~2 , core|always2~2, my8051, 1
instance = comp, \core|always2~0 , core|always2~0, my8051, 1
instance = comp, \core|always2~1 , core|always2~1, my8051, 1
instance = comp, \core|always2~3 , core|always2~3, my8051, 1
instance = comp, \core|always2~4 , core|always2~4, my8051, 1
instance = comp, \core|always2~5 , core|always2~5, my8051, 1
instance = comp, \core|always2~13 , core|always2~13, my8051, 1
instance = comp, \core|command_flag~3 , core|command_flag~3, my8051, 1
instance = comp, \core|command_flag[0] , core|command_flag[0], my8051, 1
instance = comp, \core|command_flag~2 , core|command_flag~2, my8051, 1
instance = comp, \core|command_flag[1] , core|command_flag[1], my8051, 1
instance = comp, \core|command_flag~1 , core|command_flag~1, my8051, 1
instance = comp, \core|command_flag[2] , core|command_flag[2], my8051, 1
instance = comp, \core|acc~20 , core|acc~20, my8051, 1
instance = comp, \core|Equal233~0 , core|Equal233~0, my8051, 1
instance = comp, \ram|always2~0 , ram|always2~0, my8051, 1
instance = comp, \ram|xdata_rd_vld , ram|xdata_rd_vld, my8051, 1
instance = comp, \core|ram_wait~2 , core|ram_wait~2, my8051, 1
instance = comp, \core|ram_wait , core|ram_wait, my8051, 1
instance = comp, \core|data_rd_en~2 , core|data_rd_en~2, my8051, 1
instance = comp, \ram|always1~0 , ram|always1~0, my8051, 1
instance = comp, \ram|data_rd_vld , ram|data_rd_vld, my8051, 1
instance = comp, \core|work_en~0 , core|work_en~0, my8051, 1
instance = comp, \core|pc_en~0 , core|pc_en~0, my8051, 1
instance = comp, \core|pc[4] , core|pc[4], my8051, 1
instance = comp, \core|rom_code_base[4]~20 , core|rom_code_base[4]~20, my8051, 1
instance = comp, \core|rom_addr[4]~11 , core|rom_addr[4]~11, my8051, 1
instance = comp, \core|rom_addr[4]~12 , core|rom_addr[4]~12, my8051, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a2 , rom|altsyncram_component|auto_generated|ram_block1a2, my8051, 1
instance = comp, \core|rom_addr[3]~9 , core|rom_addr[3]~9, my8051, 1
instance = comp, \core|rom_addr[3]~10 , core|rom_addr[3]~10, my8051, 1
instance = comp, \core|dp[2]~3 , core|dp[2]~3, my8051, 1
instance = comp, \core|dp[2] , core|dp[2], my8051, 1
instance = comp, \core|rom_code_base[2]~18 , core|rom_code_base[2]~18, my8051, 1
instance = comp, \core|rom_addr[2]~7 , core|rom_addr[2]~7, my8051, 1
instance = comp, \core|rom_addr[2]~8 , core|rom_addr[2]~8, my8051, 1
instance = comp, \core|pipeline1[4] , core|pipeline1[4], my8051, 1
instance = comp, \core|Equal207~0 , core|Equal207~0, my8051, 1
instance = comp, \core|always12~5 , core|always12~5, my8051, 1
instance = comp, \core|data_wr_en_buf~9 , core|data_wr_en_buf~9, my8051, 1
instance = comp, \core|data_wr_en_buf~6 , core|data_wr_en_buf~6, my8051, 1
instance = comp, \core|data_wr_en_buf~7 , core|data_wr_en_buf~7, my8051, 1
instance = comp, \core|data_wr_en_buf~8 , core|data_wr_en_buf~8, my8051, 1
instance = comp, \core|data_wr_en_buf~11 , core|data_wr_en_buf~11, my8051, 1
instance = comp, \core|always14~15 , core|always14~15, my8051, 1
instance = comp, \core|acc~74 , core|acc~74, my8051, 1
instance = comp, \core|acc~75 , core|acc~75, my8051, 1
instance = comp, \core|acc~73 , core|acc~73, my8051, 1
instance = comp, \core|acc~72 , core|acc~72, my8051, 1
instance = comp, \core|acc~76 , core|acc~76, my8051, 1
instance = comp, \core|acc~77 , core|acc~77, my8051, 1
instance = comp, \core|acc~78 , core|acc~78, my8051, 1
instance = comp, \core|acc~79 , core|acc~79, my8051, 1
instance = comp, \core|acc~80 , core|acc~80, my8051, 1
instance = comp, \core|acc~81 , core|acc~81, my8051, 1
instance = comp, \core|acc~82 , core|acc~82, my8051, 1
instance = comp, \core|acc[1]~7 , core|acc[1]~7, my8051, 1
instance = comp, \core|acc[1] , core|acc[1], my8051, 1
instance = comp, \core|add_a[1]~1 , core|add_a[1]~1, my8051, 1
instance = comp, \core|same_byte~7 , core|same_byte~7, my8051, 1
instance = comp, \core|same_byte[1] , core|same_byte[1], my8051, 1
instance = comp, \core|ram_rd_data_0[1]~43 , core|ram_rd_data_0[1]~43, my8051, 1
instance = comp, \core|rom_addr[1]~5 , core|rom_addr[1]~5, my8051, 1
instance = comp, \core|rom_addr[1]~6 , core|rom_addr[1]~6, my8051, 1
instance = comp, \core|dp[0]~1 , core|dp[0]~1, my8051, 1
instance = comp, \core|dp[0] , core|dp[0], my8051, 1
instance = comp, \core|rom_code_base[0]~16 , core|rom_code_base[0]~16, my8051, 1
instance = comp, \core|rom_addr[0]~3 , core|rom_addr[0]~3, my8051, 1
instance = comp, \core|rom_addr[0]~4 , core|rom_addr[0]~4, my8051, 1
instance = comp, \core|pipeline1[6] , core|pipeline1[6], my8051, 1
instance = comp, \core|Equal137~0 , core|Equal137~0, my8051, 1
instance = comp, \core|Equal277~79 , core|Equal277~79, my8051, 1
instance = comp, \core|wr_acc~19 , core|wr_acc~19, my8051, 1
instance = comp, \core|wr_acc~17 , core|wr_acc~17, my8051, 1
instance = comp, \core|wr_acc~16 , core|wr_acc~16, my8051, 1
instance = comp, \core|wr_acc~23 , core|wr_acc~23, my8051, 1
instance = comp, \core|wr_acc~20 , core|wr_acc~20, my8051, 1
instance = comp, \core|wr_acc~14 , core|wr_acc~14, my8051, 1
instance = comp, \core|wr_acc~15 , core|wr_acc~15, my8051, 1
instance = comp, \core|wait_en~0 , core|wait_en~0, my8051, 1
instance = comp, \core|wait_en~1 , core|wait_en~1, my8051, 1
instance = comp, \core|command_flag~0 , core|command_flag~0, my8051, 1
instance = comp, \core|command_flag[3] , core|command_flag[3], my8051, 1
instance = comp, \core|Equal93~0 , core|Equal93~0, my8051, 1
instance = comp, \core|Equal211~3 , core|Equal211~3, my8051, 1
instance = comp, \core|always15~3 , core|always15~3, my8051, 1
instance = comp, \core|ram_wr_data_buf[0]~35 , core|ram_wr_data_buf[0]~35, my8051, 1
instance = comp, \ram|sfr|p0_reg[0]~1 , ram|sfr|p0_reg[0]~1, my8051, 1
instance = comp, \ram|sfr|p0_reg[0] , ram|sfr|p0_reg[0], my8051, 1
instance = comp, \ram|sfr|p0_out_en~2 , ram|sfr|p0_out_en~2, my8051, 1
instance = comp, \ram|sfr|p0_out_en~3 , ram|sfr|p0_out_en~3, my8051, 1
instance = comp, \ram|sfr|p0_out_en , ram|sfr|p0_out_en, my8051, 1
instance = comp, \ram|sfr|p0_reg[1]~feeder , ram|sfr|p0_reg[1]~feeder, my8051, 1
instance = comp, \ram|sfr|p0_reg[1] , ram|sfr|p0_reg[1], my8051, 1
instance = comp, \ram|sfr|p0_reg[2]~feeder , ram|sfr|p0_reg[2]~feeder, my8051, 1
instance = comp, \ram|sfr|p0_reg[2] , ram|sfr|p0_reg[2], my8051, 1
instance = comp, \ram|sfr|p0_reg[3]~feeder , ram|sfr|p0_reg[3]~feeder, my8051, 1
instance = comp, \ram|sfr|p0_reg[3] , ram|sfr|p0_reg[3], my8051, 1
instance = comp, \ram|sfr|p0_reg[4] , ram|sfr|p0_reg[4], my8051, 1
instance = comp, \ram|sfr|p0_reg[5]~feeder , ram|sfr|p0_reg[5]~feeder, my8051, 1
instance = comp, \ram|sfr|p0_reg[5] , ram|sfr|p0_reg[5], my8051, 1
instance = comp, \ram|sfr|p0_reg[6]~feeder , ram|sfr|p0_reg[6]~feeder, my8051, 1
instance = comp, \ram|sfr|p0_reg[6] , ram|sfr|p0_reg[6], my8051, 1
instance = comp, \ram|sfr|p0_reg[7]~feeder , ram|sfr|p0_reg[7]~feeder, my8051, 1
instance = comp, \ram|sfr|p0_reg[7] , ram|sfr|p0_reg[7], my8051, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
