Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 25 11:45:21 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ultrasonic_distance_meter_timing_summary_routed.rpt -pb ultrasonic_distance_meter_timing_summary_routed.pb -rpx ultrasonic_distance_meter_timing_summary_routed.rpx -warn_on_violation
| Design       : ultrasonic_distance_meter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.754      -39.297                      7                  286        0.190        0.000                      0                  286        4.500        0.000                       0                   172  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.754      -39.297                      7                  286        0.190        0.000                      0                  286        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -5.754ns,  Total Violation      -39.297ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.754ns  (required time - arrival time)
  Source:                 U_dp/distance_counter_reg[3]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/msec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.721ns  (logic 6.910ns (43.955%)  route 8.811ns (56.045%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.554     5.075    U_dp/CLK
    SLICE_X44Y20         FDCE                                         r  U_dp/distance_counter_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_dp/distance_counter_reg[3]_replica_2/Q
                         net (fo=36, routed)          0.752     6.283    U_dp/distance_counter[3]_repN_2
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  U_dp/msec[3]_i_202/O
                         net (fo=4, routed)           0.809     7.216    U_dp/msec[3]_i_202_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.614 r  U_dp/msec_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.614    U_dp/msec_reg[6]_i_670_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  U_dp/msec_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000     7.728    U_dp/msec_reg[6]_i_542_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  U_dp/msec_reg[6]_i_427/O[3]
                         net (fo=3, routed)           1.007     9.048    U_dp_n_79
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.306     9.354 r  msec[6]_i_429/O
                         net (fo=2, routed)           0.171     9.525    msec[6]_i_429_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  msec[6]_i_282/O
                         net (fo=2, routed)           0.979    10.628    U_dp/msec_reg[6]_i_47_0[2]
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.026 r  U_dp/msec_reg[6]_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.026    U_dp/msec_reg[6]_i_130_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  U_dp/msec_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.140    U_dp/msec_reg[6]_i_47_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  U_dp/msec_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.254    U_dp/msec_reg[6]_i_17_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.493 r  U_dp/msec_reg[6]_i_16/O[2]
                         net (fo=20, routed)          0.621    12.114    U_dp_n_141
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.302    12.416 r  msec[6]_i_744/O
                         net (fo=1, routed)           0.722    13.138    msec[6]_i_744_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.688 r  msec_reg[6]_i_640/CO[3]
                         net (fo=1, routed)           0.000    13.688    msec_reg[6]_i_640_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.907 r  msec_reg[6]_i_513/O[0]
                         net (fo=4, routed)           0.668    14.575    msec_reg[6]_i_513_n_7
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.295    14.870 f  msec[6]_i_641/O
                         net (fo=2, routed)           0.315    15.185    msec[6]_i_641_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.309 r  msec[6]_i_505/O
                         net (fo=1, routed)           0.625    15.934    msec[6]_i_505_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.484 r  msec_reg[6]_i_375/CO[3]
                         net (fo=1, routed)           0.000    16.484    msec_reg[6]_i_375_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.601 r  msec_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.601    msec_reg[6]_i_219_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.924 r  msec_reg[6]_i_89/O[1]
                         net (fo=3, routed)           0.813    17.737    U_dp/msec_reg[6]_i_95_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.306    18.043 r  U_dp/msec[6]_i_237/O
                         net (fo=1, routed)           0.000    18.043    U_dp/msec[6]_i_237_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.575 r  U_dp/msec_reg[6]_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.575    U_dp/msec_reg[6]_i_95_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.846 f  U_dp/msec_reg[6]_i_36/CO[0]
                         net (fo=2, routed)           0.328    19.174    U_dp/msec_reg[6]_i_36_n_3
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.373    19.547 f  U_dp/msec[6]_i_14/O
                         net (fo=1, routed)           0.171    19.718    U_dp/msec[6]_i_14_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.842 f  U_dp/msec[6]_i_3/O
                         net (fo=7, routed)           0.830    20.672    U_dp/msec[6]_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.796 r  U_dp/msec[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.796    U_dp/msec[3]_i_1_n_0
    SLICE_X48Y33         FDCE                                         r  U_dp/msec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.444    14.785    U_dp/CLK
    SLICE_X48Y33         FDCE                                         r  U_dp/msec_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X48Y33         FDCE (Setup_fdce_C_D)        0.032    15.042    U_dp/msec_reg[3]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -20.796    
  -------------------------------------------------------------------
                         slack                                 -5.754    

Slack (VIOLATED) :        -5.657ns  (required time - arrival time)
  Source:                 U_dp/distance_counter_reg[3]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/msec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.626ns  (logic 6.910ns (44.220%)  route 8.716ns (55.780%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.554     5.075    U_dp/CLK
    SLICE_X44Y20         FDCE                                         r  U_dp/distance_counter_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_dp/distance_counter_reg[3]_replica_2/Q
                         net (fo=36, routed)          0.752     6.283    U_dp/distance_counter[3]_repN_2
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  U_dp/msec[3]_i_202/O
                         net (fo=4, routed)           0.809     7.216    U_dp/msec[3]_i_202_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.614 r  U_dp/msec_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.614    U_dp/msec_reg[6]_i_670_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  U_dp/msec_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000     7.728    U_dp/msec_reg[6]_i_542_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  U_dp/msec_reg[6]_i_427/O[3]
                         net (fo=3, routed)           1.007     9.048    U_dp_n_79
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.306     9.354 r  msec[6]_i_429/O
                         net (fo=2, routed)           0.171     9.525    msec[6]_i_429_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  msec[6]_i_282/O
                         net (fo=2, routed)           0.979    10.628    U_dp/msec_reg[6]_i_47_0[2]
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.026 r  U_dp/msec_reg[6]_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.026    U_dp/msec_reg[6]_i_130_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  U_dp/msec_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.140    U_dp/msec_reg[6]_i_47_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  U_dp/msec_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.254    U_dp/msec_reg[6]_i_17_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.493 r  U_dp/msec_reg[6]_i_16/O[2]
                         net (fo=20, routed)          0.621    12.114    U_dp_n_141
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.302    12.416 r  msec[6]_i_744/O
                         net (fo=1, routed)           0.722    13.138    msec[6]_i_744_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.688 r  msec_reg[6]_i_640/CO[3]
                         net (fo=1, routed)           0.000    13.688    msec_reg[6]_i_640_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.907 r  msec_reg[6]_i_513/O[0]
                         net (fo=4, routed)           0.668    14.575    msec_reg[6]_i_513_n_7
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.295    14.870 f  msec[6]_i_641/O
                         net (fo=2, routed)           0.315    15.185    msec[6]_i_641_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.309 r  msec[6]_i_505/O
                         net (fo=1, routed)           0.625    15.934    msec[6]_i_505_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.484 r  msec_reg[6]_i_375/CO[3]
                         net (fo=1, routed)           0.000    16.484    msec_reg[6]_i_375_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.601 r  msec_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.601    msec_reg[6]_i_219_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.924 r  msec_reg[6]_i_89/O[1]
                         net (fo=3, routed)           0.813    17.737    U_dp/msec_reg[6]_i_95_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.306    18.043 r  U_dp/msec[6]_i_237/O
                         net (fo=1, routed)           0.000    18.043    U_dp/msec[6]_i_237_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.575 r  U_dp/msec_reg[6]_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.575    U_dp/msec_reg[6]_i_95_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.846 r  U_dp/msec_reg[6]_i_36/CO[0]
                         net (fo=2, routed)           0.328    19.174    U_dp/msec_reg[6]_i_36_n_3
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.373    19.547 r  U_dp/msec[6]_i_14/O
                         net (fo=1, routed)           0.171    19.718    U_dp/msec[6]_i_14_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.842 r  U_dp/msec[6]_i_3/O
                         net (fo=7, routed)           0.736    20.578    U_dp/msec[6]_i_3_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.702 r  U_dp/msec[0]_i_1/O
                         net (fo=1, routed)           0.000    20.702    U_dp/msec[0]_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  U_dp/msec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.447    14.788    U_dp/CLK
    SLICE_X53Y35         FDCE                                         r  U_dp/msec_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y35         FDCE (Setup_fdce_C_D)        0.032    15.045    U_dp/msec_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -20.702    
  -------------------------------------------------------------------
                         slack                                 -5.657    

Slack (VIOLATED) :        -5.655ns  (required time - arrival time)
  Source:                 U_dp/distance_counter_reg[3]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/msec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 6.910ns (44.229%)  route 8.713ns (55.771%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.554     5.075    U_dp/CLK
    SLICE_X44Y20         FDCE                                         r  U_dp/distance_counter_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_dp/distance_counter_reg[3]_replica_2/Q
                         net (fo=36, routed)          0.752     6.283    U_dp/distance_counter[3]_repN_2
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  U_dp/msec[3]_i_202/O
                         net (fo=4, routed)           0.809     7.216    U_dp/msec[3]_i_202_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.614 r  U_dp/msec_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.614    U_dp/msec_reg[6]_i_670_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  U_dp/msec_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000     7.728    U_dp/msec_reg[6]_i_542_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  U_dp/msec_reg[6]_i_427/O[3]
                         net (fo=3, routed)           1.007     9.048    U_dp_n_79
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.306     9.354 r  msec[6]_i_429/O
                         net (fo=2, routed)           0.171     9.525    msec[6]_i_429_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  msec[6]_i_282/O
                         net (fo=2, routed)           0.979    10.628    U_dp/msec_reg[6]_i_47_0[2]
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.026 r  U_dp/msec_reg[6]_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.026    U_dp/msec_reg[6]_i_130_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  U_dp/msec_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.140    U_dp/msec_reg[6]_i_47_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  U_dp/msec_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.254    U_dp/msec_reg[6]_i_17_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.493 r  U_dp/msec_reg[6]_i_16/O[2]
                         net (fo=20, routed)          0.621    12.114    U_dp_n_141
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.302    12.416 r  msec[6]_i_744/O
                         net (fo=1, routed)           0.722    13.138    msec[6]_i_744_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.688 r  msec_reg[6]_i_640/CO[3]
                         net (fo=1, routed)           0.000    13.688    msec_reg[6]_i_640_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.907 r  msec_reg[6]_i_513/O[0]
                         net (fo=4, routed)           0.668    14.575    msec_reg[6]_i_513_n_7
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.295    14.870 f  msec[6]_i_641/O
                         net (fo=2, routed)           0.315    15.185    msec[6]_i_641_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.309 r  msec[6]_i_505/O
                         net (fo=1, routed)           0.625    15.934    msec[6]_i_505_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.484 r  msec_reg[6]_i_375/CO[3]
                         net (fo=1, routed)           0.000    16.484    msec_reg[6]_i_375_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.601 r  msec_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.601    msec_reg[6]_i_219_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.924 r  msec_reg[6]_i_89/O[1]
                         net (fo=3, routed)           0.813    17.737    U_dp/msec_reg[6]_i_95_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.306    18.043 r  U_dp/msec[6]_i_237/O
                         net (fo=1, routed)           0.000    18.043    U_dp/msec[6]_i_237_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.575 r  U_dp/msec_reg[6]_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.575    U_dp/msec_reg[6]_i_95_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.846 f  U_dp/msec_reg[6]_i_36/CO[0]
                         net (fo=2, routed)           0.328    19.174    U_dp/msec_reg[6]_i_36_n_3
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.373    19.547 f  U_dp/msec[6]_i_14/O
                         net (fo=1, routed)           0.171    19.718    U_dp/msec[6]_i_14_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.842 f  U_dp/msec[6]_i_3/O
                         net (fo=7, routed)           0.733    20.575    U_dp/msec[6]_i_3_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.699 r  U_dp/msec[4]_i_1/O
                         net (fo=1, routed)           0.000    20.699    U_dp/msec[4]_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  U_dp/msec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.447    14.788    U_dp/CLK
    SLICE_X53Y35         FDCE                                         r  U_dp/msec_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y35         FDCE (Setup_fdce_C_D)        0.031    15.044    U_dp/msec_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -20.699    
  -------------------------------------------------------------------
                         slack                                 -5.655    

Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 U_dp/distance_counter_reg[3]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/msec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.582ns  (logic 6.910ns (44.347%)  route 8.672ns (55.653%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.554     5.075    U_dp/CLK
    SLICE_X44Y20         FDCE                                         r  U_dp/distance_counter_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_dp/distance_counter_reg[3]_replica_2/Q
                         net (fo=36, routed)          0.752     6.283    U_dp/distance_counter[3]_repN_2
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  U_dp/msec[3]_i_202/O
                         net (fo=4, routed)           0.809     7.216    U_dp/msec[3]_i_202_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.614 r  U_dp/msec_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.614    U_dp/msec_reg[6]_i_670_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  U_dp/msec_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000     7.728    U_dp/msec_reg[6]_i_542_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  U_dp/msec_reg[6]_i_427/O[3]
                         net (fo=3, routed)           1.007     9.048    U_dp_n_79
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.306     9.354 r  msec[6]_i_429/O
                         net (fo=2, routed)           0.171     9.525    msec[6]_i_429_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  msec[6]_i_282/O
                         net (fo=2, routed)           0.979    10.628    U_dp/msec_reg[6]_i_47_0[2]
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.026 r  U_dp/msec_reg[6]_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.026    U_dp/msec_reg[6]_i_130_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  U_dp/msec_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.140    U_dp/msec_reg[6]_i_47_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  U_dp/msec_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.254    U_dp/msec_reg[6]_i_17_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.493 r  U_dp/msec_reg[6]_i_16/O[2]
                         net (fo=20, routed)          0.621    12.114    U_dp_n_141
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.302    12.416 r  msec[6]_i_744/O
                         net (fo=1, routed)           0.722    13.138    msec[6]_i_744_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.688 r  msec_reg[6]_i_640/CO[3]
                         net (fo=1, routed)           0.000    13.688    msec_reg[6]_i_640_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.907 r  msec_reg[6]_i_513/O[0]
                         net (fo=4, routed)           0.668    14.575    msec_reg[6]_i_513_n_7
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.295    14.870 f  msec[6]_i_641/O
                         net (fo=2, routed)           0.315    15.185    msec[6]_i_641_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.309 r  msec[6]_i_505/O
                         net (fo=1, routed)           0.625    15.934    msec[6]_i_505_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.484 r  msec_reg[6]_i_375/CO[3]
                         net (fo=1, routed)           0.000    16.484    msec_reg[6]_i_375_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.601 r  msec_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.601    msec_reg[6]_i_219_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.924 r  msec_reg[6]_i_89/O[1]
                         net (fo=3, routed)           0.813    17.737    U_dp/msec_reg[6]_i_95_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.306    18.043 r  U_dp/msec[6]_i_237/O
                         net (fo=1, routed)           0.000    18.043    U_dp/msec[6]_i_237_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.575 r  U_dp/msec_reg[6]_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.575    U_dp/msec_reg[6]_i_95_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.846 f  U_dp/msec_reg[6]_i_36/CO[0]
                         net (fo=2, routed)           0.328    19.174    U_dp/msec_reg[6]_i_36_n_3
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.373    19.547 f  U_dp/msec[6]_i_14/O
                         net (fo=1, routed)           0.171    19.718    U_dp/msec[6]_i_14_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.842 f  U_dp/msec[6]_i_3/O
                         net (fo=7, routed)           0.691    20.533    U_dp/msec[6]_i_3_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.657 r  U_dp/msec[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    20.657    U_dp/msec[2]_i_1_n_0
    SLICE_X48Y34         FDCE                                         r  U_dp/msec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.445    14.786    U_dp/CLK
    SLICE_X48Y34         FDCE                                         r  U_dp/msec_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)        0.031    15.042    U_dp/msec_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -20.657    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 U_dp/distance_counter_reg[3]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/msec_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.565ns  (logic 6.910ns (44.395%)  route 8.655ns (55.605%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.554     5.075    U_dp/CLK
    SLICE_X44Y20         FDCE                                         r  U_dp/distance_counter_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_dp/distance_counter_reg[3]_replica_2/Q
                         net (fo=36, routed)          0.752     6.283    U_dp/distance_counter[3]_repN_2
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  U_dp/msec[3]_i_202/O
                         net (fo=4, routed)           0.809     7.216    U_dp/msec[3]_i_202_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.614 r  U_dp/msec_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.614    U_dp/msec_reg[6]_i_670_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  U_dp/msec_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000     7.728    U_dp/msec_reg[6]_i_542_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  U_dp/msec_reg[6]_i_427/O[3]
                         net (fo=3, routed)           1.007     9.048    U_dp_n_79
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.306     9.354 r  msec[6]_i_429/O
                         net (fo=2, routed)           0.171     9.525    msec[6]_i_429_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  msec[6]_i_282/O
                         net (fo=2, routed)           0.979    10.628    U_dp/msec_reg[6]_i_47_0[2]
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.026 r  U_dp/msec_reg[6]_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.026    U_dp/msec_reg[6]_i_130_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  U_dp/msec_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.140    U_dp/msec_reg[6]_i_47_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  U_dp/msec_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.254    U_dp/msec_reg[6]_i_17_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.493 r  U_dp/msec_reg[6]_i_16/O[2]
                         net (fo=20, routed)          0.621    12.114    U_dp_n_141
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.302    12.416 r  msec[6]_i_744/O
                         net (fo=1, routed)           0.722    13.138    msec[6]_i_744_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.688 r  msec_reg[6]_i_640/CO[3]
                         net (fo=1, routed)           0.000    13.688    msec_reg[6]_i_640_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.907 r  msec_reg[6]_i_513/O[0]
                         net (fo=4, routed)           0.668    14.575    msec_reg[6]_i_513_n_7
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.295    14.870 f  msec[6]_i_641/O
                         net (fo=2, routed)           0.315    15.185    msec[6]_i_641_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.309 r  msec[6]_i_505/O
                         net (fo=1, routed)           0.625    15.934    msec[6]_i_505_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.484 r  msec_reg[6]_i_375/CO[3]
                         net (fo=1, routed)           0.000    16.484    msec_reg[6]_i_375_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.601 r  msec_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.601    msec_reg[6]_i_219_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.924 r  msec_reg[6]_i_89/O[1]
                         net (fo=3, routed)           0.813    17.737    U_dp/msec_reg[6]_i_95_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.306    18.043 r  U_dp/msec[6]_i_237/O
                         net (fo=1, routed)           0.000    18.043    U_dp/msec[6]_i_237_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.575 r  U_dp/msec_reg[6]_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.575    U_dp/msec_reg[6]_i_95_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.846 r  U_dp/msec_reg[6]_i_36/CO[0]
                         net (fo=2, routed)           0.328    19.174    U_dp/msec_reg[6]_i_36_n_3
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.373    19.547 r  U_dp/msec[6]_i_14/O
                         net (fo=1, routed)           0.171    19.718    U_dp/msec[6]_i_14_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.842 r  U_dp/msec[6]_i_3/O
                         net (fo=7, routed)           0.675    20.516    U_dp/msec[6]_i_3_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.124    20.640 r  U_dp/msec[6]_i_2/O
                         net (fo=1, routed)           0.000    20.640    U_dp/msec[6]_i_2_n_0
    SLICE_X51Y32         FDCE                                         r  U_dp/msec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.444    14.785    U_dp/CLK
    SLICE_X51Y32         FDCE                                         r  U_dp/msec_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y32         FDCE (Setup_fdce_C_D)        0.032    15.042    U_dp/msec_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -20.640    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.510ns  (required time - arrival time)
  Source:                 U_dp/distance_counter_reg[3]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/msec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.477ns  (logic 6.910ns (44.647%)  route 8.567ns (55.353%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.554     5.075    U_dp/CLK
    SLICE_X44Y20         FDCE                                         r  U_dp/distance_counter_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_dp/distance_counter_reg[3]_replica_2/Q
                         net (fo=36, routed)          0.752     6.283    U_dp/distance_counter[3]_repN_2
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  U_dp/msec[3]_i_202/O
                         net (fo=4, routed)           0.809     7.216    U_dp/msec[3]_i_202_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.614 r  U_dp/msec_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.614    U_dp/msec_reg[6]_i_670_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  U_dp/msec_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000     7.728    U_dp/msec_reg[6]_i_542_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  U_dp/msec_reg[6]_i_427/O[3]
                         net (fo=3, routed)           1.007     9.048    U_dp_n_79
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.306     9.354 r  msec[6]_i_429/O
                         net (fo=2, routed)           0.171     9.525    msec[6]_i_429_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  msec[6]_i_282/O
                         net (fo=2, routed)           0.979    10.628    U_dp/msec_reg[6]_i_47_0[2]
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.026 r  U_dp/msec_reg[6]_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.026    U_dp/msec_reg[6]_i_130_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  U_dp/msec_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.140    U_dp/msec_reg[6]_i_47_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  U_dp/msec_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.254    U_dp/msec_reg[6]_i_17_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.493 r  U_dp/msec_reg[6]_i_16/O[2]
                         net (fo=20, routed)          0.621    12.114    U_dp_n_141
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.302    12.416 r  msec[6]_i_744/O
                         net (fo=1, routed)           0.722    13.138    msec[6]_i_744_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.688 r  msec_reg[6]_i_640/CO[3]
                         net (fo=1, routed)           0.000    13.688    msec_reg[6]_i_640_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.907 r  msec_reg[6]_i_513/O[0]
                         net (fo=4, routed)           0.668    14.575    msec_reg[6]_i_513_n_7
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.295    14.870 f  msec[6]_i_641/O
                         net (fo=2, routed)           0.315    15.185    msec[6]_i_641_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.309 r  msec[6]_i_505/O
                         net (fo=1, routed)           0.625    15.934    msec[6]_i_505_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.484 r  msec_reg[6]_i_375/CO[3]
                         net (fo=1, routed)           0.000    16.484    msec_reg[6]_i_375_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.601 r  msec_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.601    msec_reg[6]_i_219_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.924 r  msec_reg[6]_i_89/O[1]
                         net (fo=3, routed)           0.813    17.737    U_dp/msec_reg[6]_i_95_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.306    18.043 r  U_dp/msec[6]_i_237/O
                         net (fo=1, routed)           0.000    18.043    U_dp/msec[6]_i_237_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.575 r  U_dp/msec_reg[6]_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.575    U_dp/msec_reg[6]_i_95_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.846 r  U_dp/msec_reg[6]_i_36/CO[0]
                         net (fo=2, routed)           0.328    19.174    U_dp/msec_reg[6]_i_36_n_3
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.373    19.547 r  U_dp/msec[6]_i_14/O
                         net (fo=1, routed)           0.171    19.718    U_dp/msec[6]_i_14_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.842 r  U_dp/msec[6]_i_3/O
                         net (fo=7, routed)           0.587    20.428    U_dp/msec[6]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.552 r  U_dp/msec[5]_i_1/O
                         net (fo=1, routed)           0.000    20.552    U_dp/msec[5]_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  U_dp/msec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.445    14.786    U_dp/CLK
    SLICE_X53Y33         FDCE                                         r  U_dp/msec_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y33         FDCE (Setup_fdce_C_D)        0.031    15.042    U_dp/msec_reg[5]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -20.552    
  -------------------------------------------------------------------
                         slack                                 -5.510    

Slack (VIOLATED) :        -5.508ns  (required time - arrival time)
  Source:                 U_dp/distance_counter_reg[3]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/msec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.473ns  (logic 6.910ns (44.659%)  route 8.563ns (55.341%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.554     5.075    U_dp/CLK
    SLICE_X44Y20         FDCE                                         r  U_dp/distance_counter_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_dp/distance_counter_reg[3]_replica_2/Q
                         net (fo=36, routed)          0.752     6.283    U_dp/distance_counter[3]_repN_2
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  U_dp/msec[3]_i_202/O
                         net (fo=4, routed)           0.809     7.216    U_dp/msec[3]_i_202_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.614 r  U_dp/msec_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000     7.614    U_dp/msec_reg[6]_i_670_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  U_dp/msec_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000     7.728    U_dp/msec_reg[6]_i_542_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  U_dp/msec_reg[6]_i_427/O[3]
                         net (fo=3, routed)           1.007     9.048    U_dp_n_79
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.306     9.354 r  msec[6]_i_429/O
                         net (fo=2, routed)           0.171     9.525    msec[6]_i_429_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  msec[6]_i_282/O
                         net (fo=2, routed)           0.979    10.628    U_dp/msec_reg[6]_i_47_0[2]
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.026 r  U_dp/msec_reg[6]_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.026    U_dp/msec_reg[6]_i_130_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  U_dp/msec_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.140    U_dp/msec_reg[6]_i_47_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  U_dp/msec_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.254    U_dp/msec_reg[6]_i_17_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.493 r  U_dp/msec_reg[6]_i_16/O[2]
                         net (fo=20, routed)          0.621    12.114    U_dp_n_141
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.302    12.416 r  msec[6]_i_744/O
                         net (fo=1, routed)           0.722    13.138    msec[6]_i_744_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.688 r  msec_reg[6]_i_640/CO[3]
                         net (fo=1, routed)           0.000    13.688    msec_reg[6]_i_640_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.907 r  msec_reg[6]_i_513/O[0]
                         net (fo=4, routed)           0.668    14.575    msec_reg[6]_i_513_n_7
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.295    14.870 f  msec[6]_i_641/O
                         net (fo=2, routed)           0.315    15.185    msec[6]_i_641_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    15.309 r  msec[6]_i_505/O
                         net (fo=1, routed)           0.625    15.934    msec[6]_i_505_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.484 r  msec_reg[6]_i_375/CO[3]
                         net (fo=1, routed)           0.000    16.484    msec_reg[6]_i_375_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.601 r  msec_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    16.601    msec_reg[6]_i_219_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.924 r  msec_reg[6]_i_89/O[1]
                         net (fo=3, routed)           0.813    17.737    U_dp/msec_reg[6]_i_95_0[1]
    SLICE_X49Y32         LUT4 (Prop_lut4_I1_O)        0.306    18.043 r  U_dp/msec[6]_i_237/O
                         net (fo=1, routed)           0.000    18.043    U_dp/msec[6]_i_237_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.575 r  U_dp/msec_reg[6]_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.575    U_dp/msec_reg[6]_i_95_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.846 r  U_dp/msec_reg[6]_i_36/CO[0]
                         net (fo=2, routed)           0.328    19.174    U_dp/msec_reg[6]_i_36_n_3
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.373    19.547 r  U_dp/msec[6]_i_14/O
                         net (fo=1, routed)           0.171    19.718    U_dp/msec[6]_i_14_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.842 r  U_dp/msec[6]_i_3/O
                         net (fo=7, routed)           0.583    20.424    U_dp/msec[6]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.548 r  U_dp/msec[1]_i_1/O
                         net (fo=1, routed)           0.000    20.548    U_dp/msec[1]_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  U_dp/msec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.445    14.786    U_dp/CLK
    SLICE_X53Y33         FDCE                                         r  U_dp/msec_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y33         FDCE (Setup_fdce_C_D)        0.029    15.040    U_dp/msec_reg[1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -20.548    
  -------------------------------------------------------------------
                         slack                                 -5.508    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 U_cu/start_dp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 0.580ns (9.427%)  route 5.573ns (90.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.547     5.068    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_cu/start_dp_reg/Q
                         net (fo=79, routed)          3.255     8.780    U_cu/w_start_dp
    SLICE_X47Y19         LUT3 (Prop_lut3_I1_O)        0.124     8.904 r  U_cu/distance_counter[31]_i_1/O
                         net (fo=76, routed)          2.317    11.221    U_dp/E[0]
    SLICE_X37Y28         FDCE                                         r  U_dp/distance_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.774    U_dp/CLK
    SLICE_X37Y28         FDCE                                         r  U_dp/distance_counter_reg[24]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.809    U_dp/distance_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 U_cu/start_dp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.580ns (9.588%)  route 5.469ns (90.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.547     5.068    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_cu/start_dp_reg/Q
                         net (fo=79, routed)          3.255     8.780    U_cu/w_start_dp
    SLICE_X47Y19         LUT3 (Prop_lut3_I1_O)        0.124     8.904 r  U_cu/distance_counter[31]_i_1/O
                         net (fo=76, routed)          2.214    11.118    U_dp/E[0]
    SLICE_X39Y23         FDCE                                         r  U_dp/distance_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.430    14.771    U_dp/CLK
    SLICE_X39Y23         FDCE                                         r  U_dp/distance_counter_reg[14]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.791    U_dp/distance_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 U_cu/start_dp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.580ns (9.588%)  route 5.469ns (90.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.547     5.068    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_cu/start_dp_reg/Q
                         net (fo=79, routed)          3.255     8.780    U_cu/w_start_dp
    SLICE_X47Y19         LUT3 (Prop_lut3_I1_O)        0.124     8.904 r  U_cu/distance_counter[31]_i_1/O
                         net (fo=76, routed)          2.214    11.118    U_dp/E[0]
    SLICE_X39Y23         FDCE                                         r  U_dp/distance_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.430    14.771    U_dp/CLK
    SLICE_X39Y23         FDCE                                         r  U_dp/distance_counter_reg[15]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.791    U_dp/distance_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_cu/start_dp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.142%)  route 0.109ns (36.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.551     1.434    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  U_cu/start_dp_reg/Q
                         net (fo=79, routed)          0.109     1.684    U_dp/w_start_dp
    SLICE_X37Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.729 r  U_dp/distance_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.729    U_dp/distance_counter[29]_i_1_n_0
    SLICE_X37Y26         FDCE                                         r  U_dp/distance_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.817     1.944    U_dp/CLK
    SLICE_X37Y26         FDCE                                         r  U_dp/distance_counter_reg[29]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.092     1.539    U_dp/distance_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_cu/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cu/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.555     1.438    U_cu/CLK
    SLICE_X38Y30         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_cu/FSM_onehot_current_state_reg[1]/Q
                         net (fo=37, routed)          0.150     1.752    U_cu/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  U_cu/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_cu/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X38Y30         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.822     1.949    U_cu/CLK
    SLICE_X38Y30         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y30         FDCE (Hold_fdce_C_D)         0.121     1.559    U_cu/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_dp/processing_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.934%)  route 0.158ns (43.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.554     1.437    U_dp/CLK
    SLICE_X42Y20         FDCE                                         r  U_dp/processing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_dp/processing_reg/Q
                         net (fo=79, routed)          0.158     1.759    U_dp/processing
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  U_dp/distance_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_dp/distance_counter[6]_i_1_n_0
    SLICE_X41Y19         FDCE                                         r  U_dp/distance_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.823     1.950    U_dp/CLK
    SLICE_X41Y19         FDCE                                         r  U_dp/distance_counter_reg[6]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X41Y19         FDCE (Hold_fdce_C_D)         0.092     1.544    U_dp/distance_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cu/led_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.332%)  route 0.200ns (58.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.551     1.434    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  U_cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.200     1.775    U_cu/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X36Y26         FDCE                                         r  U_cu/led_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.817     1.944    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/led_status_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.070     1.504    U_cu/led_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_cu/start_dp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.551     1.434    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  U_cu/start_dp_reg/Q
                         net (fo=79, routed)          0.195     1.770    U_dp/w_start_dp
    SLICE_X37Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  U_dp/distance_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_dp/distance_counter[27]_i_1_n_0
    SLICE_X37Y26         FDCE                                         r  U_dp/distance_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.817     1.944    U_dp/CLK
    SLICE_X37Y26         FDCE                                         r  U_dp/distance_counter_reg[27]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.092     1.539    U_dp/distance_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_cu/start_dp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.551     1.434    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  U_cu/start_dp_reg/Q
                         net (fo=79, routed)          0.195     1.770    U_dp/w_start_dp
    SLICE_X37Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  U_dp/distance_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_dp/distance_counter[22]_i_1_n_0
    SLICE_X37Y26         FDCE                                         r  U_dp/distance_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.817     1.944    U_dp/CLK
    SLICE_X37Y26         FDCE                                         r  U_dp/distance_counter_reg[22]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.091     1.538    U_dp/distance_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cu/start_dp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.551     1.434    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  U_cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.185     1.760    U_cu/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X36Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.805 r  U_cu/start_dp_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_cu/start_dp_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.817     1.944    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/start_dp_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.092     1.526    U_cu/start_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_dp/processing_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dp/distance_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.174%)  route 0.216ns (50.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.554     1.437    U_dp/CLK
    SLICE_X42Y20         FDCE                                         r  U_dp/processing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_dp/processing_reg/Q
                         net (fo=79, routed)          0.216     1.817    U_dp/processing
    SLICE_X42Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.862 r  U_dp/distance_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    U_dp/distance_counter[5]_i_1_n_0
    SLICE_X42Y19         FDCE                                         r  U_dp/distance_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.823     1.950    U_dp/CLK
    SLICE_X42Y19         FDCE                                         r  U_dp/distance_counter_reg[5]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.121     1.573    U_dp/distance_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_cu/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cu/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.004%)  route 0.201ns (48.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.555     1.438    U_cu/CLK
    SLICE_X38Y30         FDPE                                         r  U_cu/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.602 r  U_cu/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.201     1.803    U_cu/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  U_cu/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_cu/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X38Y30         FDPE                                         r  U_cu/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.822     1.949    U_cu/CLK
    SLICE_X38Y30         FDPE                                         r  U_cu/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y30         FDPE (Hold_fdpe_C_D)         0.120     1.558    U_cu/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_cu/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cu/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.551     1.434    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  U_cu/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.196     1.771    U_cu/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X36Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  U_cu/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_cu/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.817     1.944    U_cu/CLK
    SLICE_X36Y26         FDCE                                         r  U_cu/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.091     1.525    U_cu/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   U_cu/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   U_cu/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   U_cu/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   U_cu/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19   U_dp/distance_counter_reg[10]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y21   U_dp/distance_counter_reg[1]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y20   U_dp/processing_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y37   U_fnd_controller/U_clk_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y38   U_fnd_controller/dot_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   U_fnd_controller/U_clk_divider/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   U_dp/msec_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   U_fnd_controller/U_clk_divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   U_fnd_controller/U_clk_divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   U_fnd_controller/U_clk_divider/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   U_fnd_controller/U_clk_divider/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   U_fnd_controller/U_clk_divider/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y38   U_fnd_controller/U_clk_divider/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y38   U_fnd_controller/U_clk_divider/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y38   U_fnd_controller/U_clk_divider/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   U_fnd_controller/dot_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   U_fnd_controller/dot_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   U_fnd_controller/dot_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   U_fnd_controller/dot_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y39   U_fnd_controller/dot_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   U_fnd_controller/r_dot_toggle_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   U_cu/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   U_cu/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34   U_cu/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   U_dp/msec_reg[6]/C



