#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002c782324bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002c782375ce0 .scope module, "blur_img_tb" "blur_img_tb" 3 10;
 .timescale -9 -12;
P_000002c782428f80 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000002c782428fb8 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000002c782428ff0 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v000002c7823d15b0_0 .net "blur_done", 0 0, v000002c7823d1e70_0;  1 drivers
v000002c7823d18d0_0 .var "clk_in", 0 0;
v000002c7823d0930_0 .net "pixel_in", 7 0, L_000002c782322840;  1 drivers
v000002c7823d1970_0 .net "pixel_out", 7 0, L_000002c782322140;  1 drivers
v000002c7823d09d0_0 .net "read_addr", 11 0, v000002c7823d02f0_0;  1 drivers
v000002c7823d1a10_0 .net "read_addr_valid", 0 0, v000002c7823d0070_0;  1 drivers
v000002c7823d1d30_0 .var "rst_in", 0 0;
v000002c7823d1dd0_0 .var "start_in", 0 0;
v000002c7823d0b10_0 .net "write_addr", 11 0, L_000002c7823d3890;  1 drivers
v000002c7823d0bb0_0 .net "write_valid", 0 0, L_000002c782322e60;  1 drivers
S_000002c782359e20 .scope module, "blur" "blur_img" 3 47, 4 4 0, S_000002c782375ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000002c782324f50 .param/l "BIT_DEPTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_000002c782324f88 .param/l "HEIGHT" 0 4 7, +C4<00000000000000000000000001000000>;
P_000002c782324fc0 .param/l "WIDTH" 0 4 6, +C4<00000000000000000000000001000000>;
L_000002c782322e60 .functor BUFZ 1, v000002c78236c450_0, C4<0>, C4<0>, C4<0>;
L_000002c782322140 .functor BUFZ 8, v000002c78236c3b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002c78236c950_0 .net *"_ivl_0", 31 0, L_000002c7823d2990;  1 drivers
v000002c78236bd70_0 .net *"_ivl_11", 31 0, L_000002c7823d37f0;  1 drivers
v000002c78236c310_0 .net *"_ivl_12", 31 0, L_000002c7823d2530;  1 drivers
L_000002c782430160 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c78236c590_0 .net *"_ivl_3", 25 0, L_000002c782430160;  1 drivers
v000002c7823d0d90_0 .net *"_ivl_4", 31 0, L_000002c7823d3cf0;  1 drivers
L_000002c7824301a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c7823d0a70_0 .net *"_ivl_7", 25 0, L_000002c7824301a8;  1 drivers
L_000002c7824301f0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000002c7823d1c90_0 .net/2u *"_ivl_8", 31 0, L_000002c7824301f0;  1 drivers
v000002c7823d0e30_0 .var "blur_data_valid_in", 0 0;
v000002c7823d0390_0 .net "blur_data_valid_out", 0 0, v000002c78236c450_0;  1 drivers
v000002c7823d1e70_0 .var "blur_done", 0 0;
v000002c7823d16f0_0 .net "blur_out", 7 0, v000002c78236c3b0_0;  1 drivers
v000002c7823d0430_0 .var "busy", 0 0;
v000002c7823d04d0_0 .var "center_addr_x", 5 0;
v000002c7823d1f10_0 .var "center_addr_x_prev", 5 0;
v000002c7823d0cf0_0 .var "center_addr_y", 5 0;
v000002c7823d10b0_0 .var "center_addr_y_prev", 5 0;
v000002c7823d0c50_0 .net "clk_in", 0 0, v000002c7823d18d0_0;  1 drivers
v000002c7823d1330_0 .net "ext_pixel_in", 7 0, L_000002c782322840;  alias, 1 drivers
v000002c7823d01b0_0 .net "ext_pixel_out", 7 0, L_000002c782322140;  alias, 1 drivers
v000002c7823d02f0_0 .var "ext_read_addr", 11 0;
v000002c7823d0070_0 .var "ext_read_addr_valid", 0 0;
v000002c7823d0ed0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002c7823d1790_0 .net "ext_write_addr", 11 0, L_000002c7823d3890;  alias, 1 drivers
v000002c7823d0750_0 .net "ext_write_valid", 0 0, L_000002c782322e60;  alias, 1 drivers
v000002c7823d1830_0 .var "kernel_ind", 3 0;
v000002c7823d0f70 .array "kernel_ind_pipe", 0 1, 3 0;
v000002c7823d07f0_0 .var "row1", 23 0;
v000002c7823d0250_0 .var "row2", 23 0;
v000002c7823d1010_0 .var "row3", 23 0;
v000002c7823d1650_0 .net "rst_in", 0 0, v000002c7823d1d30_0;  1 drivers
v000002c7823d1150_0 .net "start_in", 0 0, v000002c7823d1dd0_0;  1 drivers
L_000002c7823d2990 .concat [ 6 26 0 0], v000002c7823d1f10_0, L_000002c782430160;
L_000002c7823d3cf0 .concat [ 6 26 0 0], v000002c7823d10b0_0, L_000002c7824301a8;
L_000002c7823d37f0 .arith/mult 32, L_000002c7823d3cf0, L_000002c7824301f0;
L_000002c7823d2530 .arith/sum 32, L_000002c7823d2990, L_000002c7823d37f0;
L_000002c7823d3890 .part L_000002c7823d2530, 0, 12;
S_000002c78235a060 .scope module, "blur" "gaussian" 4 64, 5 6 0, S_000002c782359e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000002c782370330 .param/l "WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v000002c78236c9f0_0 .var "busy_out", 0 0;
v000002c78236ca90_0 .net "clk_in", 0 0, v000002c7823d18d0_0;  alias, 1 drivers
v000002c78236c3b0_0 .var "data_out", 7 0;
v000002c78236be10_0 .net "data_valid_in", 0 0, v000002c7823d0e30_0;  1 drivers
v000002c78236c450_0 .var "data_valid_out", 0 0;
v000002c78236beb0_0 .var "error_out", 0 0;
v000002c78236c630_0 .var/i "i", 31 0;
v000002c78236c270 .array "kernel", 0 8, 7 0;
v000002c78236c770_0 .net "r0_data_in", 23 0, v000002c7823d07f0_0;  1 drivers
v000002c78236bf50_0 .net "r1_data_in", 23 0, v000002c7823d0250_0;  1 drivers
v000002c78236bff0_0 .net "r2_data_in", 23 0, v000002c7823d1010_0;  1 drivers
v000002c78236c090_0 .net "rowdata", 71 0, L_000002c7823d3570;  1 drivers
v000002c78236c810_0 .net "rst_in", 0 0, v000002c7823d1d30_0;  alias, 1 drivers
v000002c78236cb30 .array "stage1_data", 0 8, 10 0;
v000002c78236bc30 .array "stage1_data_reg", 0 8, 10 0;
v000002c78236c130_0 .var "stage1_reg_valid", 0 0;
v000002c78236c1d0_0 .var "stage1_valid", 0 0;
v000002c78236c4f0_0 .var "stage2_accumulator", 11 0;
v000002c78236c8b0_0 .var "stage2_data", 11 0;
v000002c78236bcd0_0 .var "stage2_valid", 0 0;
E_000002c782370a30 .event posedge, v000002c78236ca90_0;
v000002c78236bc30_0 .array/port v000002c78236bc30, 0;
v000002c78236bc30_1 .array/port v000002c78236bc30, 1;
v000002c78236bc30_2 .array/port v000002c78236bc30, 2;
v000002c78236bc30_3 .array/port v000002c78236bc30, 3;
E_000002c7823705b0/0 .event anyedge, v000002c78236bc30_0, v000002c78236bc30_1, v000002c78236bc30_2, v000002c78236bc30_3;
v000002c78236bc30_4 .array/port v000002c78236bc30, 4;
v000002c78236bc30_5 .array/port v000002c78236bc30, 5;
v000002c78236bc30_6 .array/port v000002c78236bc30, 6;
v000002c78236bc30_7 .array/port v000002c78236bc30, 7;
E_000002c7823705b0/1 .event anyedge, v000002c78236bc30_4, v000002c78236bc30_5, v000002c78236bc30_6, v000002c78236bc30_7;
v000002c78236bc30_8 .array/port v000002c78236bc30, 8;
E_000002c7823705b0/2 .event anyedge, v000002c78236bc30_8;
E_000002c7823705b0 .event/or E_000002c7823705b0/0, E_000002c7823705b0/1, E_000002c7823705b0/2;
L_000002c7823d3570 .concat [ 24 24 24 0], v000002c7823d1010_0, v000002c7823d0250_0, v000002c7823d07f0_0;
S_000002c78232b1f0 .scope module, "image" "xilinx_single_port_ram_read_first" 3 36, 6 10 0, S_000002c782375ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002c7822f2ce0 .param/str "INIT_FILE" 0 6 14, "util/image.mem";
P_000002c7822f2d18 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002c7822f2d50 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000002c7822f2d88 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000002c7823d1ab0 .array "BRAM", 0 4095, 7 0;
v000002c7823d0110_0 .net "addra", 11 0, v000002c7823d02f0_0;  alias, 1 drivers
v000002c7823d1290_0 .net "clka", 0 0, v000002c7823d18d0_0;  alias, 1 drivers
L_000002c782430088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002c7823d1b50_0 .net "dina", 7 0, L_000002c782430088;  1 drivers
v000002c7823d0570_0 .net "douta", 7 0, L_000002c782322840;  alias, 1 drivers
v000002c7823d1470_0 .net "ena", 0 0, v000002c7823d0070_0;  alias, 1 drivers
v000002c7823d06b0_0 .var "ram_data", 7 0;
L_000002c782430118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002c7823d0890_0 .net "regcea", 0 0, L_000002c782430118;  1 drivers
v000002c7823d1bf0_0 .net "rsta", 0 0, v000002c7823d1d30_0;  alias, 1 drivers
L_000002c7824300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c7823d1510_0 .net "wea", 0 0, L_000002c7824300d0;  1 drivers
S_000002c7822f2dd0 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_000002c78232b1f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002c7822f2dd0
v000002c7823d0610_0 .var/i "depth", 31 0;
TD_blur_img_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002c7823d0610_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002c7823d0610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002c7823d0610_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002c7822f2f60 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_000002c78232b1f0;
 .timescale -9 -12;
L_000002c782322840 .functor BUFZ 8, v000002c7823d11f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002c7823d11f0_0 .var "douta_reg", 7 0;
S_000002c7823d2030 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_000002c78232b1f0;
 .timescale -9 -12;
    .scope S_000002c7823d2030;
T_1 ;
    %vpi_call/w 6 33 "$readmemh", P_000002c7822f2ce0, v000002c7823d1ab0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002c7822f2f60;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c7823d11f0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_000002c7822f2f60;
T_3 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c7823d1bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c7823d11f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002c7823d0890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002c7823d06b0_0;
    %assign/vec4 v000002c7823d11f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c78232b1f0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c7823d06b0_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_000002c78232b1f0;
T_5 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c7823d1470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002c7823d1510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002c7823d1b50_0;
    %load/vec4 v000002c7823d0110_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c7823d1ab0, 0, 4;
T_5.2 ;
    %load/vec4 v000002c7823d0110_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002c7823d1ab0, 4;
    %assign/vec4 v000002c7823d06b0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002c78235a060;
T_6 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c78236c270, 4, 0;
    %end;
    .thread T_6;
    .scope S_000002c78235a060;
T_7 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c78236c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c78236c1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
T_7.2 ;
    %load/vec4 v000002c78236c630_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002c78236c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c78236cb30, 0, 4;
    %load/vec4 v000002c78236c630_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002c78236be10_0;
    %assign/vec4 v000002c78236c1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
T_7.4 ;
    %load/vec4 v000002c78236c630_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.5, 5;
    %ix/getv/s 4, v000002c78236c630_0;
    %load/vec4a v000002c78236c270, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002c78236c090_0;
    %load/vec4 v000002c78236c630_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000002c78236c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c78236cb30, 0, 4;
    %load/vec4 v000002c78236c630_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c78235a060;
T_8 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c78236c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c78236c130_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
T_8.2 ;
    %load/vec4 v000002c78236c630_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000002c78236c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c78236bc30, 0, 4;
    %load/vec4 v000002c78236c630_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002c78236c1d0_0;
    %assign/vec4 v000002c78236c130_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
T_8.4 ;
    %load/vec4 v000002c78236c630_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_8.5, 5;
    %ix/getv/s 4, v000002c78236c630_0;
    %load/vec4a v000002c78236cb30, 4;
    %ix/getv/s 3, v000002c78236c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c78236bc30, 0, 4;
    %load/vec4 v000002c78236c630_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002c78235a060;
T_9 ;
Ewait_0 .event/or E_000002c7823705b0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002c78236c4f0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002c78236c630_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v000002c78236c4f0_0;
    %ix/getv/s 4, v000002c78236c630_0;
    %load/vec4a v000002c78236bc30, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000002c78236c4f0_0, 0, 12;
    %load/vec4 v000002c78236c630_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c78236c630_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002c78235a060;
T_10 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c78236c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c78236bcd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002c78236c8b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002c78236c130_0;
    %assign/vec4 v000002c78236bcd0_0, 0;
    %load/vec4 v000002c78236c4f0_0;
    %assign/vec4 v000002c78236c8b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002c78235a060;
T_11 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c78236c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c78236c450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c78236c3b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002c78236bcd0_0;
    %assign/vec4 v000002c78236c450_0, 0;
    %load/vec4 v000002c78236c8b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000002c78236c3b0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002c782359e20;
T_12 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c7823d0070_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d0ed0_0, 4, 5;
    %load/vec4 v000002c7823d0ed0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d0ed0_0, 4, 5;
    %load/vec4 v000002c7823d1830_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c7823d0f70, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002c7823d0f70, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c7823d0f70, 0, 4;
    %jmp T_12;
    .thread T_12;
    .scope S_000002c782359e20;
T_13 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002c7823d04d0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002c7823d0cf0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d0e30_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002c7823d07f0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002c7823d0250_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000002c7823d1010_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c7823d1830_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d1e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d0430_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002c782359e20;
T_14 ;
    %wait E_000002c782370a30;
    %load/vec4 v000002c7823d1650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002c7823d04d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002c7823d0cf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002c7823d1f10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002c7823d10b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c7823d0e30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c7823d1830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c7823d1e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c7823d0430_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002c7823d0070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c7823d0070_0, 0;
T_14.2 ;
    %load/vec4 v000002c7823d0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c7823d0e30_0, 0;
T_14.4 ;
    %load/vec4 v000002c7823d0430_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.8, 8;
    %load/vec4 v000002c7823d1150_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v000002c7823d0ed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_14.11, 8;
    %load/vec4 v000002c7823d1150_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.11;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v000002c7823d1150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002c7823d0f70, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %jmp T_14.23;
T_14.14 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d07f0_0, 4, 5;
    %jmp T_14.23;
T_14.15 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d07f0_0, 4, 5;
    %jmp T_14.23;
T_14.16 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d07f0_0, 4, 5;
    %jmp T_14.23;
T_14.17 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d0250_0, 4, 5;
    %jmp T_14.23;
T_14.18 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d0250_0, 4, 5;
    %jmp T_14.23;
T_14.19 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d0250_0, 4, 5;
    %jmp T_14.23;
T_14.20 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d1010_0, 4, 5;
    %jmp T_14.23;
T_14.21 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d1010_0, 4, 5;
    %jmp T_14.23;
T_14.22 ;
    %load/vec4 v000002c7823d1330_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c7823d1010_0, 4, 5;
    %jmp T_14.23;
T_14.23 ;
    %pop/vec4 1;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c7823d0430_0, 0;
T_14.13 ;
    %load/vec4 v000002c7823d1830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %jmp T_14.33;
T_14.24 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.34, 8;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %jmp/1 T_14.35, 8;
T_14.34 ; End of true expr.
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_14.35, 8;
 ; End of false expr.
    %blend;
T_14.35;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.36, 8;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %jmp/1 T_14.37, 8;
T_14.36 ; End of true expr.
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_14.37, 8;
 ; End of false expr.
    %blend;
T_14.37;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.25 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.38, 8;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %jmp/1 T_14.39, 8;
T_14.38 ; End of true expr.
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_14.39, 8;
 ; End of false expr.
    %blend;
T_14.39;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.26 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.40, 8;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %jmp/1 T_14.41, 8;
T_14.40 ; End of true expr.
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_14.41, 8;
 ; End of false expr.
    %blend;
T_14.41;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.42, 8;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %jmp/1 T_14.43, 8;
T_14.42 ; End of true expr.
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_14.43, 8;
 ; End of false expr.
    %blend;
T_14.43;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.27 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.44, 8;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %jmp/1 T_14.45, 8;
T_14.44 ; End of true expr.
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_14.45, 8;
 ; End of false expr.
    %blend;
T_14.45;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.28 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.29 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.46, 8;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %jmp/1 T_14.47, 8;
T_14.46 ; End of true expr.
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_14.47, 8;
 ; End of false expr.
    %blend;
T_14.47;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.30 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.48, 8;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %jmp/1 T_14.49, 8;
T_14.48 ; End of true expr.
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_14.49, 8;
 ; End of false expr.
    %blend;
T_14.49;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.50, 8;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %jmp/1 T_14.51, 8;
T_14.50 ; End of true expr.
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_14.51, 8;
 ; End of false expr.
    %blend;
T_14.51;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.31 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.52, 8;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %jmp/1 T_14.53, 8;
T_14.52 ; End of true expr.
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_14.53, 8;
 ; End of false expr.
    %blend;
T_14.53;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.32 ;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.54, 8;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %jmp/1 T_14.55, 8;
T_14.54 ; End of true expr.
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_14.55, 8;
 ; End of false expr.
    %blend;
T_14.55;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.56, 8;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %jmp/1 T_14.57, 8;
T_14.56 ; End of true expr.
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_14.57, 8;
 ; End of false expr.
    %blend;
T_14.57;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002c7823d02f0_0, 0;
    %jmp T_14.33;
T_14.33 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c7823d0070_0, 0;
    %load/vec4 v000002c7823d1830_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.58, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c7823d0e30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c7823d1830_0, 0;
    %load/vec4 v000002c7823d04d0_0;
    %assign/vec4 v000002c7823d1f10_0, 0;
    %load/vec4 v000002c7823d0cf0_0;
    %assign/vec4 v000002c7823d10b0_0, 0;
    %load/vec4 v000002c7823d04d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_14.60, 4;
    %load/vec4 v000002c7823d0cf0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_14.62, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c7823d1e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c7823d0430_0, 0;
    %jmp T_14.63;
T_14.62 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002c7823d04d0_0, 0;
    %load/vec4 v000002c7823d0cf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002c7823d0cf0_0, 0;
T_14.63 ;
    %jmp T_14.61;
T_14.60 ;
    %load/vec4 v000002c7823d04d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002c7823d04d0_0, 0;
T_14.61 ;
    %jmp T_14.59;
T_14.58 ;
    %load/vec4 v000002c7823d1830_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002c7823d1830_0, 0;
T_14.59 ;
T_14.9 ;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002c782375ce0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v000002c7823d18d0_0;
    %nor/r;
    %store/vec4 v000002c7823d18d0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000002c782375ce0;
T_16 ;
    %vpi_call/w 3 63 "$dumpfile", "img_blur.vcd" {0 0 0};
    %vpi_call/w 3 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c782375ce0 {0 0 0};
    %vpi_call/w 3 65 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d18d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d1dd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c7823d18d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c7823d1d30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d18d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d1d30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c7823d1dd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c7823d1dd0_0, 0, 1;
    %delay 1200000000, 0;
    %vpi_call/w 3 82 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 83 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/blur_img_tb.sv";
    "hdl/blur_img.sv";
    "hdl/gaussian_blur.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
