<?xml version='1.0'?>
<island simulinkPath='LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core' topLevelEntity='LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='2' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='in_1_imag_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_imag_din_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='din' highLevelIndex='0' vector='0' complex='1'/>
    <port name='in_1_real_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_real_din_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='din' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_vin_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_vin_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='vin' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_cin_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_cin_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='cin' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_TimeRef_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_4_TimeRef_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_GPIn.stm' highLevelName='TimeRef' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_cp_start_tpl' clock='clk' reset='areset' width='22' dir='in' role='data' qsys_role='data_in_5_cp_start_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='cp_start' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_gt_end_tpl' clock='clk' reset='areset' width='23' dir='in' role='data' qsys_role='data_in_6_gt_end_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='gt_end' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_prach_outstart_tpl' clock='clk' reset='areset' width='7' dir='in' role='data' qsys_role='data_in_7_prach_outstart_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='prach_outstart' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_prach_outend_tpl' clock='clk' reset='areset' width='10' dir='in' role='data' qsys_role='data_in_8_prach_outend_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='prach_outend' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_filt_flush_en_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_9_filt_flush_en_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='filt_flush_en' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_imag_gainin_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_10_imag_gainin_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='gainin' highLevelIndex='10' vector='0' complex='1'/>
    <port name='in_10_real_gainin_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_10_real_gainin_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='gainin' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_11_ch0_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_11_ch0_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch0_info' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_12_ch1_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_12_ch1_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch1_info' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_13_ch2_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_13_ch2_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch2_info' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_14_ch3_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_14_ch3_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch3_info' highLevelIndex='15' vector='0' complex='0'/>
    <port name='out_1_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_imag_dout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='dout' highLevelIndex='0' vector='0' complex='1'/>
    <port name='out_1_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_real_dout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='cout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_TimeReference_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_TimeReference_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_GPOut.stm' highLevelName='TimeReference' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_ch_info_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_5_ch_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='ch_info' highLevelIndex='5' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
