Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug 28 06:10:45 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  305         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (139)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (139)
--------------------------------
 There are 139 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0               106607        0.040        0.000                      0               106607        5.000        0.000                       0                 30755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.503        0.000                      0               106607        0.040        0.000                      0               106607        5.000        0.000                       0                 30755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 0.456ns (3.835%)  route 11.436ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.436    12.865    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/ADDRD2
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/WCLK
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y38          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 0.456ns (3.835%)  route 11.436ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.436    12.865    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/ADDRD2
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/WCLK
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMB/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y38          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMB
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 0.456ns (3.835%)  route 11.436ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.436    12.865    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/ADDRD2
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/WCLK
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMC/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y38          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMC
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 0.456ns (3.835%)  route 11.436ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.436    12.865    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/ADDRD2
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/WCLK
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMD/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y38          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMD
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 0.456ns (3.835%)  route 11.434ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.434    12.863    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/ADDRD2
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/WCLK
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMA/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y39          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMA
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 0.456ns (3.835%)  route 11.434ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.434    12.863    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/ADDRD2
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/WCLK
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMB/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y39          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMB
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 0.456ns (3.835%)  route 11.434ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.434    12.863    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/ADDRD2
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/WCLK
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMC/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y39          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMC
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 0.456ns (3.835%)  route 11.434ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.434    12.863    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/ADDRD2
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/WCLK
    SLICE_X4Y39          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMD/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y39          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_90_92/RAMD
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.879ns  (logic 0.456ns (3.839%)  route 11.423ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.423    12.852    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/ADDRD2
    SLICE_X6Y37          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/WCLK
    SLICE_X6Y37          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMA/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X6Y37          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMA
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.879ns  (logic 0.456ns (3.839%)  route 11.423ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.423    12.852    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/ADDRD2
    SLICE_X6Y37          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/WCLK
    SLICE_X6Y37          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMB/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X6Y37          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_96_98/RAMB
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_58_reg_2177_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_58_reg_2177_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_58_reg_2177_reg[2]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/DIA
    SLICE_X10Y23         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/WCLK
    SLICE_X10Y23         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X10Y23         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_71_reg_2276_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_138_140/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X19Y19         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_71_reg_2276_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_71_reg_2276_reg[8]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_138_140/DIA
    SLICE_X18Y19         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_138_140/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_138_140/WCLK
    SLICE_X18Y19         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_138_140/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X18Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_138_140/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_161_reg_2771_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_582_584/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X87Y31         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_161_reg_2771_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_161_reg_2771_reg[2]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_582_584/DIA
    SLICE_X86Y31         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_582_584/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_582_584/WCLK
    SLICE_X86Y31         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_582_584/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X86Y31         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_582_584/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_60_reg_2199_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_63_65/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X9Y27          FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_60_reg_2199_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_60_reg_2199_reg[3]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_63_65/DIA
    SLICE_X8Y27          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_63_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_63_65/WCLK
    SLICE_X8Y27          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_63_65/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X8Y27          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_63_65/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_60_reg_2199_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_69_71/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_60_reg_2199_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_60_reg_2199_reg[9]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_69_71/DIA
    SLICE_X10Y30         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_69_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_69_71/WCLK
    SLICE_X10Y30         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_69_71/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X10Y30         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_69_71/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_61_reg_2210_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_75_77/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X11Y36         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_61_reg_2210_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_61_reg_2210_reg[5]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_75_77/DIA
    SLICE_X10Y36         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_75_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_75_77/WCLK
    SLICE_X10Y36         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_75_77/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X10Y36         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_75_77/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_62_reg_2221_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_84_86/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X5Y32          FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_62_reg_2221_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_62_reg_2221_reg[4]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_84_86/DIA
    SLICE_X4Y32          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_84_86/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_84_86/WCLK
    SLICE_X4Y32          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_84_86/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X4Y32          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_64_127_84_86/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_81_reg_2331_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_186_188/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X55Y23         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_81_reg_2331_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_81_reg_2331_reg[6]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_186_188/DIA
    SLICE_X54Y23         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_186_188/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_186_188/WCLK
    SLICE_X54Y23         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_186_188/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X54Y23         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_186_188/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/p_Val2_s_reg_9824_pp0_iter21_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X91Y23         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/p_Val2_s_reg_9824_pp0_iter21_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/p_Val2_s_reg_9824_pp0_iter21_reg_reg[17]/Q
                         net (fo=1, routed)           0.107     0.658    bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/din[17]
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/ap_clk
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/p_Val2_s_reg_9824_pp0_iter21_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X91Y23         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/p_Val2_s_reg_9824_pp0_iter21_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/p_Val2_s_reg_9824_pp0_iter21_reg_reg[19]/Q
                         net (fo=1, routed)           0.107     0.658    bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/din[19]
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/ap_clk
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         12.500      8.616      DSP48_X3Y43   bd_0_i/hls_inst/inst/sigmoid_U0/mul_55s_24ns_79_2_1_U117/dout_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X0Y1   bd_0_i/hls_inst/inst/buffer_out_U/U_RBM_fifo_w21_d1024_A_x_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB18_X0Y4   bd_0_i/hls_inst/inst/double_buffer_U0/buffer_0_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB18_X0Y5   bd_0_i/hls_inst/inst/double_buffer_U0/buffer_1_fifo_U/U_RBM_fifo_w21_d1024_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB18_X5Y0   bd_0_i/hls_inst/inst/stream_bias_col_index_U/U_RBM_fifo_w10_d128_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X4Y1   bd_0_i/hls_inst/inst/stream_bias_out_U/U_RBM_fifo_w48_d128_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X4Y1   bd_0_i/hls_inst/inst/stream_bias_out_U/U_RBM_fifo_w48_d128_A_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X4Y4   bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X4Y4   bd_0_i/hls_inst/inst/stream_pe_valid_U/U_RBM_fifo_w64_d128_A_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB18_X1Y2   bd_0_i/hls_inst/inst/systolic_input_U/U_RBM_fifo_w21_d128_A_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X90Y87  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_1002_1004/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X90Y87  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_1002_1004/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X90Y87  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_1002_1004/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X90Y87  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_1002_1004/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.421ns  (logic 0.668ns (12.323%)  route 4.753ns (87.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.780     5.271    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X96Y119        LUT3 (Prop_lut3_I2_O)        0.150     5.421 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[42]_INST_0/O
                         net (fo=0)                   0.973     6.394    stream_vector_out_tdata[42]
                                                                      r  stream_vector_out_tdata[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.395ns  (logic 0.642ns (11.901%)  route 4.753ns (88.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.780     5.271    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X96Y119        LUT3 (Prop_lut3_I2_O)        0.124     5.395 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[41]_INST_0/O
                         net (fo=0)                   0.973     6.368    stream_vector_out_tdata[41]
                                                                      r  stream_vector_out_tdata[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 0.670ns (12.787%)  route 4.570ns (87.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.597     5.088    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X93Y119        LUT3 (Prop_lut3_I2_O)        0.152     5.240 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[64]_INST_0/O
                         net (fo=0)                   0.973     6.213    stream_vector_out_tdata[64]
                                                                      r  stream_vector_out_tdata[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.212ns  (logic 0.642ns (12.319%)  route 4.570ns (87.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.597     5.088    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X93Y119        LUT3 (Prop_lut3_I2_O)        0.124     5.212 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[47]_INST_0/O
                         net (fo=0)                   0.973     6.185    stream_vector_out_tdata[47]
                                                                      r  stream_vector_out_tdata[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.100ns  (logic 0.670ns (13.139%)  route 4.430ns (86.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.457     4.948    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X93Y118        LUT3 (Prop_lut3_I2_O)        0.152     5.100 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[40]_INST_0/O
                         net (fo=0)                   0.973     6.073    stream_vector_out_tdata[40]
                                                                      r  stream_vector_out_tdata[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.072ns  (logic 0.642ns (12.659%)  route 4.430ns (87.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.457     4.948    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X93Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.072 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[39]_INST_0/O
                         net (fo=0)                   0.973     6.045    stream_vector_out_tdata[39]
                                                                      r  stream_vector_out_tdata[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.668ns  (logic 0.642ns (13.753%)  route 4.026ns (86.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.053     4.544    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X99Y117        LUT3 (Prop_lut3_I2_O)        0.124     4.668 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[37]_INST_0/O
                         net (fo=0)                   0.973     5.641    stream_vector_out_tdata[37]
                                                                      r  stream_vector_out_tdata[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.664ns  (logic 0.642ns (13.765%)  route 4.022ns (86.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.049     4.540    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X99Y117        LUT3 (Prop_lut3_I2_O)        0.124     4.664 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[35]_INST_0/O
                         net (fo=0)                   0.973     5.637    stream_vector_out_tdata[35]
                                                                      r  stream_vector_out_tdata[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 0.637ns (13.661%)  route 4.026ns (86.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.053     4.544    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X99Y117        LUT3 (Prop_lut3_I2_O)        0.119     4.663 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[38]_INST_0/O
                         net (fo=0)                   0.973     5.636    stream_vector_out_tdata[38]
                                                                      r  stream_vector_out_tdata[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 0.636ns (13.654%)  route 4.022ns (86.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X100Y105       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=50, routed)          3.049     4.540    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_sel_rd_reg_n_0
    SLICE_X99Y117        LUT3 (Prop_lut3_I2_O)        0.118     4.658 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[36]_INST_0/O
                         net (fo=0)                   0.973     5.631    stream_vector_out_tdata[36]
                                                                      r  stream_vector_out_tdata[36] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_sigmoid_switch_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_sigmoid_switch_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_sigmoid_switch_U/ap_clk
    SLICE_X105Y104       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_sigmoid_switch_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_sigmoid_switch_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.961    stream_sigmoid_switch_tready
                                                                      r  stream_sigmoid_switch_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_in_len_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vector_in_len_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_in_len_U/ap_clk
    SLICE_X56Y3          FDRE                                         r  bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_in_len_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_in_len_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.961    vector_in_len_tready
                                                                      r  vector_in_len_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_bias_in_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_bias_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_bias_in_U/ap_clk
    SLICE_X86Y4          FDRE                                         r  bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_bias_in_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y4          FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_bias_in_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.968    stream_bias_in_tready
                                                                      r  stream_bias_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_control_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y4          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.968    stream_control_in_tready
                                                                      r  stream_control_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/double_buffer_U0/regslice_both_stream_vector_in_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/double_buffer_U0/regslice_both_stream_vector_in_U/ap_clk
    SLICE_X4Y4           FDRE                                         r  bd_0_i/hls_inst/inst/double_buffer_U0/regslice_both_stream_vector_in_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/double_buffer_U0/regslice_both_stream_vector_in_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.968    stream_vector_in_tready
                                                                      r  stream_vector_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_weight_in_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_weight_in_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_weight_in_U/ap_clk
    SLICE_X50Y83         FDRE                                         r  bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_weight_in_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/weight_bias_memory_U0/regslice_both_stream_weight_in_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.968    stream_weight_in_tready
                                                                      r  stream_weight_in_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X102Y107       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=6, unset)            0.410     0.984    stream_vector_out_tvalid
                                                                      r  stream_vector_out_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_out_len_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vector_out_len_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_out_len_U/ap_clk
    SLICE_X58Y1          FDRE                                         r  bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_out_len_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/rbm_size_split_U0/regslice_both_vector_out_len_U/B_V_data_1_state_reg[1]/Q
                         net (fo=5, unset)            0.410     0.984    vector_out_len_tready
                                                                      r  vector_out_len_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_A_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.186ns (27.223%)  route 0.497ns (72.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X101Y110       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_A_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_A_reg[17]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_A_reg_n_0_[17]
    SLICE_X100Y110       LUT3 (Prop_lut3_I1_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[17]_INST_0/O
                         net (fo=0)                   0.410     1.093    stream_vector_out_tdata[17]
                                                                      r  stream_vector_out_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_B_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            stream_vector_out_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.186ns (27.223%)  route 0.497ns (72.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/ap_clk
    SLICE_X103Y111       FDRE                                         r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_B_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_B_reg[21]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/B_V_data_1_payload_B_reg_n_0_[21]
    SLICE_X102Y111       LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/sigmoid_U0/regslice_both_stream_vector_out_U/stream_vector_out_TDATA[21]_INST_0/O
                         net (fo=0)                   0.410     1.093    stream_vector_out_tdata[21]
                                                                      r  stream_vector_out_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          3659 Endpoints
Min Delay          3659 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[568]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.716ns  (logic 0.152ns (0.858%)  route 17.564ns (99.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.591    17.716    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_rst_n_inv
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[568]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_clk
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[568]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[570]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.716ns  (logic 0.152ns (0.858%)  route 17.564ns (99.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.591    17.716    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_rst_n_inv
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[570]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_clk
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[570]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[571]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.716ns  (logic 0.152ns (0.858%)  route 17.564ns (99.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.591    17.716    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_rst_n_inv
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[571]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_clk
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[571]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[572]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.716ns  (logic 0.152ns (0.858%)  route 17.564ns (99.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.591    17.716    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_rst_n_inv
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[572]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_clk
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[572]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[588]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.716ns  (logic 0.152ns (0.858%)  route 17.564ns (99.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.591    17.716    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_rst_n_inv
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[588]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_clk
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[588]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[590]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.716ns  (logic 0.152ns (0.858%)  route 17.564ns (99.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.591    17.716    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_rst_n_inv
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[590]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_clk
    SLICE_X91Y7          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[590]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.529ns  (logic 0.152ns (0.867%)  route 17.377ns (99.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.404    17.529    bd_0_i/hls_inst/inst/stream_bias_out_U/ap_rst_n_inv
    SLICE_X87Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_bias_out_U/ap_clk
    SLICE_X87Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.529ns  (logic 0.152ns (0.867%)  route 17.377ns (99.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.404    17.529    bd_0_i/hls_inst/inst/stream_bias_out_U/ap_rst_n_inv
    SLICE_X87Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_bias_out_U/ap_clk
    SLICE_X87Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.529ns  (logic 0.152ns (0.867%)  route 17.377ns (99.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.404    17.529    bd_0_i/hls_inst/inst/stream_bias_out_U/ap_rst_n_inv
    SLICE_X87Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_bias_out_U/ap_clk
    SLICE_X87Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_bias_out_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[564]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.437ns  (logic 0.152ns (0.872%)  route 17.285ns (99.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/ap_rst_n
    SLICE_X104Y2         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/B_V_data_1_state[1]_i_1__3/O
                         net (fo=2762, routed)       16.312    17.437    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_rst_n_inv
    SLICE_X91Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[564]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924     0.924    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/ap_clk
    SLICE_X91Y5          FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/dout_reg[564]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_out_U/U_RBM_fifo_w21_d1024_A_x_ram/mem_reg/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=52, unset)           0.410     0.410    bd_0_i/hls_inst/inst/buffer_out_U/U_RBM_fifo_w21_d1024_A_x_ram/lopt
    RAMB36_X0Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/buffer_out_U/U_RBM_fifo_w21_d1024_A_x_ram/mem_reg/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/buffer_out_U/U_RBM_fifo_w21_d1024_A_x_ram/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/buffer_out_U/U_RBM_fifo_w21_d1024_A_x_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 stream_control_in_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[0]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[0]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[1] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[1]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[1]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[2] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[2]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[2]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[3] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[3]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[3]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[4] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[4]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[4]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[5] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[5]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[5]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[6] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[6]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[6]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[7] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[7]
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X42Y5          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_A_reg[7]/C

Slack:                    inf
  Source:                 stream_control_in_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  stream_control_in_tdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/stream_control_in_TDATA[0]
    SLICE_X43Y6          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/ap_clk
    SLICE_X43Y6          FDRE                                         r  bd_0_i/hls_inst/inst/control_split_U0/regslice_both_stream_control_in_U/B_V_data_1_payload_B_reg[0]/C





