<module name="MCU_I2C1_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG_I2C_REVNB_LO" acronym="CFG_I2C_REVNB_LO" offset="0x0" width="32" description="Revision Number register (Low)">
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version This field changes on bug fix, and resets to" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major Revision This field changes when there is a major feature change This field does not change due to bug fix, or minor feature change" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device Consequence of use may avoid use of standard Chip Support Library [CSL] / Drivers 0 if non-custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x12" description="Minor Revision This field changes when features are scaled up or down This field does not change due to bug fix, or major feature change" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_I2C_REVNB_HI" acronym="CFG_I2C_REVNB_HI" offset="0x4" width="32" description="Revision Number register (High)">
		<bitfield id="SCHEME" width="2" begin="15" end="14" resetval="0x1" description="Used to distinguish between old Scheme and current Spare bit to encode future schemes" range="15 - 14" rwaccess="R"/> 
		<bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x1" description="Reads return 0x1" range="13 - 12" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="11" end="0" resetval="0x64" description="Function: Indicates a software compatible module family" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_I2C_SYSC" acronym="CFG_I2C_SYSC" offset="0x10" width="32" description="System Configuration register">
		<bitfield id="CLKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clock Activity selection bits" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reads return 0" range="7 - 5" rwaccess="N/A"/> 
		<bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Idle Mode selection bits" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x0" description="Enable Wakeup control bit" range="2" rwaccess="R/W"/> 
		<bitfield id="SRST" width="1" begin="1" end="1" resetval="0x0" description="SoftReset bit" range="1" rwaccess="R/W"/> 
		<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Autoidle bit" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_EOI" acronym="CFG_I2C_EOI" offset="0x20" width="32" description="End Of Interrupt number specification">
		<bitfield id="LINE_NUMBER" width="1" begin="0" end="0" resetval="0x0" description="Software End Of Interrupt [EOI] control Write number of interrupt output" range="0" rwaccess="W"/>
	</register>
	<register id="CFG_I2C_IRQSTATUS_RAW" acronym="CFG_I2C_IRQSTATUS_RAW" offset="0x24" width="32" description="Per-event raw interrupt status vector">
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility Read returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="XDR" width="1" begin="14" end="14" resetval="0x0" description="Transmit draining IRQ status" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR" width="1" begin="13" end="13" resetval="0x0" description="Receive draining IRQ status" range="13" rwaccess="R/W"/> 
		<bitfield id="BB" width="1" begin="12" end="12" resetval="0x0" description="Bus busy statusWriting into this bit has no effect" range="12" rwaccess="R"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun statusWriting into this bit has no effect" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow statusWriting into this bit has no effect" range="10" rwaccess="R/W"/> 
		<bitfield id="AAS" width="1" begin="9" end="9" resetval="0x0" description="Address recognized as slave IRQ status" range="9" rwaccess="R/W"/> 
		<bitfield id="BF" width="1" begin="8" end="8" resetval="0x0" description="Bus Free IRQ status" range="8" rwaccess="R/W"/> 
		<bitfield id="AERR" width="1" begin="7" end="7" resetval="0x0" description="Access Error IRQ status" range="7" rwaccess="R/W"/> 
		<bitfield id="STC" width="1" begin="6" end="6" resetval="0x0" description="Start Condition IRQ status" range="6" rwaccess="R/W"/> 
		<bitfield id="GC" width="1" begin="5" end="5" resetval="0x0" description="General call IRQ status Set to '1' by core when General call address detected and interrupt signaled to MPUSS Write '1' to clear" range="5" rwaccess="R/W1C"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit data ready IRQ status Set to '1' by core when transmitter and when new data is requested When set to '1' by core, an interrupt is signaled to MPUSS Write '1' to clear" range="4" rwaccess="R/W1C"/> 
		<bitfield id="RRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive data ready IRQ status Set to '1' by core when receiver mode, a new data is able to be read When set to '1' by core, an interrupt is signaled to MPUSS Write '1' to clear" range="3" rwaccess="R/W1C"/> 
		<bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register access ready IRQ status When set to '1' it indicates that previous access has been performed and registers are ready to be accessed again An interrupt is signaled to MPUSS Write '1' to clear" range="2" rwaccess="R/W1C"/> 
		<bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgement IRQ status Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS Write '1' to clear this bit" range="1" rwaccess="R/W1C"/> 
		<bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost IRQ status This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS During reads, it always returns 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_IRQSTATUS" acronym="CFG_I2C_IRQSTATUS" offset="0x28" width="32" description="Per-event enabled interrupt status vector">
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility Read returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="XDR" width="1" begin="14" end="14" resetval="0x0" description="Transmit draining IRQ enabled status" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR" width="1" begin="13" end="13" resetval="0x0" description="Receive draining IRQ enabled status" range="13" rwaccess="R/W"/> 
		<bitfield id="BB" width="1" begin="12" end="12" resetval="0x0" description="Bus busy enabled statusWriting into this bit has no effect" range="12" rwaccess="R"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun enabled statusWriting into this bit has no effect" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow enabled statusWriting into this bit has no effect" range="10" rwaccess="R/W"/> 
		<bitfield id="AAS" width="1" begin="9" end="9" resetval="0x0" description="Address recognized as slave IRQ enabled status" range="9" rwaccess="R/W"/> 
		<bitfield id="BF" width="1" begin="8" end="8" resetval="0x0" description="Bus Free IRQ enabled status" range="8" rwaccess="R/W"/> 
		<bitfield id="AERR" width="1" begin="7" end="7" resetval="0x0" description="Access Error IRQ enabled status" range="7" rwaccess="R/W"/> 
		<bitfield id="STC" width="1" begin="6" end="6" resetval="0x0" description="Start Condition IRQ enabled status" range="6" rwaccess="R/W"/> 
		<bitfield id="GC" width="1" begin="5" end="5" resetval="0x0" description="General call IRQ enabled status Set to '1' by core when General call address detected and interrupt signaled to MPUSS Write '1' to clear" range="5" rwaccess="R/W"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit data ready IRQ enabled status Set to '1' by core when transmitter and when new data is requested When set to '1' by core, an interrupt is signaled to MPUSS Write '1' to clear" range="4" rwaccess="R/W"/> 
		<bitfield id="RRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive data ready IRQ enabled status Set to '1' by core when receiver mode, a new data is able to be read When set to '1' by core, an interrupt is signaled to MPUSS Write '1' to clear" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register access ready IRQ enabled status When set to '1' it indicates that previous access has been performed and registers are ready to be accessed again An interrupt is signaled to MPUSS Write '1' to clear" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgement IRQ enabled status Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS Write '1' to clear this bit" range="1" rwaccess="R/W"/> 
		<bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost IRQ enabled status This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS During reads, it always returns 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_IRQENABLE_SET" acronym="CFG_I2C_IRQENABLE_SET" offset="0x2C" width="32" description="Per-event interrupt enable bit vector.">
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility Read returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="XDR_IE" width="1" begin="14" end="14" resetval="0x0" description="Transmit Draining interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[XDR]" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR_IE" width="1" begin="13" end="13" resetval="0x0" description="Receive Draining interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[RDR]" range="13" rwaccess="R/W"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun enable set" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow enable set" range="10" rwaccess="R/W"/> 
		<bitfield id="ASS_IE" width="1" begin="9" end="9" resetval="0x0" description="Addressed as Slave interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[AAS]" range="9" rwaccess="R/W"/> 
		<bitfield id="BF_IE" width="1" begin="8" end="8" resetval="0x0" description="Bus Free interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[BF]" range="8" rwaccess="R/W"/> 
		<bitfield id="AERR_IE" width="1" begin="7" end="7" resetval="0x0" description="Access Error interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[AERR]" range="7" rwaccess="R/W"/> 
		<bitfield id="STC_IE" width="1" begin="6" end="6" resetval="0x0" description="Start Condition interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[STC]" range="6" rwaccess="R/W"/> 
		<bitfield id="GC_IE" width="1" begin="5" end="5" resetval="0x0" description="General call Interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[GC]" range="5" rwaccess="R/W"/> 
		<bitfield id="XRDY_IE" width="1" begin="4" end="4" resetval="0x0" description="Transmit data ready interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[XRDY]" range="4" rwaccess="R/W"/> 
		<bitfield id="RRDY_IE" width="1" begin="3" end="3" resetval="0x0" description="Receive data ready interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[RRDY]" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY_IE" width="1" begin="2" end="2" resetval="0x0" description="Register access ready interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[ARDY]" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK_IE" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgement interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[NACK]" range="1" rwaccess="R/W"/> 
		<bitfield id="AL_IE" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost interrupt enable set Mask or unmask the interrupt signaled by bit in I2C_STAT[AL]" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_IRQENABLE_CLR" acronym="CFG_I2C_IRQENABLE_CLR" offset="0x30" width="32" description="Per-event interrupt clear bit vector.">
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility Read returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="XDR_IE" width="1" begin="14" end="14" resetval="0x0" description="Transmit Draining interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[XDR]" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR_IE" width="1" begin="13" end="13" resetval="0x0" description="Receive Draining interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[RDR]" range="13" rwaccess="R/W"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun enable clear" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow enable clear" range="10" rwaccess="R/W"/> 
		<bitfield id="ASS_IE" width="1" begin="9" end="9" resetval="0x0" description="Addressed as Slave interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[AAS]" range="9" rwaccess="R/W"/> 
		<bitfield id="BF_IE" width="1" begin="8" end="8" resetval="0x0" description="Bus Free interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[BF]" range="8" rwaccess="R/W"/> 
		<bitfield id="AERR_IE" width="1" begin="7" end="7" resetval="0x0" description="Access Error interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[AERR]" range="7" rwaccess="R/W"/> 
		<bitfield id="STC_IE" width="1" begin="6" end="6" resetval="0x0" description="Start Condition interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[STC]" range="6" rwaccess="R/W"/> 
		<bitfield id="GC_IE" width="1" begin="5" end="5" resetval="0x0" description="General call Interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[GC]" range="5" rwaccess="R/W"/> 
		<bitfield id="XRDY_IE" width="1" begin="4" end="4" resetval="0x0" description="Transmit data ready interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[XRDY]" range="4" rwaccess="R/W"/> 
		<bitfield id="RRDY_IE" width="1" begin="3" end="3" resetval="0x0" description="Receive data ready interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[RRDY]" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY_IE" width="1" begin="2" end="2" resetval="0x0" description="Register access ready interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[ARDY]" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK_IE" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgement interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[NACK]" range="1" rwaccess="R/W"/> 
		<bitfield id="AL_IE" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost interrupt enable clear Mask or unmask the interrupt signaled by bit in I2C_STAT[AL]" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_WE" acronym="CFG_I2C_WE" offset="0x34" width="32" description="I2C wakeup enable vector (legacy).">
		<bitfield id="XDR" width="1" begin="14" end="14" resetval="0x0" description="Transmit Draining wakeup set" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR" width="1" begin="13" end="13" resetval="0x0" description="Receive Draining wakeup set" range="13" rwaccess="R/W"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun wakeup set" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow wakeup set" range="10" rwaccess="R/W"/> 
		<bitfield id="AAS" width="1" begin="9" end="9" resetval="0x0" description="Address as slave IRQ wakeup set" range="9" rwaccess="R/W"/> 
		<bitfield id="BF" width="1" begin="8" end="8" resetval="0x0" description="Bus Free IRQ wakeup set" range="8" rwaccess="R/W"/> 
		<bitfield id="STC" width="1" begin="6" end="6" resetval="0x0" description="Start Condition IRQ wakeup set" range="6" rwaccess="R/W"/> 
		<bitfield id="GC" width="1" begin="5" end="5" resetval="0x0" description="General call IRQ wakeup set" range="5" rwaccess="R/W"/> 
		<bitfield id="DRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive/Transmit data ready IRQ wakeup set" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register access ready IRQ wakeup set" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgment IRQ wakeup set" range="1" rwaccess="R/W"/> 
		<bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost IRQ wakeup set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_DMARXENABLE_SET" acronym="CFG_I2C_DMARXENABLE_SET" offset="0x38" width="32" description="Per-event DMA RX enable set.">
		<bitfield id="DMARX_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Receive DMA channel enable set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_DMATXENABLE_SET" acronym="CFG_I2C_DMATXENABLE_SET" offset="0x3C" width="32" description="Per-event DMA TX enable set.">
		<bitfield id="DMATX_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Transmit DMA channel enable set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_DMARXENABLE_CLR" acronym="CFG_I2C_DMARXENABLE_CLR" offset="0x40" width="32" description="Per-event DMA RX enable clear.">
		<bitfield id="DMARX_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Receive DMA channel enable clear" range="0" rwaccess="R/W1C"/>
	</register>
	<register id="CFG_I2C_DMATXENABLE_CLR" acronym="CFG_I2C_DMATXENABLE_CLR" offset="0x44" width="32" description="Per-event DMA TX enable clear.">
		<bitfield id="DMATX_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Transmit DMA channel enable clear" range="0" rwaccess="R/W1C"/>
	</register>
	<register id="CFG_I2C_DMARXWAKE_EN" acronym="CFG_I2C_DMARXWAKE_EN" offset="0x48" width="32" description="Per-event DMA RX wakeup enable.">
		<bitfield id="XDR" width="1" begin="14" end="14" resetval="0x0" description="Transmit Draining wakeup set" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR" width="1" begin="13" end="13" resetval="0x0" description="Receive Draining wakeup set" range="13" rwaccess="R/W"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun wakeup set" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow wakeup set" range="10" rwaccess="R/W"/> 
		<bitfield id="AAS" width="1" begin="9" end="9" resetval="0x0" description="Address as slave IRQ wakeup set" range="9" rwaccess="R/W"/> 
		<bitfield id="BF" width="1" begin="8" end="8" resetval="0x0" description="Bus Free IRQ wakeup set" range="8" rwaccess="R/W"/> 
		<bitfield id="STC" width="1" begin="6" end="6" resetval="0x0" description="Start Condition IRQ wakeup set" range="6" rwaccess="R/W"/> 
		<bitfield id="GC" width="1" begin="5" end="5" resetval="0x0" description="General call IRQ wakeup set" range="5" rwaccess="R/W"/> 
		<bitfield id="DRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive/Transmit data ready IRQ wakeup set" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register access ready IRQ wakeup set" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgment IRQ wakeup set" range="1" rwaccess="R/W"/> 
		<bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost IRQ wakeup set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_DMATXWAKE_EN" acronym="CFG_I2C_DMATXWAKE_EN" offset="0x4C" width="32" description="Per-event DMA TX wakeup enable.">
		<bitfield id="XDR" width="1" begin="14" end="14" resetval="0x0" description="Transmit Draining wakeup set" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR" width="1" begin="13" end="13" resetval="0x0" description="Receive Draining wakeup set" range="13" rwaccess="R/W"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun wakeup set" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow wakeup set" range="10" rwaccess="R/W"/> 
		<bitfield id="AAS" width="1" begin="9" end="9" resetval="0x0" description="Address as slave IRQ wakeup set" range="9" rwaccess="R/W"/> 
		<bitfield id="BF" width="1" begin="8" end="8" resetval="0x0" description="Bus Free IRQ wakeup set" range="8" rwaccess="R/W"/> 
		<bitfield id="STC" width="1" begin="6" end="6" resetval="0x0" description="Start Condition IRQ wakeup set" range="6" rwaccess="R/W"/> 
		<bitfield id="GC" width="1" begin="5" end="5" resetval="0x0" description="General call IRQ wakeup set" range="5" rwaccess="R/W"/> 
		<bitfield id="DRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive/Transmit data ready IRQ wakeup set" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register access ready IRQ wakeup set" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgment IRQ wakeup set" range="1" rwaccess="R/W"/> 
		<bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost IRQ wakeup set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_IE" acronym="CFG_I2C_IE" offset="0x84" width="32" description="I2C interrupt enable vector (legacy).">
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility Read returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="XDR_IE" width="1" begin="14" end="14" resetval="0x0" description="Transmit Draining interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[XDR]" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR_IE" width="1" begin="13" end="13" resetval="0x0" description="Receive Draining interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[RDR]" range="13" rwaccess="R/W"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun enable set" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow enable set" range="10" rwaccess="R/W"/> 
		<bitfield id="ASS_IE" width="1" begin="9" end="9" resetval="0x0" description="Addressed as Slave interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[AAS]" range="9" rwaccess="R/W"/> 
		<bitfield id="BF_IE" width="1" begin="8" end="8" resetval="0x0" description="Bus Free interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[BF]" range="8" rwaccess="R/W"/> 
		<bitfield id="AERR_IE" width="1" begin="7" end="7" resetval="0x0" description="Access Error interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[AERR]" range="7" rwaccess="R/W"/> 
		<bitfield id="STC_IE" width="1" begin="6" end="6" resetval="0x0" description="Start Condition interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[STC]" range="6" rwaccess="R/W"/> 
		<bitfield id="GC_IE" width="1" begin="5" end="5" resetval="0x0" description="General call Interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[GC]" range="5" rwaccess="R/W"/> 
		<bitfield id="XRDY_IE" width="1" begin="4" end="4" resetval="0x0" description="Transmit data ready interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[XRDY]" range="4" rwaccess="R/W"/> 
		<bitfield id="RRDY_IE" width="1" begin="3" end="3" resetval="0x0" description="Receive data ready interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[RRDY]" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY_IE" width="1" begin="2" end="2" resetval="0x0" description="Register access ready interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[ARDY]" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK_IE" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgement interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[NACK]" range="1" rwaccess="R/W"/> 
		<bitfield id="AL_IE" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost interrupt enable Mask or unmask the interrupt signaled by bit in I2C_STAT[AL]" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_STAT" acronym="CFG_I2C_STAT" offset="0x88" width="32" description="I2C interrupt status vector (legacy).">
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility Read returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="XDR" width="1" begin="14" end="14" resetval="0x0" description="Transmit draining IRQ status" range="14" rwaccess="R/W"/> 
		<bitfield id="RDR" width="1" begin="13" end="13" resetval="0x0" description="Receive draining IRQ status" range="13" rwaccess="R/W"/> 
		<bitfield id="BB" width="1" begin="12" end="12" resetval="0x0" description="Bus busy statusWriting into this bit has no effect" range="12" rwaccess="R"/> 
		<bitfield id="ROVR" width="1" begin="11" end="11" resetval="0x0" description="Receive overrun statusWriting into this bit has no effect" range="11" rwaccess="R/W"/> 
		<bitfield id="XUDF" width="1" begin="10" end="10" resetval="0x0" description="Transmit underflow statusWriting into this bit has no effect" range="10" rwaccess="R/W"/> 
		<bitfield id="AAS" width="1" begin="9" end="9" resetval="0x0" description="Address recognized as slave IRQ status" range="9" rwaccess="R/W"/> 
		<bitfield id="BF" width="1" begin="8" end="8" resetval="0x0" description="Bus Free IRQ status" range="8" rwaccess="R/W"/> 
		<bitfield id="AERR" width="1" begin="7" end="7" resetval="0x0" description="Access Error IRQ status" range="7" rwaccess="R/W"/> 
		<bitfield id="STC" width="1" begin="6" end="6" resetval="0x0" description="Start Condition IRQ status" range="6" rwaccess="R/W"/> 
		<bitfield id="GC" width="1" begin="5" end="5" resetval="0x0" description="General call IRQ status Set to '1' by core when General call address detected and interrupt signaled to MPUSS Write '1' to clear" range="5" rwaccess="R/W"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit data ready IRQ status Set to '1' by core when transmitter and when new data is requested When set to '1' by core, an interrupt is signaled to MPUSS Write '1' to clear" range="4" rwaccess="R/W"/> 
		<bitfield id="RRDY" width="1" begin="3" end="3" resetval="0x0" description="Receive data ready IRQ status Set to '1' by core when receiver mode, a new data is able to be read When set to '1' by core, an interrupt is signaled to MPUSS Write '1' to clear" range="3" rwaccess="R/W"/> 
		<bitfield id="ARDY" width="1" begin="2" end="2" resetval="0x0" description="Register access ready IRQ status When set to '1' it indicates that previous access has been performed and registers are ready to be accessed again An interrupt is signaled to MPUSS Write '1' to clear" range="2" rwaccess="R/W"/> 
		<bitfield id="NACK" width="1" begin="1" end="1" resetval="0x0" description="No acknowledgement IRQ status Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS Write '1' to clear this bit" range="1" rwaccess="R/W"/> 
		<bitfield id="AL" width="1" begin="0" end="0" resetval="0x0" description="Arbitration lost IRQ status This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS During reads, it always returns 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_SYSS" acronym="CFG_I2C_SYSS" offset="0x90" width="32" description="System Status register">
		<bitfield id="RDONE" width="1" begin="0" end="0" resetval="0x0" description="Reset done bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_I2C_BUF" acronym="CFG_I2C_BUF" offset="0x94" width="32" description="Buffer Configuration register">
		<bitfield id="RDMA_EN" width="1" begin="15" end="15" resetval="0x0" description="Receive DMA channel enable" range="15" rwaccess="R/W"/> 
		<bitfield id="RXFIFO_CLR" width="1" begin="14" end="14" resetval="0x0" description="Receive FIFO clear" range="14" rwaccess="R/W"/> 
		<bitfield id="RXTRSH" width="6" begin="13" end="8" resetval="0x0" description="Threshold value for FIFO buffer in RX mode" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="XDMA_EN" width="1" begin="7" end="7" resetval="0x0" description="Transmit DMA channel enable" range="7" rwaccess="R/W"/> 
		<bitfield id="TXFIFO_CLR" width="1" begin="6" end="6" resetval="0x0" description="Transmit FIFO clear" range="6" rwaccess="R/W"/> 
		<bitfield id="TXTRSH" width="6" begin="5" end="0" resetval="0x0" description="Threshold value for FIFO buffer in TX mode" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_CNT" acronym="CFG_I2C_CNT" offset="0x98" width="32" description="Data counter register">
		<bitfield id="DCOUNT" width="16" begin="15" end="0" resetval="0x0" description="Data count" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_DATA" acronym="CFG_I2C_DATA" offset="0x9C" width="32" description="Data access register">
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="Transmit/Receive data FIFO endpoint" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_CON" acronym="CFG_I2C_CON" offset="0xA4" width="32" description="I2C configuration register.">
		<bitfield id="I2C_EN" width="1" begin="15" end="15" resetval="0x0" description="I2C module enable" range="15" rwaccess="R/W"/> 
		<bitfield id="OPMODE" width="2" begin="13" end="12" resetval="0x0" description="Operation mode selection" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="STB" width="1" begin="11" end="11" resetval="0x0" description="Start byte mode [master mode only]" range="11" rwaccess="R/W"/> 
		<bitfield id="MST" width="1" begin="10" end="10" resetval="0x0" description="Master/slave mode" range="10" rwaccess="R/W"/> 
		<bitfield id="TRX" width="1" begin="9" end="9" resetval="0x0" description="Transmitter/Receiver mode [master mode only]" range="9" rwaccess="R/W"/> 
		<bitfield id="XSA" width="1" begin="8" end="8" resetval="0x0" description="Expand Slave address" range="8" rwaccess="R/W"/> 
		<bitfield id="XOA0" width="1" begin="7" end="7" resetval="0x0" description="Expand Own address 0" range="7" rwaccess="R/W"/> 
		<bitfield id="XOA1" width="1" begin="6" end="6" resetval="0x0" description="Expand Own address 1" range="6" rwaccess="R/W"/> 
		<bitfield id="XOA2" width="1" begin="5" end="5" resetval="0x0" description="Expand Own address 2" range="5" rwaccess="R/W"/> 
		<bitfield id="XOA3" width="1" begin="4" end="4" resetval="0x0" description="Expand Own address 3" range="4" rwaccess="R/W"/> 
		<bitfield id="STP" width="1" begin="1" end="1" resetval="0x0" description="Stop condition [master mode only]" range="1" rwaccess="R/W"/> 
		<bitfield id="STT" width="1" begin="0" end="0" resetval="0x0" description="Start condition [master mode only]" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_OA" acronym="CFG_I2C_OA" offset="0xA8" width="32" description="Own address register">
		<bitfield id="MCODE" width="3" begin="15" end="13" resetval="0x0" description="Master Code" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="OA" width="10" begin="9" end="0" resetval="0x0" description="Own address" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_SA" acronym="CFG_I2C_SA" offset="0xAC" width="32" description="Slave address register">
		<bitfield id="SA" width="10" begin="9" end="0" resetval="0x1023" description="Slave address" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_PSC" acronym="CFG_I2C_PSC" offset="0xB0" width="32" description="I2C Clock Prescaler Register">
		<bitfield id="PSC" width="8" begin="7" end="0" resetval="0x0" description="Fast/Standard mode prescale sampling clock divider value 0x0: Divide by 1 0x1: Divide by 2  0xFF: Divide by 256" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_SCLL" acronym="CFG_I2C_SCLL" offset="0xB4" width="32" description="I2C SCL Low Time Register.">
		<bitfield id="HSSCLL" width="8" begin="15" end="8" resetval="0x0" description="High Speed mode SCL low time" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SCLL" width="8" begin="7" end="0" resetval="0x0" description="Fast/Standard mode SCL low time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_SCLH" acronym="CFG_I2C_SCLH" offset="0xB8" width="32" description="I2C SCL High Time Register.">
		<bitfield id="HSSCLH" width="8" begin="15" end="8" resetval="0x0" description="High Speed mode SCL high time" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SCLH" width="8" begin="7" end="0" resetval="0x0" description="Fast/Standard mode SCL high time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_SYSTEST" acronym="CFG_I2C_SYSTEST" offset="0xBC" width="32" description="I2C System Test Register.">
		<bitfield id="ST_EN" width="1" begin="15" end="15" resetval="0x0" description="System test enable" range="15" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="14" end="14" resetval="0x0" description="Free running mode [on breakpoint]" range="14" rwaccess="R/W"/> 
		<bitfield id="TMODE" width="2" begin="13" end="12" resetval="0x0" description="Test mode select" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="SSB" width="1" begin="11" end="11" resetval="0x0" description="Set status bits" range="11" rwaccess="R/W"/> 
		<bitfield id="SCL_I_FUNC" width="1" begin="8" end="8" resetval="0x1" description="SCL line input value [functional mode]" range="8" rwaccess="R"/> 
		<bitfield id="SCL_O_FUNC" width="1" begin="7" end="7" resetval="0x1" description="SCL line output value [functional mode]" range="7" rwaccess="R"/> 
		<bitfield id="SDA_I_FUNC" width="1" begin="6" end="6" resetval="0x1" description="SDA line input value [functional mode]" range="6" rwaccess="R"/> 
		<bitfield id="SDA_O_FUNC" width="1" begin="5" end="5" resetval="0x1" description="SDA line output value [functional mode]" range="5" rwaccess="R"/> 
		<bitfield id="SCCB_E_O" width="1" begin="4" end="4" resetval="0x0" description="SCCB_E line sense output value" range="4" rwaccess="R/W"/> 
		<bitfield id="SCL_I" width="1" begin="3" end="3" resetval="0x0" description="SCL line sense input value" range="3" rwaccess="R"/> 
		<bitfield id="SCL_O" width="1" begin="2" end="2" resetval="0x0" description="SCL line drive output value" range="2" rwaccess="R/W"/> 
		<bitfield id="SDA_I" width="1" begin="1" end="1" resetval="0x0" description="SDA line sense input value" range="1" rwaccess="R"/> 
		<bitfield id="SDA_O" width="1" begin="0" end="0" resetval="0x0" description="SDA line drive output value" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_BUFSTAT" acronym="CFG_I2C_BUFSTAT" offset="0xC0" width="32" description="I2C Buffer Status Register.">
		<bitfield id="FIFODEPTH" width="2" begin="15" end="14" resetval="0x2" description="Internal FIFO buffers depth" range="15 - 14" rwaccess="R"/> 
		<bitfield id="RXSTAT" width="6" begin="13" end="8" resetval="0x0" description="RX Buffer Status" range="13 - 8" rwaccess="R"/> 
		<bitfield id="TXSTAT" width="6" begin="5" end="0" resetval="0x0" description="TX Buffer Status" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_I2C_OA1" acronym="CFG_I2C_OA1" offset="0xC4" width="32" description="I2C Own Address 1 Register">
		<bitfield id="OA1" width="10" begin="9" end="0" resetval="0x0" description="Own address 1" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_OA2" acronym="CFG_I2C_OA2" offset="0xC8" width="32" description="I2C Own Address 2
 Register">
		<bitfield id="OA2" width="10" begin="9" end="0" resetval="0x0" description="Own address 2" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_OA3" acronym="CFG_I2C_OA3" offset="0xCC" width="32" description="I2C Own Address 3 Register">
		<bitfield id="OA3" width="10" begin="9" end="0" resetval="0x0" description="Own address 3" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_I2C_ACTOA" acronym="CFG_I2C_ACTOA" offset="0xD0" width="32" description="I2C Active Own Address Register.">
		<bitfield id="OA3_ACT" width="1" begin="3" end="3" resetval="0x0" description="Own Address 3 active" range="3" rwaccess="R"/> 
		<bitfield id="OA2_ACT" width="1" begin="2" end="2" resetval="0x0" description="Own Address 2 active" range="2" rwaccess="R"/> 
		<bitfield id="OA1_ACT" width="1" begin="1" end="1" resetval="0x0" description="Own Address 1 active" range="1" rwaccess="R"/> 
		<bitfield id="OA0_ACT" width="1" begin="0" end="0" resetval="0x0" description="Own Address 0 active" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_I2C_SBLOCK" acronym="CFG_I2C_SBLOCK" offset="0xD4" width="32" description="I2C Clock Blocking Enable Register.">
		<bitfield id="OA3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable I2C Clock Blocking for Own Address 3" range="3" rwaccess="R/W"/> 
		<bitfield id="OA2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable I2C Clock Blocking for Own Address 2" range="2" rwaccess="R/W"/> 
		<bitfield id="OA1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable I2C Clock Blocking for Own Address 1" range="1" rwaccess="R/W"/> 
		<bitfield id="OA0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable I2C Clock Blocking for Own Address 0" range="0" rwaccess="R/W"/>
	</register>
</module>