reg1w1 I0 ( pc, net4, clk, net2, clk, clkb);
mux2 I2 ( net2, net7, pc_reset_value, rst);
mux2 I1 ( net7, pcp4, alu_out, pc_mux_sel);
inv I12 ( clkb, clk);

endmodule
