verilog blk_mem_gen_v8_4_7  \
"../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../cpu.gen/sources_1/ip/CM/sim/CM.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
