# Week 5: DAC Modelling and Openlane

## Table of Contents:
   - [Introduction](https://github.com/harishMadhavan1010/RISC-V-based-SOC/blob/main/Week%205/README.md#introduction)
   - [DAC Pre-synthesis Simulation](https://github.com/harishMadhavan1010/RISC-V-based-SOC/blob/main/Week%205/README.md#dac-pre-synthesis-simulation)
   - [DAC Post-synthesis Simulation](https://github.com/harishMadhavan1010/RISC-V-based-SOC/blob/main/Week%205/README.md#dac-post-synthesis-simulation)
   - [Openlane](https://github.com/harishMadhavan1010/RISC-V-based-SOC/blob/main/Week%205/README.md#openlane)
   - [Conclusion](https://github.com/harishMadhavan1010/RISC-V-based-SOC/blob/main/Week%205/README.md#conclusion)

## Introduction

## DAC Pre-synthesis Simulation

## DAC Post-synthesis Simulation

## Openlane

## Conclusion
