#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Connection Block cbx_3__5_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed Apr 17 23:54:33 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/chanx_left_out[0] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/chanx_right_out[0] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/chanx_left_out[1] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/chanx_right_out[1] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/chanx_left_out[2] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/chanx_right_out[2] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/chanx_left_out[3] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/chanx_right_out[3] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/chanx_left_out[4] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/chanx_right_out[4] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/chanx_left_out[5] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/chanx_right_out[5] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/chanx_left_out[6] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/chanx_right_out[6] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/chanx_left_out[7] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/chanx_right_out[7] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/chanx_left_out[8] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/chanx_right_out[8] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/chanx_left_out[9] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/chanx_right_out[9] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/chanx_left_out[10] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/chanx_right_out[10] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/chanx_left_out[11] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/chanx_right_out[11] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/chanx_left_out[12] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/chanx_right_out[12] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/chanx_left_out[13] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/chanx_right_out[13] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/chanx_left_out[14] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/chanx_right_out[14] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/chanx_left_out[15] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/chanx_right_out[15] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/chanx_left_out[16] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/chanx_right_out[16] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/chanx_left_out[17] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/chanx_right_out[17] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/chanx_left_out[18] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/chanx_right_out[18] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/chanx_left_out[19] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/chanx_right_out[19] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/chanx_left_out[20] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/chanx_right_out[20] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/chanx_left_out[21] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/chanx_right_out[21] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/chanx_left_out[22] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/chanx_right_out[22] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_clk_0_[0] 7.247000222e-11
