
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011218  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  080113f0  080113f0  000123f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011a50  08011a50  00013190  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011a50  08011a50  00012a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011a58  08011a58  00013190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011a58  08011a58  00012a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011a5c  08011a5c  00012a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000190  20000000  08011a60  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002150  20000190  08011bf0  00013190  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022e0  08011bf0  000132e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013190  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c189  00000000  00000000  000131c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005581  00000000  00000000  0003f349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c60  00000000  00000000  000448d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015fc  00000000  00000000  00046530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002db5d  00000000  00000000  00047b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002accf  00000000  00000000  00075689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119b90  00000000  00000000  000a0358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b9ee8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000817c  00000000  00000000  001b9f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001c20a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000190 	.word	0x20000190
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080113d8 	.word	0x080113d8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000194 	.word	0x20000194
 8000214:	080113d8 	.word	0x080113d8

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Default center point and error percentage
    adc_dma->center_point = resolution / 2.0f;  // Typically 2048 for 12-bit ADC
 8000f5c:	ed97 7a00 	vldr	s14, [r7]
 8000f60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	edc3 7a06 	vstr	s15, [r3, #24]
    adc_dma->error_percentage = 5;              // 5% error by default
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2205      	movs	r2, #5
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f84:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000fcc <ADC_DMA_Init+0xac>
 8000f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	edc3 7a07 	vstr	s15, [r3, #28]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
 8000fa0:	e008      	b.n	8000fb4 <ADC_DMA_Init+0x94>
        buffer[i] = 0;
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3f2      	bcc.n	8000fa2 <ADC_DMA_Init+0x82>
    }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	42c80000 	.word	0x42c80000

08000fd0 <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	217f      	movs	r1, #127	@ 0x7f
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f007 fe3e 	bl	8008c60 <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6859      	ldr	r1, [r3, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f006 ff27 	bl	8007e44 <HAL_ADC_Start_DMA>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8001000:	b480      	push	{r7}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e012      	b.n	8001040 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
        samples++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3e7      	bcc.n	800101a <ADC_DMA_GetValue+0x1a>
    }

    // Calculate raw ADC value
    if (samples > 0) {
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00c      	beq.n	800106a <ADC_DMA_GetValue+0x6a>
        return (float)sum / samples;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001068:	e001      	b.n	800106e <ADC_DMA_GetValue+0x6e>
    }

    return 0.0f;
 800106a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001080 <ADC_DMA_GetValue+0x80>
}
 800106e:	eef0 7a66 	vmov.f32	s15, s13
 8001072:	eeb0 0a67 	vmov.f32	s0, s15
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	00000000 	.word	0x00000000

08001084 <ADC_DMA_SetCenterPoint>:

void ADC_DMA_SetCenterPoint(ADC_DMA *adc_dma, float center_point, uint8_t error_percentage) {
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001090:	460b      	mov	r3, r1
 8001092:	71fb      	strb	r3, [r7, #7]
    adc_dma->center_point = center_point;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	619a      	str	r2, [r3, #24]
    adc_dma->error_percentage = error_percentage;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update threshold
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80010d4 <ADC_DMA_SetCenterPoint+0x50>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	42c80000 	.word	0x42c80000

080010d8 <ADC_DMA_GetJoystickValue>:

float ADC_DMA_GetJoystickValue(ADC_DMA *adc_dma, uint8_t channel_index, float min_output, float max_output) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e6:	edc7 0a00 	vstr	s1, [r7]
 80010ea:	72fb      	strb	r3, [r7, #11]
    // Get raw value
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 80010ec:	7afb      	ldrb	r3, [r7, #11]
 80010ee:	4619      	mov	r1, r3
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff85 	bl	8001000 <ADC_DMA_GetValue>
 80010f6:	ed87 0a05 	vstr	s0, [r7, #20]

    // Apply threshold (dead zone) as in XYAnalog
    if (fabsf(value - adc_dma->center_point) < adc_dma->threshold) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001108:	eeb0 7ae7 	vabs.f32	s14, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d502      	bpl.n	8001122 <ADC_DMA_GetJoystickValue+0x4a>
        value = adc_dma->center_point;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	617b      	str	r3, [r7, #20]
    }

    // Map to desired output range
    return mapf(value, 0.0f, adc_dma->adc_resolution, min_output, max_output);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a05 	vldr	s15, [r3, #20]
 8001128:	ed97 2a00 	vldr	s4, [r7]
 800112c:	edd7 1a01 	vldr	s3, [r7, #4]
 8001130:	eeb0 1a67 	vmov.f32	s2, s15
 8001134:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8001150 <ADC_DMA_GetJoystickValue+0x78>
 8001138:	ed97 0a05 	vldr	s0, [r7, #20]
 800113c:	f000 fdf0 	bl	8001d20 <mapf>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000

08001154 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a03 	vstr	s0, [r7, #12]
 800115e:	60b8      	str	r0, [r7, #8]
 8001160:	6079      	str	r1, [r7, #4]
	if (_u > _upper_limit)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001170:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <PWM_Satuation+0x2a>
		return _upper_limit;
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	e013      	b.n	80011a6 <PWM_Satuation+0x52>
	else if (_u < _lower_limit)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed97 7a03 	vldr	s14, [r7, #12]
 800118c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d501      	bpl.n	800119a <PWM_Satuation+0x46>
		return _lower_limit;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e005      	b.n	80011a6 <PWM_Satuation+0x52>
	return (int32_t) _u;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki,
		float _Kd, float _u_max) {
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6178      	str	r0, [r7, #20]
 80011ba:	ed87 0a04 	vstr	s0, [r7, #16]
 80011be:	edc7 0a03 	vstr	s1, [r7, #12]
 80011c2:	ed87 1a02 	vstr	s2, [r7, #8]
 80011c6:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->Kp = _Kp;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	601a      	str	r2, [r3, #0]
	controller->Ki = _Ki;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
	controller->Kd = _Kd;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
	controller->prev_Kp = _Kp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
	controller->prev_Ki = _Ki;
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	611a      	str	r2, [r3, #16]
	controller->prev_Kd = _Kd;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	615a      	str	r2, [r3, #20]
	controller->u_max = _u_max;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
	controller->ek_1 = 0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	controller->ek_2 = 0;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	controller->u = 0;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800120c:	bf00      	nop
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	ed87 0a00 	vstr	s0, [r7]
	if (!((controller->u >= controller->u_max && ek > 0)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f083 0301 	eor.w	r3, r3, #1
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <PID_CONTROLLER_Compute+0x50>
 800124a:	edd7 7a00 	vldr	s15, [r7]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d057      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edd3 7a06 	vldr	s15, [r3, #24]
 8001274:	eef1 7a67 	vneg.f32	s15, s15
 8001278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001280:	bf94      	ite	ls
 8001282:	2301      	movls	r3, #1
 8001284:	2300      	movhi	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
	if (!((controller->u >= controller->u_max && ek > 0)
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10e      	bne.n	80012b0 <PID_CONTROLLER_Compute+0x98>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001292:	edd7 7a00 	vldr	s15, [r7]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	bf4c      	ite	mi
 80012a0:	2301      	movmi	r3, #1
 80012a2:	2300      	movpl	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d033      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80012cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
				* ek)
 80012d0:	edd7 7a00 	vldr	s15, [r7]
 80012d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
				- ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	ed93 6a00 	vldr	s12, [r3]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80012f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80012f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
				+ (controller->Kd * controller->ek_2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edd3 7a08 	vldr	s15, [r3, #32]
 8001306:	ee66 7a27 	vmul.f32	s15, s12, s15
 800130a:	ee76 7aa7 	vadd.f32	s15, s13, s15
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	controller->ek_2 = controller->ek_1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	621a      	str	r2, [r3, #32]
	controller->ek_1 = ek;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	61da      	str	r2, [r3, #28]
	return controller->u;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	88fa      	ldrh	r2, [r7, #6]
 8001356:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3328      	adds	r3, #40	@ 0x28
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	68b9      	ldr	r1, [r7, #8]
 8001360:	4618      	mov	r0, r3
 8001362:	f001 ffd1 	bl	8003308 <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	8b3a      	ldrh	r2, [r7, #24]
 8001370:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001390:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800139a:	2b00      	cmp	r3, #0
 800139c:	d15f      	bne.n	800145e <MDXX_set_range+0xda>
		if (duty == 0) {
 800139e:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	d115      	bne.n	80013d8 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3310      	adds	r3, #16
 80013b0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001530 <MDXX_set_range+0x1ac>
 80013b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f001 ffc9 	bl	8003350 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3328      	adds	r3, #40	@ 0x28
 80013c2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001530 <MDXX_set_range+0x1ac>
 80013c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f001 ffc0 	bl	8003350 <PWM_write_range>
			mdxx->cmd = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80013d6:	e0a6      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80013d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e4:	dd1a      	ble.n	800141c <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3310      	adds	r3, #16
 80013ea:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001530 <MDXX_set_range+0x1ac>
 80013ee:	ed97 0a02 	vldr	s0, [r7, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f001 ffac 	bl	8003350 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3328      	adds	r3, #40	@ 0x28
 80013fc:	edd7 0a01 	vldr	s1, [r7, #4]
 8001400:	ed97 0a02 	vldr	s0, [r7, #8]
 8001404:	4618      	mov	r0, r3
 8001406:	f001 ffa3 	bl	8003350 <PWM_write_range>
			mdxx->cmd = duty;
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001412:	ee17 2a90 	vmov	r2, s15
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800141a:	e084      	b.n	8001526 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3310      	adds	r3, #16
 8001420:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001534 <MDXX_set_range+0x1b0>
 8001424:	ed97 0a02 	vldr	s0, [r7, #8]
 8001428:	4618      	mov	r0, r3
 800142a:	f001 ff91 	bl	8003350 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3328      	adds	r3, #40	@ 0x28
 8001432:	edd7 7a01 	vldr	s15, [r7, #4]
 8001436:	eef0 7ae7 	vabs.f32	s15, s15
 800143a:	eef0 0a67 	vmov.f32	s1, s15
 800143e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001442:	4618      	mov	r0, r3
 8001444:	f001 ff84 	bl	8003350 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	eef0 7ae7 	vabs.f32	s15, s15
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	ee17 2a90 	vmov	r2, s15
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800145c:	e063      	b.n	8001526 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001464:	2b01      	cmp	r3, #1
 8001466:	d15e      	bne.n	8001526 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001468:	edd7 7a01 	vldr	s15, [r7, #4]
 800146c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	d115      	bne.n	80014a2 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	f008 fb32 	bl	8009aec <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3328      	adds	r3, #40	@ 0x28
 800148c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001530 <MDXX_set_range+0x1ac>
 8001490:	ed97 0a02 	vldr	s0, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f001 ff5b 	bl	8003350 <PWM_write_range>
			mdxx->cmd = 0;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014a0:	e041      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80014a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	dd1a      	ble.n	80014e6 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014ba:	2200      	movs	r2, #0
 80014bc:	4619      	mov	r1, r3
 80014be:	f008 fb15 	bl	8009aec <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3328      	adds	r3, #40	@ 0x28
 80014c6:	edd7 0a01 	vldr	s1, [r7, #4]
 80014ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f001 ff3e 	bl	8003350 <PWM_write_range>
			mdxx->cmd = duty;
 80014d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	ee17 2a90 	vmov	r2, s15
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014e4:	e01f      	b.n	8001526 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	f008 fafa 	bl	8009aec <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3328      	adds	r3, #40	@ 0x28
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	eef0 7ae7 	vabs.f32	s15, s15
 8001504:	eef0 0a67 	vmov.f32	s1, s15
 8001508:	ed97 0a02 	vldr	s0, [r7, #8]
 800150c:	4618      	mov	r0, r3
 800150e:	f001 ff1f 	bl	8003350 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001512:	edd7 7a01 	vldr	s15, [r7, #4]
 8001516:	eef0 7ae7 	vabs.f32	s15, s15
 800151a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800151e:	ee17 2a90 	vmov	r2, s15
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	00000000 	.word	0x00000000
 8001534:	42c80000 	.word	0x42c80000

08001538 <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, 		// kg
    .c = 64.83e-3,           			// m
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	683a      	ldr	r2, [r7, #0]
 8001546:	601a      	str	r2, [r3, #0]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <REVOLUTE_MOTOR_FFD_Compute>:

float REVOLUTE_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float qd){
 8001554:	b5b0      	push	{r4, r5, r7, lr}
 8001556:	ed2d 8b02 	vpush	{d8}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001574:	f7ff f80c 	bl	8000590 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4614      	mov	r4, r2
 800157e:	461d      	mov	r5, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001590:	f7fe fffe 	bl	8000590 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4620      	mov	r0, r4
 800159a:	4629      	mov	r1, r5
 800159c:	f7fe fe42 	bl	8000224 <__adddf3>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015b0:	f7ff f918 	bl	80007e4 <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff faca 	bl	8000b54 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]

    float v = qd * transfer_function;
 80015c4:	ed97 7a00 	vldr	s14, [r7]
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d0:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fab8 	bl	8000b54 <__aeabi_d2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eeb1 8a67 	vneg.f32	s16, s15
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	f7ff faab 	bl	8000b54 <__aeabi_d2f>
 80015fe:	4604      	mov	r4, r0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff faa2 	bl	8000b54 <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef1 8a67 	vneg.f32	s17, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f7ff fa95 	bl	8000b54 <__aeabi_d2f>
 800162a:	4603      	mov	r3, r0
 800162c:	ee02 3a10 	vmov	s4, r3
 8001630:	eef0 1a68 	vmov.f32	s3, s17
 8001634:	ee01 4a10 	vmov	s2, r4
 8001638:	eef0 0a48 	vmov.f32	s1, s16
 800163c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001640:	f000 fb6e 	bl	8001d20 <mapf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
}
 8001648:	eeb0 0a67 	vmov.f32	s0, s15
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	ecbd 8b02 	vpop	{d8}
 8001654:	bdb0      	pop	{r4, r5, r7, pc}

08001656 <REVOLUTE_MOTOR_DFD_Init>:

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	605a      	str	r2, [r3, #4]
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
	...

0800167c <REVOLUTE_MOTOR_DFD_Compute>:

float REVOLUTE_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qdd, float s){
 800167c:	b5b0      	push	{r4, r5, r7, lr}
 800167e:	ed2d 8b02 	vpush	{d8}
 8001682:	b088      	sub	sp, #32
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	ed87 0a02 	vstr	s0, [r7, #8]
 800168c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001690:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * sin(q) * s;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	ed93 7a01 	vldr	s14, [r3, #4]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	edd3 7a00 	vldr	s15, [r3]
 80016a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a8:	ee17 0a90 	vmov	r0, s15
 80016ac:	f7fe ff18 	bl	80004e0 <__aeabi_f2d>
 80016b0:	4604      	mov	r4, r0
 80016b2:	460d      	mov	r5, r1
 80016b4:	68b8      	ldr	r0, [r7, #8]
 80016b6:	f7fe ff13 	bl	80004e0 <__aeabi_f2d>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	ec43 2b10 	vmov	d0, r2, r3
 80016c2:	f00d ffd5 	bl	800f670 <sin>
 80016c6:	ec53 2b10 	vmov	r2, r3, d0
 80016ca:	4620      	mov	r0, r4
 80016cc:	4629      	mov	r1, r5
 80016ce:	f7fe ff5f 	bl	8000590 <__aeabi_dmul>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4614      	mov	r4, r2
 80016d8:	461d      	mov	r5, r3
 80016da:	6838      	ldr	r0, [r7, #0]
 80016dc:	f7fe ff00 	bl	80004e0 <__aeabi_f2d>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	4620      	mov	r0, r4
 80016e6:	4629      	mov	r1, r5
 80016e8:	f7fe ff52 	bl	8000590 <__aeabi_dmul>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	f7ff fa2e 	bl	8000b54 <__aeabi_d2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	61fb      	str	r3, [r7, #28]

    float gravity_compensate_rail = motor->En->plotter_mass * motor->En->g * sin(q) * motor->En->c;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	ed93 7a01 	vldr	s14, [r3, #4]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	edd3 7a00 	vldr	s15, [r3]
 800170c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001710:	ee17 0a90 	vmov	r0, s15
 8001714:	f7fe fee4 	bl	80004e0 <__aeabi_f2d>
 8001718:	4604      	mov	r4, r0
 800171a:	460d      	mov	r5, r1
 800171c:	68b8      	ldr	r0, [r7, #8]
 800171e:	f7fe fedf 	bl	80004e0 <__aeabi_f2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	ec43 2b10 	vmov	d0, r2, r3
 800172a:	f00d ffa1 	bl	800f670 <sin>
 800172e:	ec53 2b10 	vmov	r2, r3, d0
 8001732:	4620      	mov	r0, r4
 8001734:	4629      	mov	r1, r5
 8001736:	f7fe ff2b 	bl	8000590 <__aeabi_dmul>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4614      	mov	r4, r2
 8001740:	461d      	mov	r5, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fec9 	bl	80004e0 <__aeabi_f2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4620      	mov	r0, r4
 8001754:	4629      	mov	r1, r5
 8001756:	f7fe ff1b 	bl	8000590 <__aeabi_dmul>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff f9f7 	bl	8000b54 <__aeabi_d2f>
 8001766:	4603      	mov	r3, r0
 8001768:	61bb      	str	r3, [r7, #24]
//    float mass_torque = motor->En->plotter_mass * s*s * qdd;

    float transfer_function = motor->Mx->R / motor->Mx->Kt;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800177a:	f7ff f833 	bl	80007e4 <__aeabi_ddiv>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	f7ff f9e5 	bl	8000b54 <__aeabi_d2f>
 800178a:	4603      	mov	r3, r0
 800178c:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + gravity_compensate_rail + 0) * transfer_function;
 800178e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001792:	edd7 7a06 	vldr	s15, [r7, #24]
 8001796:	ee77 7a27 	vadd.f32	s15, s14, s15
 800179a:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001830 <REVOLUTE_MOTOR_DFD_Compute+0x1b4>
 800179e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017a2:	ed97 7a05 	vldr	s14, [r7, #20]
 80017a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017aa:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017b6:	4610      	mov	r0, r2
 80017b8:	4619      	mov	r1, r3
 80017ba:	f7ff f9cb 	bl	8000b54 <__aeabi_d2f>
 80017be:	4603      	mov	r3, r0
 80017c0:	ee07 3a90 	vmov	s15, r3
 80017c4:	eeb1 8a67 	vneg.f32	s16, s15
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f9be 	bl	8000b54 <__aeabi_d2f>
 80017d8:	4604      	mov	r4, r0
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff f9b5 	bl	8000b54 <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eef1 8a67 	vneg.f32	s17, s15
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	f7ff f9a8 	bl	8000b54 <__aeabi_d2f>
 8001804:	4603      	mov	r3, r0
 8001806:	ee02 3a10 	vmov	s4, r3
 800180a:	eef0 1a68 	vmov.f32	s3, s17
 800180e:	ee01 4a10 	vmov	s2, r4
 8001812:	eef0 0a48 	vmov.f32	s1, s16
 8001816:	ed97 0a04 	vldr	s0, [r7, #16]
 800181a:	f000 fa81 	bl	8001d20 <mapf>
 800181e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001822:	eeb0 0a67 	vmov.f32	s0, s15
 8001826:	3720      	adds	r7, #32
 8001828:	46bd      	mov	sp, r7
 800182a:	ecbd 8b02 	vpop	{d8}
 800182e:	bdb0      	pop	{r4, r5, r7, pc}
 8001830:	00000000 	.word	0x00000000

08001834 <PRISMATIC_MOTOR_FFD_Init>:

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	601a      	str	r2, [r3, #0]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <PRISMATIC_MOTOR_FFD_Compute>:

float PRISMATIC_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float sd) {
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	ed2d 8b02 	vpush	{d8}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R  + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001870:	f7fe fe8e 	bl	8000590 <__aeabi_dmul>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4614      	mov	r4, r2
 800187a:	461d      	mov	r5, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800188c:	f7fe fe80 	bl	8000590 <__aeabi_dmul>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4620      	mov	r0, r4
 8001896:	4629      	mov	r1, r5
 8001898:	f7fe fcc4 	bl	8000224 <__adddf3>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018ac:	f7fe ff9a 	bl	80007e4 <__aeabi_ddiv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4610      	mov	r0, r2
 80018b6:	4619      	mov	r1, r3
 80018b8:	f7ff f94c 	bl	8000b54 <__aeabi_d2f>
 80018bc:	4603      	mov	r3, r0
 80018be:	60fb      	str	r3, [r7, #12]

    float v = sd * transfer_function;
 80018c0:	ed97 7a00 	vldr	s14, [r7]
 80018c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018cc:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f93a 	bl	8000b54 <__aeabi_d2f>
 80018e0:	4603      	mov	r3, r0
 80018e2:	ee07 3a90 	vmov	s15, r3
 80018e6:	eeb1 8a67 	vneg.f32	s16, s15
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7ff f92d 	bl	8000b54 <__aeabi_d2f>
 80018fa:	4604      	mov	r4, r0
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f924 	bl	8000b54 <__aeabi_d2f>
 800190c:	4603      	mov	r3, r0
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eef1 8a67 	vneg.f32	s17, s15
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	f7ff f917 	bl	8000b54 <__aeabi_d2f>
 8001926:	4603      	mov	r3, r0
 8001928:	ee02 3a10 	vmov	s4, r3
 800192c:	eef0 1a68 	vmov.f32	s3, s17
 8001930:	ee01 4a10 	vmov	s2, r4
 8001934:	eef0 0a48 	vmov.f32	s1, s16
 8001938:	ed97 0a02 	vldr	s0, [r7, #8]
 800193c:	f000 f9f0 	bl	8001d20 <mapf>
 8001940:	eef0 7a40 	vmov.f32	s15, s0
}
 8001944:	eeb0 0a67 	vmov.f32	s0, s15
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	ecbd 8b02 	vpop	{d8}
 8001950:	bdb0      	pop	{r4, r5, r7, pc}

08001952 <PRISMATIC_MOTOR_DFD_Init>:

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001952:	b480      	push	{r7}
 8001954:	b085      	sub	sp, #20
 8001956:	af00      	add	r7, sp, #0
 8001958:	60f8      	str	r0, [r7, #12]
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	68ba      	ldr	r2, [r7, #8]
 8001962:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	605a      	str	r2, [r3, #4]
}
 800196a:	bf00      	nop
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <PRISMATIC_MOTOR_DFD_Compute>:

float PRISMATIC_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qd, float s){
 8001976:	b5b0      	push	{r4, r5, r7, lr}
 8001978:	ed2d 8b02 	vpush	{d8}
 800197c:	b088      	sub	sp, #32
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	ed87 0a02 	vstr	s0, [r7, #8]
 8001986:	edc7 0a01 	vstr	s1, [r7, #4]
 800198a:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * cos(q);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	ed93 7a01 	vldr	s14, [r3, #4]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	edd3 7a00 	vldr	s15, [r3]
 800199e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a2:	ee17 0a90 	vmov	r0, s15
 80019a6:	f7fe fd9b 	bl	80004e0 <__aeabi_f2d>
 80019aa:	4604      	mov	r4, r0
 80019ac:	460d      	mov	r5, r1
 80019ae:	68b8      	ldr	r0, [r7, #8]
 80019b0:	f7fe fd96 	bl	80004e0 <__aeabi_f2d>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	ec43 2b10 	vmov	d0, r2, r3
 80019bc:	f00d fe04 	bl	800f5c8 <cos>
 80019c0:	ec53 2b10 	vmov	r2, r3, d0
 80019c4:	4620      	mov	r0, r4
 80019c6:	4629      	mov	r1, r5
 80019c8:	f7fe fde2 	bl	8000590 <__aeabi_dmul>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7ff f8be 	bl	8000b54 <__aeabi_d2f>
 80019d8:	4603      	mov	r3, r0
 80019da:	61fb      	str	r3, [r7, #28]

    float centrifugal_force = motor->En->plotter_mass * qd * qd * s;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80019e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80019f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f4:	ed97 7a00 	vldr	s14, [r7]
 80019f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fc:	edc7 7a06 	vstr	s15, [r7, #24]

    float transfer_function = (motor->Mx->R * motor->En->prismatic_pulley_radius) / motor->Mx->Kt;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fd66 	bl	80004e0 <__aeabi_f2d>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4620      	mov	r0, r4
 8001a1a:	4629      	mov	r1, r5
 8001a1c:	f7fe fdb8 	bl	8000590 <__aeabi_dmul>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a30:	f7fe fed8 	bl	80007e4 <__aeabi_ddiv>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	f7ff f88a 	bl	8000b54 <__aeabi_d2f>
 8001a40:	4603      	mov	r3, r0
 8001a42:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + centrifugal_force) * transfer_function;
 8001a44:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a48:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a50:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7ff f874 	bl	8000b54 <__aeabi_d2f>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	ee07 3a90 	vmov	s15, r3
 8001a72:	eeb1 8a67 	vneg.f32	s16, s15
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7ff f867 	bl	8000b54 <__aeabi_d2f>
 8001a86:	4604      	mov	r4, r0
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7ff f85e 	bl	8000b54 <__aeabi_d2f>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eef1 8a67 	vneg.f32	s17, s15
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001aaa:	4610      	mov	r0, r2
 8001aac:	4619      	mov	r1, r3
 8001aae:	f7ff f851 	bl	8000b54 <__aeabi_d2f>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	ee02 3a10 	vmov	s4, r3
 8001ab8:	eef0 1a68 	vmov.f32	s3, s17
 8001abc:	ee01 4a10 	vmov	s2, r4
 8001ac0:	eef0 0a48 	vmov.f32	s1, s16
 8001ac4:	ed97 0a04 	vldr	s0, [r7, #16]
 8001ac8:	f000 f92a 	bl	8001d20 <mapf>
 8001acc:	eef0 7a40 	vmov.f32	s15, s0
}
 8001ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad4:	3720      	adds	r7, #32
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	ecbd 8b02 	vpop	{d8}
 8001adc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001ae0 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	ed2d 8b02 	vpush	{d8}
 8001ae6:	b08a      	sub	sp, #40	@ 0x28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	460b      	mov	r3, r1
 8001aee:	ed87 0a01 	vstr	s0, [r7, #4]
 8001af2:	edc7 0a00 	vstr	s1, [r7]
 8001af6:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 8001af8:	897b      	ldrh	r3, [r7, #10]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <FIR_init+0x2a>
        numTaps += 1;
 8001b04:	897b      	ldrh	r3, [r7, #10]
 8001b06:	3301      	adds	r3, #1
 8001b08:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	897a      	ldrh	r2, [r7, #10]
 8001b0e:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2200      	movs	r2, #0
 8001b14:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 8001b16:	897b      	ldrh	r3, [r7, #10]
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f00d fc4a 	bl	800f3b4 <malloc>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 8001b28:	897b      	ldrh	r3, [r7, #10]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f00d fc41 	bl	800f3b4 <malloc>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 80e0 	beq.w	8001d04 <FIR_init+0x224>
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 80db 	beq.w	8001d04 <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b52:	e00a      	b.n	8001b6a <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b64:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b66:	3301      	adds	r3, #1
 8001b68:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b6a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001b6c:	897b      	ldrh	r3, [r7, #10]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d3f0      	bcc.n	8001b54 <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001b72:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b76:	ed97 7a00 	vldr	s14, [r7]
 8001b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b7e:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001b82:	897b      	ldrh	r3, [r7, #10]
 8001b84:	085b      	lsrs	r3, r3, #1
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001b8e:	e077      	b.n	8001c80 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001b90:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001b94:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d10c      	bne.n	8001bb6 <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bb0:	edc3 7a00 	vstr	s15, [r3]
 8001bb4:	e02c      	b.n	8001c10 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 8001bb6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bb8:	8afb      	ldrh	r3, [r7, #22]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 8001bc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bc4:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001d10 <FIR_init+0x230>
 8001bc8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bcc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bd0:	ee07 3a90 	vmov	s15, r3
 8001bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001be0:	f00d fe1c 	bl	800f81c <sinf>
 8001be4:	eef0 6a40 	vmov.f32	s13, s0
 8001be8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001d14 <FIR_init+0x234>
 8001bf8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c0c:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	ed93 8a00 	vldr	s16, [r3]
 8001c20:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c2c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001d10 <FIR_init+0x230>
 8001c30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c34:	897b      	ldrh	r3, [r7, #10]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	ee07 3a90 	vmov	s15, r3
 8001c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c40:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c44:	eeb0 0a66 	vmov.f32	s0, s13
 8001c48:	f00d fda4 	bl	800f794 <cosf>
 8001c4c:	eef0 7a40 	vmov.f32	s15, s0
 8001c50:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001d18 <FIR_init+0x238>
 8001c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c58:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001d1c <FIR_init+0x23c>
 8001c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001c70:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001c74:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001c80:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001c84:	897b      	ldrh	r3, [r7, #10]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	db82      	blt.n	8001b90 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001c8a:	f04f 0300 	mov.w	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001c90:	2300      	movs	r3, #0
 8001c92:	83fb      	strh	r3, [r7, #30]
 8001c94:	e00f      	b.n	8001cb6 <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	8bfb      	ldrh	r3, [r7, #30]
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	edd3 7a00 	vldr	s15, [r3]
 8001ca4:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cac:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001cb0:	8bfb      	ldrh	r3, [r7, #30]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	83fb      	strh	r3, [r7, #30]
 8001cb6:	8bfa      	ldrh	r2, [r7, #30]
 8001cb8:	897b      	ldrh	r3, [r7, #10]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d3eb      	bcc.n	8001c96 <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 8001cbe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cc2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cca:	d01b      	beq.n	8001d04 <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001ccc:	2300      	movs	r3, #0
 8001cce:	83bb      	strh	r3, [r7, #28]
 8001cd0:	e014      	b.n	8001cfc <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	8bbb      	ldrh	r3, [r7, #28]
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	edd3 6a00 	vldr	s13, [r3]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	8bbb      	ldrh	r3, [r7, #28]
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf2:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 8001cf6:	8bbb      	ldrh	r3, [r7, #28]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	83bb      	strh	r3, [r7, #28]
 8001cfc:	8bba      	ldrh	r2, [r7, #28]
 8001cfe:	897b      	ldrh	r3, [r7, #10]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d3e6      	bcc.n	8001cd2 <FIR_init+0x1f2>
            }
        }
    }
}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	@ 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	ecbd 8b02 	vpop	{d8}
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40c90fdb 	.word	0x40c90fdb
 8001d14:	40490fdb 	.word	0x40490fdb
 8001d18:	3eeb851f 	.word	0x3eeb851f
 8001d1c:	3f0a3d71 	.word	0x3f0a3d71

08001d20 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001d20:	b480      	push	{r7}
 8001d22:	b089      	sub	sp, #36	@ 0x24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d2a:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d2e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d32:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d36:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 8001d3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d42:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d46:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d56:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 8001d5a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d5e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d66:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d76:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	ee07 3a90 	vmov	s15, r3
}
 8001d80:	eeb0 0a67 	vmov.f32	s0, s15
 8001d84:	3724      	adds	r7, #36	@ 0x24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
	...

08001d90 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <modbus_1t5_Timeout+0x3c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dcc <modbus_1t5_Timeout+0x3c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2200      	movs	r2, #0
 8001da6:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001da8:	4b08      	ldr	r3, [pc, #32]	@ (8001dcc <modbus_1t5_Timeout+0x3c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <modbus_1t5_Timeout+0x3c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f042 0201 	orr.w	r2, r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	200001ac 	.word	0x200001ac

08001dd0 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001dd8:	4b04      	ldr	r3, [pc, #16]	@ (8001dec <modbus_3t5_Timeout+0x1c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	755a      	strb	r2, [r3, #21]

}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	200001ac 	.word	0x200001ac

08001df0 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f00b fd21 	bl	800d840 <HAL_UART_GetError>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b20      	cmp	r3, #32
 8001e02:	d101      	bne.n	8001e08 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001e04:	f7ff ffc4 	bl	8001d90 <modbus_1t5_Timeout>

	}
}
 8001e08:	bf00      	nop
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
 8001e1c:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001e1e:	4a2d      	ldr	r2, [pc, #180]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001e24:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001e2c:	4b29      	ldr	r3, [pc, #164]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001e34:	4b27      	ldr	r3, [pc, #156]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001e3c:	4b25      	ldr	r3, [pc, #148]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	7e3a      	ldrb	r2, [r7, #24]
 8001e42:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001e44:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	69fa      	ldr	r2, [r7, #28]
 8001e4a:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	4a21      	ldr	r2, [pc, #132]	@ (8001ed8 <Modbus_init+0xc8>)
 8001e52:	210e      	movs	r1, #14
 8001e54:	4618      	mov	r0, r3
 8001e56:	f009 ffa1 	bl	800bd9c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2110      	movs	r1, #16
 8001e60:	4618      	mov	r0, r3
 8001e62:	f00b fc97 	bl	800d794 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f00b fcae 	bl	800d7cc <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	4a19      	ldr	r2, [pc, #100]	@ (8001edc <Modbus_init+0xcc>)
 8001e76:	2104      	movs	r1, #4
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f00a ffdf 	bl	800ce3c <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001e84:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <Modbus_init+0xc4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001e90:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001e94:	4413      	add	r3, r2
 8001e96:	3302      	adds	r3, #2
 8001e98:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f00b f887 	bl	800cfb0 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <Modbus_init+0xc4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d10c      	bne.n	8001ecc <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <Modbus_init+0xc4>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f008 ff4b 	bl	800ad54 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001ebe:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <Modbus_init+0xc4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f009 f99a 	bl	800b200 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001ecc:	bf00      	nop
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	200001ac 	.word	0x200001ac
 8001ed8:	08001dd1 	.word	0x08001dd1
 8001edc:	08001df1 	.word	0x08001df1

08001ee0 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08c      	sub	sp, #48	@ 0x30
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6278      	str	r0, [r7, #36]	@ 0x24
 8001ee8:	ed87 0a08 	vstr	s0, [r7, #32]
 8001eec:	edc7 0a07 	vstr	s1, [r7, #28]
 8001ef0:	ed87 1a06 	vstr	s2, [r7, #24]
 8001ef4:	edc7 1a05 	vstr	s3, [r7, #20]
 8001ef8:	ed87 2a04 	vstr	s4, [r7, #16]
 8001efc:	edc7 2a03 	vstr	s5, [r7, #12]
 8001f00:	ed87 3a02 	vstr	s6, [r7, #8]
 8001f04:	edc7 3a01 	vstr	s7, [r7, #4]
 8001f08:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0e:	6a3a      	ldr	r2, [r7, #32]
 8001f10:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8001f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f16:	69fa      	ldr	r2, [r7, #28]
 8001f18:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8001f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f26:	697a      	ldr	r2, [r7, #20]
 8001f28:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8001f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8001f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f46:	2210      	movs	r2, #16
 8001f48:	2100      	movs	r1, #0
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f00d fae8 	bl	800f520 <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8001f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f52:	3310      	adds	r3, #16
 8001f54:	2240      	movs	r2, #64	@ 0x40
 8001f56:	2100      	movs	r1, #0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f00d fae1 	bl	800f520 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001f5e:	2300      	movs	r3, #0
 8001f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f62:	e00c      	b.n	8001f7e <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8001f64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f66:	4613      	mov	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	4413      	add	r3, r2
 8001f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f6e:	3304      	adds	r3, #4
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	4a79      	ldr	r2, [pc, #484]	@ (800215c <MotorKalman_Init+0x27c>)
 8001f76:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f80:	2b03      	cmp	r3, #3
 8001f82:	ddef      	ble.n	8001f64 <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8001f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f86:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8001f8a:	2240      	movs	r2, #64	@ 0x40
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f00d fac6 	bl	800f520 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001f94:	2300      	movs	r3, #0
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f98:	e00d      	b.n	8001fb6 <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 8001f9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fa4:	33be      	adds	r3, #190	@ 0xbe
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001fae:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	ddee      	ble.n	8001f9a <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbe:	33f0      	adds	r3, #240	@ 0xf0
 8001fc0:	2210      	movs	r2, #16
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f00d faab 	bl	800f520 <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 8001fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fcc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001fd0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001fda:	2210      	movs	r2, #16
 8001fdc:	2100      	movs	r1, #0
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f00d fa9e 	bl	800f520 <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001fea:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 8001fee:	ed97 0a01 	vldr	s0, [r7, #4]
 8001ff2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001ff4:	f000 f922 	bl	800223c <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 8001ff8:	ed97 0a00 	vldr	s0, [r7]
 8001ffc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001ffe:	f000 f94d 	bl	800229c <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002004:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200a:	2201      	movs	r2, #1
 800200c:	2104      	movs	r1, #4
 800200e:	f00c fd16 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002014:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201a:	3310      	adds	r3, #16
 800201c:	2204      	movs	r2, #4
 800201e:	2104      	movs	r1, #4
 8002020:	f00c fd0d 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 8002024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002026:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8002030:	2204      	movs	r2, #4
 8002032:	2104      	movs	r1, #4
 8002034:	f00c fd03 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 8002038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203a:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002044:	2201      	movs	r2, #1
 8002046:	2101      	movs	r1, #1
 8002048:	f00c fcf9 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 800204c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204e:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 8002058:	2201      	movs	r2, #1
 800205a:	2101      	movs	r1, #1
 800205c:	f00c fcef 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 8002060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002062:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 8002066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002068:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 800206c:	2201      	movs	r2, #1
 800206e:	2101      	movs	r1, #1
 8002070:	f00c fce5 	bl	800ea3e <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 8002074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002076:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 800207a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8002080:	2204      	movs	r2, #4
 8002082:	2104      	movs	r1, #4
 8002084:	f00c fcdb 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 8002088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208a:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 800208e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002090:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8002094:	2201      	movs	r2, #1
 8002096:	2104      	movs	r1, #4
 8002098:	f00c fcd1 	bl	800ea3e <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 800209c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209e:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 80020a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80020a8:	2201      	movs	r2, #1
 80020aa:	2104      	movs	r1, #4
 80020ac:	f00c fcc7 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 80020bc:	2204      	movs	r2, #4
 80020be:	2104      	movs	r1, #4
 80020c0:	f00c fcbd 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 80020c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c6:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 80020ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020cc:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 80020d0:	2204      	movs	r2, #4
 80020d2:	2101      	movs	r1, #1
 80020d4:	f00c fcb3 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 80020de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e0:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80020e4:	2201      	movs	r2, #1
 80020e6:	2101      	movs	r1, #1
 80020e8:	f00c fca9 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 80020ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ee:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 80020f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f4:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 80020f8:	2201      	movs	r2, #1
 80020fa:	2104      	movs	r1, #4
 80020fc:	f00c fc9f 	bl	800ea3e <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 8002100:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002102:	f000 f82d 	bl	8002160 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 8002106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002108:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 800210c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210e:	3390      	adds	r3, #144	@ 0x90
 8002110:	2204      	movs	r2, #4
 8002112:	2104      	movs	r1, #4
 8002114:	f00c fc93 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 8002118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211a:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	33e0      	adds	r3, #224	@ 0xe0
 8002122:	2201      	movs	r2, #1
 8002124:	2104      	movs	r1, #4
 8002126:	f00c fc8a 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8002130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002132:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002136:	2204      	movs	r2, #4
 8002138:	2104      	movs	r1, #4
 800213a:	f00c fc80 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 800214a:	2201      	movs	r2, #1
 800214c:	2104      	movs	r1, #4
 800214e:	f00c fc76 	bl	800ea3e <arm_mat_init_f32>
}
 8002152:	bf00      	nop
 8002154:	3730      	adds	r7, #48	@ 0x30
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	42c80000 	.word	0x42c80000

08002160 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 800219c:	4619      	mov	r1, r3
 800219e:	4610      	mov	r0, r2
 80021a0:	eeb0 3a64 	vmov.f32	s6, s9
 80021a4:	eef0 2a45 	vmov.f32	s5, s10
 80021a8:	eeb0 2a65 	vmov.f32	s4, s11
 80021ac:	eef0 1a46 	vmov.f32	s3, s12
 80021b0:	eeb0 1a66 	vmov.f32	s2, s13
 80021b4:	eef0 0a47 	vmov.f32	s1, s14
 80021b8:	eeb0 0a67 	vmov.f32	s0, s15
 80021bc:	f001 f83c 	bl	8003238 <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021c6:	2240      	movs	r2, #64	@ 0x40
 80021c8:	2100      	movs	r1, #0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f00d f9a8 	bl	800f520 <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80021d6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002234 <MotorKalman_DiscretizeModel+0xd4>
 80021da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80021e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80021fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800220a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002238 <MotorKalman_DiscretizeModel+0xd8>
 800220e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800221e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002234 <MotorKalman_DiscretizeModel+0xd4>
 8002222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	3c23d70a 	.word	0x3c23d70a
 8002238:	3dcccccd 	.word	0x3dcccccd

0800223c <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800224e:	2240      	movs	r2, #64	@ 0x40
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f00d f964 	bl	800f520 <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 8002258:	edd7 7a00 	vldr	s15, [r7]
 800225c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002274:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227c:	d107      	bne.n	800228e <MotorKalman_SetProcessNoise+0x52>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002284:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228c:	d002      	beq.n	8002294 <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff ff66 	bl	8002160 <MotorKalman_DiscretizeModel>
    }
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 80022a8:	ed97 0a00 	vldr	s0, [r7]
 80022ac:	f00d fa54 	bl	800f758 <sqrtf>
 80022b0:	eef0 7a40 	vmov.f32	s15, s0
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <MotorKalman_Predict>:
    filter->velocity = 0.0f;
    filter->load_torque = 0.0f;
    filter->current = 0.0f;
}

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b0b2      	sub	sp, #200	@ 0xc8
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
 80022d2:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 80022de:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	605a      	str	r2, [r3, #4]
 80022e8:	609a      	str	r2, [r3, #8]
 80022ea:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80022ec:	2300      	movs	r3, #0
 80022ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80022f2:	e041      	b.n	8002378 <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 80022f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	33c8      	adds	r3, #200	@ 0xc8
 80022fc:	443b      	add	r3, r7
 80022fe:	3b3c      	subs	r3, #60	@ 0x3c
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002306:	2300      	movs	r3, #0
 8002308:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800230c:	e02b      	b.n	8002366 <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 800230e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	33c8      	adds	r3, #200	@ 0xc8
 8002316:	443b      	add	r3, r7
 8002318:	3b3c      	subs	r3, #60	@ 0x3c
 800231a:	ed93 7a00 	vldr	s14, [r3]
 800231e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002322:	009a      	lsls	r2, r3, #2
 8002324:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002328:	4413      	add	r3, r2
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	3324      	adds	r3, #36	@ 0x24
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4413      	add	r3, r2
 8002332:	edd3 6a00 	vldr	s13, [r3]
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	edd3 7a00 	vldr	s15, [r3]
 8002344:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800234c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	33c8      	adds	r3, #200	@ 0xc8
 8002354:	443b      	add	r3, r7
 8002356:	3b3c      	subs	r3, #60	@ 0x3c
 8002358:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800235c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002360:	3301      	adds	r3, #1
 8002362:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002366:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800236a:	2b03      	cmp	r3, #3
 800236c:	ddcf      	ble.n	800230e <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800236e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002372:	3301      	adds	r3, #1
 8002374:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002378:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800237c:	2b03      	cmp	r3, #3
 800237e:	ddb9      	ble.n	80022f4 <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002380:	2300      	movs	r3, #0
 8002382:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002386:	e021      	b.n	80023cc <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 8002388:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	33c8      	adds	r3, #200	@ 0xc8
 8002390:	443b      	add	r3, r7
 8002392:	3b3c      	subs	r3, #60	@ 0x3c
 8002394:	ed93 7a00 	vldr	s14, [r3]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800239e:	3338      	adds	r3, #56	@ 0x38
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	edd3 6a00 	vldr	s13, [r3]
 80023a8:	edd7 7a00 	vldr	s15, [r7]
 80023ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	4413      	add	r3, r2
 80023be:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023c6:	3301      	adds	r3, #1
 80023c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80023cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023d0:	2b03      	cmp	r3, #3
 80023d2:	ddd9      	ble.n	8002388 <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80023d4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80023d8:	2240      	movs	r2, #64	@ 0x40
 80023da:	2100      	movs	r1, #0
 80023dc:	4618      	mov	r0, r3
 80023de:	f00d f89f 	bl	800f520 <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80023e2:	f107 030c 	add.w	r3, r7, #12
 80023e6:	2240      	movs	r2, #64	@ 0x40
 80023e8:	2100      	movs	r1, #0
 80023ea:	4618      	mov	r0, r3
 80023ec:	f00d f898 	bl	800f520 <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023f0:	2300      	movs	r3, #0
 80023f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80023f6:	e05f      	b.n	80024b8 <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80023f8:	2300      	movs	r3, #0
 80023fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023fe:	e052      	b.n	80024a6 <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002400:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002404:	009a      	lsls	r2, r3, #2
 8002406:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800240a:	4413      	add	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	33c8      	adds	r3, #200	@ 0xc8
 8002410:	443b      	add	r3, r7
 8002412:	3b7c      	subs	r3, #124	@ 0x7c
 8002414:	f04f 0200 	mov.w	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 800241a:	2300      	movs	r3, #0
 800241c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002420:	e038      	b.n	8002494 <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002422:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002426:	009a      	lsls	r2, r3, #2
 8002428:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800242c:	4413      	add	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	33c8      	adds	r3, #200	@ 0xc8
 8002432:	443b      	add	r3, r7
 8002434:	3b7c      	subs	r3, #124	@ 0x7c
 8002436:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 800243a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800243e:	009a      	lsls	r2, r3, #2
 8002440:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002444:	4413      	add	r3, r2
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	3324      	adds	r3, #36	@ 0x24
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	edd3 6a00 	vldr	s13, [r3]
 8002452:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002456:	009a      	lsls	r2, r3, #2
 8002458:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800245c:	4413      	add	r3, r2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	3304      	adds	r3, #4
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 800246e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002472:	009a      	lsls	r2, r3, #2
 8002474:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002478:	4413      	add	r3, r2
 800247a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	33c8      	adds	r3, #200	@ 0xc8
 8002482:	443b      	add	r3, r7
 8002484:	3b7c      	subs	r3, #124	@ 0x7c
 8002486:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 800248a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800248e:	3301      	adds	r3, #1
 8002490:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002494:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002498:	2b03      	cmp	r3, #3
 800249a:	ddc2      	ble.n	8002422 <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800249c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024a0:	3301      	adds	r3, #1
 80024a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80024a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	dda8      	ble.n	8002400 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024b2:	3301      	adds	r3, #1
 80024b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80024b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024bc:	2b03      	cmp	r3, #3
 80024be:	dd9b      	ble.n	80023f8 <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024c0:	2300      	movs	r3, #0
 80024c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80024c6:	e05f      	b.n	8002588 <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80024c8:	2300      	movs	r3, #0
 80024ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80024ce:	e052      	b.n	8002576 <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80024d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80024d4:	009a      	lsls	r2, r3, #2
 80024d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024da:	4413      	add	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	33c8      	adds	r3, #200	@ 0xc8
 80024e0:	443b      	add	r3, r7
 80024e2:	3bbc      	subs	r3, #188	@ 0xbc
 80024e4:	f04f 0200 	mov.w	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80024ea:	2300      	movs	r3, #0
 80024ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80024f0:	e038      	b.n	8002564 <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 80024f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80024f6:	009a      	lsls	r2, r3, #2
 80024f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024fc:	4413      	add	r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	33c8      	adds	r3, #200	@ 0xc8
 8002502:	443b      	add	r3, r7
 8002504:	3bbc      	subs	r3, #188	@ 0xbc
 8002506:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 800250a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800250e:	009a      	lsls	r2, r3, #2
 8002510:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002514:	4413      	add	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	33c8      	adds	r3, #200	@ 0xc8
 800251a:	443b      	add	r3, r7
 800251c:	3b7c      	subs	r3, #124	@ 0x7c
 800251e:	edd3 6a00 	vldr	s13, [r3]
 8002522:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002526:	009a      	lsls	r2, r3, #2
 8002528:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800252c:	4413      	add	r3, r2
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	3324      	adds	r3, #36	@ 0x24
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	edd3 7a00 	vldr	s15, [r3]
 800253a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 800253e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002542:	009a      	lsls	r2, r3, #2
 8002544:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002548:	4413      	add	r3, r2
 800254a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	33c8      	adds	r3, #200	@ 0xc8
 8002552:	443b      	add	r3, r7
 8002554:	3bbc      	subs	r3, #188	@ 0xbc
 8002556:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 800255a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800255e:	3301      	adds	r3, #1
 8002560:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002564:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002568:	2b03      	cmp	r3, #3
 800256a:	ddc2      	ble.n	80024f2 <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800256c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002570:	3301      	adds	r3, #1
 8002572:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002576:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800257a:	2b03      	cmp	r3, #3
 800257c:	dda8      	ble.n	80024d0 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800257e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002582:	3301      	adds	r3, #1
 8002584:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002588:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800258c:	2b03      	cmp	r3, #3
 800258e:	dd9b      	ble.n	80024c8 <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002590:	2300      	movs	r3, #0
 8002592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002596:	e037      	b.n	8002608 <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002598:	2300      	movs	r3, #0
 800259a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800259e:	e02a      	b.n	80025f6 <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 80025a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025a4:	009a      	lsls	r2, r3, #2
 80025a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025aa:	4413      	add	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	33c8      	adds	r3, #200	@ 0xc8
 80025b0:	443b      	add	r3, r7
 80025b2:	3bbc      	subs	r3, #188	@ 0xbc
 80025b4:	ed93 7a00 	vldr	s14, [r3]
 80025b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025bc:	009a      	lsls	r2, r3, #2
 80025be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025c2:	4413      	add	r3, r2
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	3354      	adds	r3, #84	@ 0x54
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 80025d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025d4:	009a      	lsls	r2, r3, #2
 80025d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025da:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 80025dc:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	3304      	adds	r3, #4
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80025ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025f0:	3301      	adds	r3, #1
 80025f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80025f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	ddd0      	ble.n	80025a0 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002602:	3301      	adds	r3, #1
 8002604:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002608:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800260c:	2b03      	cmp	r3, #3
 800260e:	ddc3      	ble.n	8002598 <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689a      	ldr	r2, [r3, #8]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68da      	ldr	r2, [r3, #12]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	2104      	movs	r1, #4
 8002644:	f00c f9fb 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3310      	adds	r3, #16
 8002652:	2204      	movs	r2, #4
 8002654:	2104      	movs	r1, #4
 8002656:	f00c f9f2 	bl	800ea3e <arm_mat_init_f32>
}
 800265a:	bf00      	nop
 800265c:	37c8      	adds	r7, #200	@ 0xc8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b0d0      	sub	sp, #320	@ 0x140
 8002668:	af00      	add	r7, sp, #0
 800266a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800266e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002672:	6018      	str	r0, [r3, #0]
 8002674:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002678:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800267c:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 8002680:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002684:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800268e:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002698:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800269c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 80026a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026aa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	edd3 7a00 	vldr	s15, [r3]
 80026b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026b8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026bc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 80026c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026ca:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80026d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026d8:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 80026dc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026e0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 80026ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026ee:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80026f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 80026fc:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002700:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002704:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 800270e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002712:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	edd3 7a03 	vldr	s15, [r3, #12]
 800271c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002724:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 8002728:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800272c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002730:	ed93 7a00 	vldr	s14, [r3]
 8002734:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8002738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800273c:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 8002740:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	605a      	str	r2, [r3, #4]
 800274a:	609a      	str	r2, [r3, #8]
 800274c:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800274e:	2300      	movs	r3, #0
 8002750:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002754:	e04d      	b.n	80027f2 <MotorKalman_Update+0x18e>
        CP[i] = 0;
 8002756:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002760:	443b      	add	r3, r7
 8002762:	3b58      	subs	r3, #88	@ 0x58
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800276a:	2300      	movs	r3, #0
 800276c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002770:	e036      	b.n	80027e0 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 8002772:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800277c:	443b      	add	r3, r7
 800277e:	3b58      	subs	r3, #88	@ 0x58
 8002780:	ed93 7a00 	vldr	s14, [r3]
 8002784:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002788:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002792:	333c      	adds	r3, #60	@ 0x3c
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	edd3 6a00 	vldr	s13, [r3]
 800279c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027a0:	009a      	lsls	r2, r3, #2
 80027a2:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027a6:	4413      	add	r3, r2
 80027a8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80027ac:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80027b0:	6812      	ldr	r2, [r2, #0]
 80027b2:	3304      	adds	r3, #4
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	edd3 7a00 	vldr	s15, [r3]
 80027bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027c4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80027ce:	443b      	add	r3, r7
 80027d0:	3b58      	subs	r3, #88	@ 0x58
 80027d2:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80027d6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027da:	3301      	adds	r3, #1
 80027dc:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80027e0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027e4:	2b03      	cmp	r3, #3
 80027e6:	ddc4      	ble.n	8002772 <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80027e8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027ec:	3301      	adds	r3, #1
 80027ee:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80027f2:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	ddad      	ble.n	8002756 <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 80027fa:	f04f 0300 	mov.w	r3, #0
 80027fe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002802:	2300      	movs	r3, #0
 8002804:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002808:	e021      	b.n	800284e <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 800280a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002814:	443b      	add	r3, r7
 8002816:	3b58      	subs	r3, #88	@ 0x58
 8002818:	ed93 7a00 	vldr	s14, [r3]
 800281c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002820:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800282a:	333c      	adds	r3, #60	@ 0x3c
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	edd3 7a00 	vldr	s15, [r3]
 8002834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002838:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 800283c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002840:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002844:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002848:	3301      	adds	r3, #1
 800284a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800284e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002852:	2b03      	cmp	r3, #3
 8002854:	ddd9      	ble.n	800280a <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 8002856:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800285a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002864:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800286c:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002870:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800287e:	2300      	movs	r3, #0
 8002880:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002884:	e04d      	b.n	8002922 <MotorKalman_Update+0x2be>
        PC[i] = 0;
 8002886:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002890:	443b      	add	r3, r7
 8002892:	3b68      	subs	r3, #104	@ 0x68
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800289a:	2300      	movs	r3, #0
 800289c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80028a0:	e036      	b.n	8002910 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 80028a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028ac:	443b      	add	r3, r7
 80028ae:	3b68      	subs	r3, #104	@ 0x68
 80028b0:	ed93 7a00 	vldr	s14, [r3]
 80028b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028b8:	009a      	lsls	r2, r3, #2
 80028ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80028be:	4413      	add	r3, r2
 80028c0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80028c4:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80028c8:	6812      	ldr	r2, [r2, #0]
 80028ca:	3304      	adds	r3, #4
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	4413      	add	r3, r2
 80028d0:	edd3 6a00 	vldr	s13, [r3]
 80028d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80028e2:	333c      	adds	r3, #60	@ 0x3c
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	edd3 7a00 	vldr	s15, [r3]
 80028ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028fe:	443b      	add	r3, r7
 8002900:	3b68      	subs	r3, #104	@ 0x68
 8002902:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002906:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800290a:	3301      	adds	r3, #1
 800290c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002910:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002914:	2b03      	cmp	r3, #3
 8002916:	ddc4      	ble.n	80028a2 <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002918:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800291c:	3301      	adds	r3, #1
 800291e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002922:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002926:	2b03      	cmp	r3, #3
 8002928:	ddad      	ble.n	8002886 <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 800292a:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	605a      	str	r2, [r3, #4]
 8002934:	609a      	str	r2, [r3, #8]
 8002936:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002938:	2300      	movs	r3, #0
 800293a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800293e:	e01a      	b.n	8002976 <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 8002940:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800294a:	443b      	add	r3, r7
 800294c:	3b68      	subs	r3, #104	@ 0x68
 800294e:	edd3 6a00 	vldr	s13, [r3]
 8002952:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 8002956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800295a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002964:	443b      	add	r3, r7
 8002966:	3b78      	subs	r3, #120	@ 0x78
 8002968:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800296c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002970:	3301      	adds	r3, #1
 8002972:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002976:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800297a:	2b03      	cmp	r3, #3
 800297c:	dde0      	ble.n	8002940 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800297e:	2300      	movs	r3, #0
 8002980:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002984:	e029      	b.n	80029da <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 8002986:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800298a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	4413      	add	r3, r2
 8002998:	ed93 7a00 	vldr	s14, [r3]
 800299c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80029a6:	443b      	add	r3, r7
 80029a8:	3b78      	subs	r3, #120	@ 0x78
 80029aa:	edd3 6a00 	vldr	s13, [r3]
 80029ae:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 80029b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029be:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029d4:	3301      	adds	r3, #1
 80029d6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80029da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029de:	2b03      	cmp	r3, #3
 80029e0:	ddd1      	ble.n	8002986 <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80029e2:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80029e6:	2240      	movs	r2, #64	@ 0x40
 80029e8:	2100      	movs	r1, #0
 80029ea:	4618      	mov	r0, r3
 80029ec:	f00c fd98 	bl	800f520 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029f0:	2300      	movs	r3, #0
 80029f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80029f6:	e035      	b.n	8002a64 <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80029f8:	2300      	movs	r3, #0
 80029fa:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80029fe:	e028      	b.n	8002a52 <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 8002a00:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a0a:	443b      	add	r3, r7
 8002a0c:	3b78      	subs	r3, #120	@ 0x78
 8002a0e:	ed93 7a00 	vldr	s14, [r3]
 8002a12:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a16:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a20:	333c      	adds	r3, #60	@ 0x3c
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	edd3 7a00 	vldr	s15, [r3]
 8002a2a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a2e:	009a      	lsls	r2, r3, #2
 8002a30:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a34:	4413      	add	r3, r2
 8002a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a40:	443b      	add	r3, r7
 8002a42:	3bb8      	subs	r3, #184	@ 0xb8
 8002a44:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a48:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002a52:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a56:	2b03      	cmp	r3, #3
 8002a58:	ddd2      	ble.n	8002a00 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a5a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a5e:	3301      	adds	r3, #1
 8002a60:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a64:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a68:	2b03      	cmp	r3, #3
 8002a6a:	ddc5      	ble.n	80029f8 <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002a6c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002a70:	2240      	movs	r2, #64	@ 0x40
 8002a72:	2100      	movs	r1, #0
 8002a74:	4618      	mov	r0, r3
 8002a76:	f00c fd53 	bl	800f520 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002a80:	e038      	b.n	8002af4 <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a82:	2300      	movs	r3, #0
 8002a84:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002a88:	e02b      	b.n	8002ae2 <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 8002a8a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002a8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d102      	bne.n	8002a9c <MotorKalman_Update+0x438>
 8002a96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a9a:	e001      	b.n	8002aa0 <MotorKalman_Update+0x43c>
 8002a9c:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002cb8 <MotorKalman_Update+0x654>
 8002aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aa4:	009a      	lsls	r2, r3, #2
 8002aa6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002aaa:	4413      	add	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ab2:	443b      	add	r3, r7
 8002ab4:	3bb8      	subs	r3, #184	@ 0xb8
 8002ab6:	edd3 7a00 	vldr	s15, [r3]
 8002aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002abe:	009a      	lsls	r2, r3, #2
 8002ac0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ac4:	4413      	add	r3, r2
 8002ac6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ad0:	443b      	add	r3, r7
 8002ad2:	3bf8      	subs	r3, #248	@ 0xf8
 8002ad4:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002ad8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002adc:	3301      	adds	r3, #1
 8002ade:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002ae2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	ddcf      	ble.n	8002a8a <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aee:	3301      	adds	r3, #1
 8002af0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002af8:	2b03      	cmp	r3, #3
 8002afa:	ddc2      	ble.n	8002a82 <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 8002afc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b00:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f103 0110 	add.w	r1, r3, #16
 8002b0a:	f107 0308 	add.w	r3, r7, #8
 8002b0e:	2240      	movs	r2, #64	@ 0x40
 8002b10:	4618      	mov	r0, r3
 8002b12:	f00c fd49 	bl	800f5a8 <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b16:	2300      	movs	r3, #0
 8002b18:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002b1c:	e06e      	b.n	8002bfc <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002b24:	e061      	b.n	8002bea <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002b26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b2a:	009a      	lsls	r2, r3, #2
 8002b2c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b30:	4413      	add	r3, r2
 8002b32:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b36:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002b3a:	6812      	ldr	r2, [r2, #0]
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	f04f 0200 	mov.w	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002b4e:	e043      	b.n	8002bd8 <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002b50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b54:	009a      	lsls	r2, r3, #2
 8002b56:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b5a:	4413      	add	r3, r2
 8002b5c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b60:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	3304      	adds	r3, #4
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4413      	add	r3, r2
 8002b6c:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8002b70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b74:	009a      	lsls	r2, r3, #2
 8002b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b7a:	4413      	add	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002b82:	443b      	add	r3, r7
 8002b84:	3bf8      	subs	r3, #248	@ 0xf8
 8002b86:	edd3 6a00 	vldr	s13, [r3]
 8002b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b8e:	009a      	lsls	r2, r3, #2
 8002b90:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b94:	4413      	add	r3, r2
 8002b96:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b9a:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	edd3 7a00 	vldr	s15, [r3]
 8002ba6:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002baa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bae:	009a      	lsls	r2, r3, #2
 8002bb0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002bb4:	4413      	add	r3, r2
 8002bb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bba:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bbe:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	3304      	adds	r3, #4
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	ddb7      	ble.n	8002b50 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002be0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002be4:	3301      	adds	r3, #1
 8002be6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002bea:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	dd99      	ble.n	8002b26 <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002bf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002bfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c00:	2b03      	cmp	r3, #3
 8002c02:	dd8c      	ble.n	8002b1e <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002c04:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c08:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c14:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002c1e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c22:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c2e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002c38:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c3c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c48:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002c52:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c56:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c62:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002c6c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c70:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002c7a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c7e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2201      	movs	r2, #1
 8002c86:	2104      	movs	r1, #4
 8002c88:	f00b fed9 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002c8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c90:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002c9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c9e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3310      	adds	r3, #16
 8002ca6:	2204      	movs	r2, #4
 8002ca8:	2104      	movs	r1, #4
 8002caa:	f00b fec8 	bl	800ea3e <arm_mat_init_f32>
}
 8002cae:	bf00      	nop
 8002cb0:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	00000000 	.word	0x00000000

08002cbc <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	ed87 0a02 	vstr	s0, [r7, #8]
 8002cc8:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 8002ccc:	ed97 0a02 	vldr	s0, [r7, #8]
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f7ff fafa 	bl	80022ca <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 8002cd6:	ed97 0a01 	vldr	s0, [r7, #4]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f7ff fcc2 	bl	8002664 <MotorKalman_Update>

    return filter->velocity;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8002ce6:	ee07 3a90 	vmov	s15, r3
}
 8002cea:	eeb0 0a67 	vmov.f32	s0, s15
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 8002cf4:	b480      	push	{r7}
 8002cf6:	b087      	sub	sp, #28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
 8002d04:	e00c      	b.n	8002d20 <matrix_copy+0x2c>
        dst[i] = src[i];
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	441a      	add	r2, r3
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	68b9      	ldr	r1, [r7, #8]
 8002d14:	440b      	add	r3, r1
 8002d16:	6812      	ldr	r2, [r2, #0]
 8002d18:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	dbee      	blt.n	8002d06 <matrix_copy+0x12>
    }
}
 8002d28:	bf00      	nop
 8002d2a:	bf00      	nop
 8002d2c:	371c      	adds	r7, #28
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
	...

08002d38 <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 8002d38:	b590      	push	{r4, r7, lr}
 8002d3a:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8002d44:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8002d48:	6020      	str	r0, [r4, #0]
 8002d4a:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 8002d4e:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8002d52:	6001      	str	r1, [r0, #0]
 8002d54:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002d58:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 8002d5c:	ed81 0a00 	vstr	s0, [r1]
 8002d60:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002d64:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 8002d68:	600a      	str	r2, [r1, #0]
 8002d6a:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8002d6e:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8002d72:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8002d74:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002d78:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8002d7c:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2204      	movs	r2, #4
 8002d84:	2104      	movs	r1, #4
 8002d86:	f00b fe5a 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 8002d8a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002d8e:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002d92:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2204      	movs	r2, #4
 8002d9a:	2104      	movs	r1, #4
 8002d9c:	f00b fe4f 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8002da0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002da4:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8002da8:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2201      	movs	r2, #1
 8002db0:	2104      	movs	r1, #4
 8002db2:	f00b fe44 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 8002db6:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002dba:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8002dbe:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	2104      	movs	r1, #4
 8002dc8:	f00b fe39 	bl	800ea3e <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 8002dcc:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002dd0:	2240      	movs	r2, #64	@ 0x40
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f00c fba3 	bl	800f520 <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 8002dda:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002dde:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 8002de2:	2204      	movs	r2, #4
 8002de4:	2104      	movs	r1, #4
 8002de6:	f00b fe2a 	bl	800ea3e <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 8002dea:	2300      	movs	r3, #0
 8002dec:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002df0:	e011      	b.n	8002e16 <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 8002df2:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 8002e02:	443b      	add	r3, r7
 8002e04:	3b6c      	subs	r3, #108	@ 0x6c
 8002e06:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002e0a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8002e0c:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002e10:	3301      	adds	r3, #1
 8002e12:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002e16:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	dde9      	ble.n	8002df2 <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 8002e1e:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002e22:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8002e26:	2204      	movs	r2, #4
 8002e28:	2104      	movs	r1, #4
 8002e2a:	f00b fe08 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 8002e2e:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002e32:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e36:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002e3a:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 8002e3e:	ed93 0a00 	vldr	s0, [r3]
 8002e42:	4610      	mov	r0, r2
 8002e44:	f00c fa04 	bl	800f250 <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 8002e48:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e4c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002e50:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8002e54:	2210      	movs	r2, #16
 8002e56:	6819      	ldr	r1, [r3, #0]
 8002e58:	f7ff ff4c 	bl	8002cf4 <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 8002e5c:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8002e60:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8002e64:	2204      	movs	r2, #4
 8002e66:	2104      	movs	r1, #4
 8002e68:	f00b fde9 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 8002e6c:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002e70:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8002e74:	2204      	movs	r2, #4
 8002e76:	2104      	movs	r1, #4
 8002e78:	f00b fde1 	bl	800ea3e <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 8002e7c:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002e80:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002e84:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f00b fd9d 	bl	800e9c8 <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 8002e8e:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002e92:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002e96:	2210      	movs	r2, #16
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff ff2b 	bl	8002cf4 <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 8002e9e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002ea2:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002eac:	e03a      	b.n	8002f24 <discretize_system_with_arm+0x1ec>
        factorial *= term;
 8002eae:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002eb2:	ee07 3a90 	vmov	s15, r3
 8002eb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002eba:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 8002ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ec2:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 8002ec6:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002eca:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002ece:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f00c f942 	bl	800f15c <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 8002ed8:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002edc:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002ee0:	2210      	movs	r2, #16
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff ff06 	bl	8002cf4 <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 8002ee8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002eec:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 8002ef0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ef4:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002ef8:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002efc:	4611      	mov	r1, r2
 8002efe:	eeb0 0a47 	vmov.f32	s0, s14
 8002f02:	4618      	mov	r0, r3
 8002f04:	f00c f9a4 	bl	800f250 <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 8002f08:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002f0c:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8002f10:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8002f14:	4618      	mov	r0, r3
 8002f16:	f00b fd57 	bl	800e9c8 <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002f1a:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002f1e:	3301      	adds	r3, #1
 8002f20:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002f24:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002f28:	2b0a      	cmp	r3, #10
 8002f2a:	ddc0      	ble.n	8002eae <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 8002f2c:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8002f30:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f34:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f38:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 8002f3c:	ed93 0a00 	vldr	s0, [r3]
 8002f40:	4610      	mov	r0, r2
 8002f42:	f00c f985 	bl	800f250 <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 8002f46:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f4a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8002f4e:	461a      	mov	r2, r3
 8002f50:	2300      	movs	r3, #0
 8002f52:	6013      	str	r3, [r2, #0]
 8002f54:	6053      	str	r3, [r2, #4]
 8002f56:	6093      	str	r3, [r2, #8]
 8002f58:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 8002f5a:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002f5e:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8002f62:	2201      	movs	r2, #1
 8002f64:	2104      	movs	r1, #4
 8002f66:	f00b fd6a 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 8002f6a:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8002f6e:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002f72:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8002f76:	4618      	mov	r0, r3
 8002f78:	f00c f8f0 	bl	800f15c <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 8002f7c:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8002f80:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8002f84:	2201      	movs	r2, #1
 8002f86:	2104      	movs	r1, #4
 8002f88:	f00b fd59 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 8002f8c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f90:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f94:	edd3 7a00 	vldr	s15, [r3]
 8002f98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f9c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002fa0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002fa4:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002fa8:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8002fac:	4611      	mov	r1, r2
 8002fae:	eeb0 0a47 	vmov.f32	s0, s14
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f00c f94c 	bl	800f250 <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002fb8:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002fbc:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002fc0:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f00b fcff 	bl	800e9c8 <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 8002fca:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002fce:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	2340      	movs	r3, #64	@ 0x40
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	2100      	movs	r1, #0
 8002fda:	f00c faa1 	bl	800f520 <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 8002fde:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8002fe2:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	2104      	movs	r1, #4
 8002fea:	f00b fd28 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 8002fee:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 8002ff2:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 8002ff6:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f00c f8ae 	bl	800f15c <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 8003000:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003004:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003008:	461a      	mov	r2, r3
 800300a:	2300      	movs	r3, #0
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	6053      	str	r3, [r2, #4]
 8003010:	6093      	str	r3, [r2, #8]
 8003012:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 8003014:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003018:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 800301c:	2201      	movs	r2, #1
 800301e:	2104      	movs	r1, #4
 8003020:	f00b fd0d 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 8003024:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8003028:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 800302c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003030:	4618      	mov	r0, r3
 8003032:	f00c f893 	bl	800f15c <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 8003036:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800303a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800303e:	edd3 7a00 	vldr	s15, [r3]
 8003042:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003046:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800304a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800304e:	edd3 7a00 	vldr	s15, [r3]
 8003052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003056:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800305a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800305e:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003062:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003066:	4611      	mov	r1, r2
 8003068:	eeb0 0a47 	vmov.f32	s0, s14
 800306c:	4618      	mov	r0, r3
 800306e:	f00c f8ef 	bl	800f250 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003072:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003076:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800307a:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 800307e:	4618      	mov	r0, r3
 8003080:	f00b fca2 	bl	800e9c8 <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 8003084:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003088:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 800308c:	4618      	mov	r0, r3
 800308e:	2340      	movs	r3, #64	@ 0x40
 8003090:	461a      	mov	r2, r3
 8003092:	2100      	movs	r1, #0
 8003094:	f00c fa44 	bl	800f520 <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 8003098:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800309c:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 80030a0:	2204      	movs	r2, #4
 80030a2:	2104      	movs	r1, #4
 80030a4:	f00b fccb 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 80030a8:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80030ac:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80030b0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80030b4:	4618      	mov	r0, r3
 80030b6:	f00c f851 	bl	800f15c <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 80030ba:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030be:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80030c2:	461a      	mov	r2, r3
 80030c4:	2300      	movs	r3, #0
 80030c6:	6013      	str	r3, [r2, #0]
 80030c8:	6053      	str	r3, [r2, #4]
 80030ca:	6093      	str	r3, [r2, #8]
 80030cc:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 80030ce:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80030d2:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80030d6:	2201      	movs	r2, #1
 80030d8:	2104      	movs	r1, #4
 80030da:	f00b fcb0 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 80030de:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 80030e2:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80030e6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80030ea:	4618      	mov	r0, r3
 80030ec:	f00c f836 	bl	800f15c <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 80030f0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030f4:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80030f8:	edd3 7a00 	vldr	s15, [r3]
 80030fc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003100:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003104:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003108:	edd3 7a00 	vldr	s15, [r3]
 800310c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003110:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003114:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003118:	edd3 7a00 	vldr	s15, [r3]
 800311c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003120:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8003124:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003128:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800312c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003130:	4611      	mov	r1, r2
 8003132:	eeb0 0a47 	vmov.f32	s0, s14
 8003136:	4618      	mov	r0, r3
 8003138:	f00c f88a 	bl	800f250 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 800313c:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003140:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003144:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003148:	4618      	mov	r0, r3
 800314a:	f00b fc3d 	bl	800e9c8 <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 800314e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003152:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8003156:	4618      	mov	r0, r3
 8003158:	2340      	movs	r3, #64	@ 0x40
 800315a:	461a      	mov	r2, r3
 800315c:	2100      	movs	r1, #0
 800315e:	f00c f9df 	bl	800f520 <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 8003162:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003166:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800316a:	2204      	movs	r2, #4
 800316c:	2104      	movs	r1, #4
 800316e:	f00b fc66 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 8003172:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8003176:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 800317a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800317e:	4618      	mov	r0, r3
 8003180:	f00b ffec 	bl	800f15c <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 8003184:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003188:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 800318c:	461a      	mov	r2, r3
 800318e:	2300      	movs	r3, #0
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	6053      	str	r3, [r2, #4]
 8003194:	6093      	str	r3, [r2, #8]
 8003196:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 8003198:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800319c:	f107 001c 	add.w	r0, r7, #28
 80031a0:	2201      	movs	r2, #1
 80031a2:	2104      	movs	r1, #4
 80031a4:	f00b fc4b 	bl	800ea3e <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 80031a8:	f107 021c 	add.w	r2, r7, #28
 80031ac:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80031b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80031b4:	4618      	mov	r0, r3
 80031b6:	f00b ffd1 	bl	800f15c <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 80031ba:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031be:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031c2:	edd3 7a00 	vldr	s15, [r3]
 80031c6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80031ca:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031ce:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031d2:	edd3 7a00 	vldr	s15, [r3]
 80031d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031da:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031de:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031e2:	edd3 7a00 	vldr	s15, [r3]
 80031e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031ea:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031ee:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031f2:	edd3 7a00 	vldr	s15, [r3]
 80031f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031fa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003234 <discretize_system_with_arm+0x4fc>
 80031fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003202:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003206:	f107 031c 	add.w	r3, r7, #28
 800320a:	4611      	mov	r1, r2
 800320c:	eeb0 0a47 	vmov.f32	s0, s14
 8003210:	4618      	mov	r0, r3
 8003212:	f00c f81d 	bl	800f250 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003216:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800321a:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800321e:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003222:	4618      	mov	r0, r3
 8003224:	f00b fbd0 	bl	800e9c8 <arm_mat_add_f32>
}
 8003228:	bf00      	nop
 800322a:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 800322e:	46bd      	mov	sp, r7
 8003230:	bd90      	pop	{r4, r7, pc}
 8003232:	bf00      	nop
 8003234:	42f00000 	.word	0x42f00000

08003238 <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b09e      	sub	sp, #120	@ 0x78
 800323c:	af00      	add	r7, sp, #0
 800323e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8003242:	edc7 0a08 	vstr	s1, [r7, #32]
 8003246:	ed87 1a07 	vstr	s2, [r7, #28]
 800324a:	edc7 1a06 	vstr	s3, [r7, #24]
 800324e:	ed87 2a05 	vstr	s4, [r7, #20]
 8003252:	edc7 2a04 	vstr	s5, [r7, #16]
 8003256:	ed87 3a03 	vstr	s6, [r7, #12]
 800325a:	60b8      	str	r0, [r7, #8]
 800325c:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 800325e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003262:	2240      	movs	r2, #64	@ 0x40
 8003264:	2100      	movs	r1, #0
 8003266:	4618      	mov	r0, r3
 8003268:	f00c f95a 	bl	800f520 <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 800326c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 800327a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800327e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 8003280:	edd7 7a06 	vldr	s15, [r7, #24]
 8003284:	eef1 6a67 	vneg.f32	s13, s15
 8003288:	ed97 7a07 	vldr	s14, [r7, #28]
 800328c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003290:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 8003294:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 8003298:	ed97 7a07 	vldr	s14, [r7, #28]
 800329c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032a0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 80032a4:	edd7 6a04 	vldr	s13, [r7, #16]
 80032a8:	ed97 7a07 	vldr	s14, [r7, #28]
 80032ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032b0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 80032b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80032b8:	eef1 6a67 	vneg.f32	s13, s15
 80032bc:	ed97 7a08 	vldr	s14, [r7, #32]
 80032c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032c4:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 80032c8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032cc:	eef1 6a67 	vneg.f32	s13, s15
 80032d0:	ed97 7a08 	vldr	s14, [r7, #32]
 80032d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032d8:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 80032dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032e0:	ed97 7a08 	vldr	s14, [r7, #32]
 80032e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032e8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Discretize the system using ARM CMSIS DSP
    discretize_system_with_arm(A_c, B_c, dt, A, B);
 80032ec:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80032f0:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	ed97 0a03 	vldr	s0, [r7, #12]
 80032fc:	f7ff fd1c 	bl	8002d38 <discretize_system_with_arm>
}
 8003300:	bf00      	nop
 8003302:	3778      	adds	r7, #120	@ 0x78
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	4613      	mov	r3, r2
 8003314:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4a0b      	ldr	r2, [pc, #44]	@ (8003348 <PWM_init+0x40>)
 800331a:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	68ba      	ldr	r2, [r7, #8]
 8003320:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	88fa      	ldrh	r2, [r7, #6]
 8003326:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 800332e:	68b8      	ldr	r0, [r7, #8]
 8003330:	f007 fca0 	bl	800ac74 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8003334:	88fb      	ldrh	r3, [r7, #6]
 8003336:	4619      	mov	r1, r3
 8003338:	68b8      	ldr	r0, [r7, #8]
 800333a:	f007 fde7 	bl	800af0c <HAL_TIM_PWM_Start>
}
 800333e:	bf00      	nop
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	0a21fe80 	.word	0x0a21fe80
 800334c:	00000000 	.word	0x00000000

08003350 <PWM_write_range>:
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}

void PWM_write_range(PWM* pwm, float freq, float duty){
 8003350:	b5b0      	push	{r4, r5, r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	ed87 0a02 	vstr	s0, [r7, #8]
 800335c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003360:	edd7 7a02 	vldr	s15, [r7, #8]
 8003364:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800336c:	d137      	bne.n	80033de <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	889b      	ldrh	r3, [r3, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d105      	bne.n	8003382 <PWM_write_range+0x32>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2200      	movs	r2, #0
 800337e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003380:	e0e1      	b.n	8003546 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	889b      	ldrh	r3, [r3, #4]
 8003386:	2b04      	cmp	r3, #4
 8003388:	d105      	bne.n	8003396 <PWM_write_range+0x46>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	2300      	movs	r3, #0
 8003392:	6393      	str	r3, [r2, #56]	@ 0x38
 8003394:	e0d7      	b.n	8003546 <PWM_write_range+0x1f6>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	889b      	ldrh	r3, [r3, #4]
 800339a:	2b08      	cmp	r3, #8
 800339c:	d105      	bne.n	80033aa <PWM_write_range+0x5a>
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	2300      	movs	r3, #0
 80033a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80033a8:	e0cd      	b.n	8003546 <PWM_write_range+0x1f6>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	889b      	ldrh	r3, [r3, #4]
 80033ae:	2b0c      	cmp	r3, #12
 80033b0:	d105      	bne.n	80033be <PWM_write_range+0x6e>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	2300      	movs	r3, #0
 80033ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80033bc:	e0c3      	b.n	8003546 <PWM_write_range+0x1f6>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	889b      	ldrh	r3, [r3, #4]
 80033c2:	2b10      	cmp	r3, #16
 80033c4:	d105      	bne.n	80033d2 <PWM_write_range+0x82>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	2300      	movs	r3, #0
 80033ce:	6493      	str	r3, [r2, #72]	@ 0x48
 80033d0:	e0b9      	b.n	8003546 <PWM_write_range+0x1f6>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80033dc:	e0b3      	b.n	8003546 <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	ee07 3a90 	vmov	s15, r3
 80033e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033ea:	ed97 7a02 	vldr	s14, [r7, #8]
 80033ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033f6:	ee17 2a90 	vmov	r2, s15
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8003406:	33fe      	adds	r3, #254	@ 0xfe
 8003408:	4a53      	ldr	r2, [pc, #332]	@ (8003558 <PWM_write_range+0x208>)
 800340a:	fba2 2303 	umull	r2, r3, r2, r3
 800340e:	0bdb      	lsrs	r3, r3, #15
 8003410:	b29b      	uxth	r3, r3
 8003412:	3b01      	subs	r3, #1
 8003414:	b29a      	uxth	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	ee07 3a90 	vmov	s15, r3
 8003422:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	899b      	ldrh	r3, [r3, #12]
 800342a:	3301      	adds	r3, #1
 800342c:	ee07 3a90 	vmov	s15, r3
 8003430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003434:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003438:	ed97 7a02 	vldr	s14, [r7, #8]
 800343c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003440:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003444:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800344c:	ee17 3a90 	vmov	r3, s15
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	89db      	ldrh	r3, [r3, #14]
 800345a:	4618      	mov	r0, r3
 800345c:	f7fd f82e 	bl	80004bc <__aeabi_i2d>
 8003460:	4604      	mov	r4, r0
 8003462:	460d      	mov	r5, r1
 8003464:	edd7 7a01 	vldr	s15, [r7, #4]
 8003468:	eef0 7ae7 	vabs.f32	s15, s15
 800346c:	ee17 0a90 	vmov	r0, s15
 8003470:	f7fd f836 	bl	80004e0 <__aeabi_f2d>
 8003474:	4602      	mov	r2, r0
 8003476:	460b      	mov	r3, r1
 8003478:	4620      	mov	r0, r4
 800347a:	4629      	mov	r1, r5
 800347c:	f7fd f888 	bl	8000590 <__aeabi_dmul>
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	4610      	mov	r0, r2
 8003486:	4619      	mov	r1, r3
 8003488:	a331      	add	r3, pc, #196	@ (adr r3, 8003550 <PWM_write_range+0x200>)
 800348a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348e:	f7fd f9a9 	bl	80007e4 <__aeabi_ddiv>
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	4610      	mov	r0, r2
 8003498:	4619      	mov	r1, r3
 800349a:	f7fd fb3b 	bl	8000b14 <__aeabi_d2uiz>
 800349e:	4603      	mov	r3, r0
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	461a      	mov	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	899a      	ldrh	r2, [r3, #12]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	89da      	ldrh	r2, [r3, #14]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	89da      	ldrh	r2, [r3, #14]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	889b      	ldrh	r3, [r3, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d106      	bne.n	80034e0 <PWM_write_range+0x190>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	6952      	ldr	r2, [r2, #20]
 80034dc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80034de:	e032      	b.n	8003546 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	889b      	ldrh	r3, [r3, #4]
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d106      	bne.n	80034f6 <PWM_write_range+0x1a6>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80034f4:	e027      	b.n	8003546 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	889b      	ldrh	r3, [r3, #4]
 80034fa:	2b08      	cmp	r3, #8
 80034fc:	d106      	bne.n	800350c <PWM_write_range+0x1bc>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	695b      	ldr	r3, [r3, #20]
 8003508:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800350a:	e01c      	b.n	8003546 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	889b      	ldrh	r3, [r3, #4]
 8003510:	2b0c      	cmp	r3, #12
 8003512:	d106      	bne.n	8003522 <PWM_write_range+0x1d2>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003520:	e011      	b.n	8003546 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	889b      	ldrh	r3, [r3, #4]
 8003526:	2b10      	cmp	r3, #16
 8003528:	d106      	bne.n	8003538 <PWM_write_range+0x1e8>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003536:	e006      	b.n	8003546 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003544:	e7ff      	b.n	8003546 <PWM_write_range+0x1f6>
 8003546:	bf00      	nop
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bdb0      	pop	{r4, r5, r7, pc}
 800354e:	bf00      	nop
 8003550:	00000000 	.word	0x00000000
 8003554:	40efffe0 	.word	0x40efffe0
 8003558:	80008001 	.word	0x80008001

0800355c <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6178      	str	r0, [r7, #20]
 8003564:	6139      	str	r1, [r7, #16]
 8003566:	60fa      	str	r2, [r7, #12]
 8003568:	60bb      	str	r3, [r7, #8]
 800356a:	ed87 0a01 	vstr	s0, [r7, #4]
 800356e:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	68ba      	ldr	r2, [r7, #8]
 8003582:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2200      	movs	r2, #0
 800359a:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	f04f 0200 	mov.w	r2, #0
 80035ba:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 80035bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	fb93 f2f2 	sdiv	r2, r3, r2
 80035c6:	68f9      	ldr	r1, [r7, #12]
 80035c8:	fb01 f202 	mul.w	r2, r1, r2
 80035cc:	1a9b      	subs	r3, r3, r2
 80035ce:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2200      	movs	r2, #0
 80035da:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2200      	movs	r2, #0
 80035e0:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f04f 0200 	mov.w	r2, #0
 80035f0:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f04f 0200 	mov.w	r2, #0
 80035f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f04f 0200 	mov.w	r2, #0
 8003600:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f04f 0200 	mov.w	r2, #0
 8003610:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f04f 0200 	mov.w	r2, #0
 8003628:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 800362a:	213c      	movs	r1, #60	@ 0x3c
 800362c:	6938      	ldr	r0, [r7, #16]
 800362e:	f007 ff29 	bl	800b484 <HAL_TIM_Encoder_Start>
}
 8003632:	bf00      	nop
 8003634:	3718      	adds	r7, #24
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	0000      	movs	r0, r0
 800363c:	0000      	movs	r0, r0
	...

08003640 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003640:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003644:	b084      	sub	sp, #16
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	0fda      	lsrs	r2, r3, #31
 8003668:	4413      	add	r3, r2
 800366a:	105b      	asrs	r3, r3, #1
 800366c:	461a      	mov	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	4293      	cmp	r3, r2
 8003672:	dd05      	ble.n	8003680 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	69db      	ldr	r3, [r3, #28]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	e00e      	b.n	800369e <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	69db      	ldr	r3, [r3, #28]
 8003684:	0fda      	lsrs	r2, r3, #31
 8003686:	4413      	add	r3, r2
 8003688:	105b      	asrs	r3, r3, #1
 800368a:	425b      	negs	r3, r3
 800368c:	461a      	mov	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	4293      	cmp	r3, r2
 8003692:	da04      	bge.n	800369e <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	4413      	add	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	441a      	add	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036bc:	ee07 3a90 	vmov	s15, r3
 80036c0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	ee07 3a90 	vmov	s15, r3
 80036cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036d0:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80036da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fc fef7 	bl	80004e0 <__aeabi_f2d>
 80036f2:	4604      	mov	r4, r0
 80036f4:	460d      	mov	r5, r1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	ee07 3a90 	vmov	s15, r3
 80036fe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	ee07 3a90 	vmov	s15, r3
 800370a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800370e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003712:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003716:	ee17 0a90 	vmov	r0, s15
 800371a:	f7fc fee1 	bl	80004e0 <__aeabi_f2d>
 800371e:	a33c      	add	r3, pc, #240	@ (adr r3, 8003810 <QEI_get_diff_count+0x1d0>)
 8003720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003724:	f7fc ff34 	bl	8000590 <__aeabi_dmul>
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	4690      	mov	r8, r2
 800372e:	4699      	mov	r9, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003734:	4618      	mov	r0, r3
 8003736:	f7fc fed3 	bl	80004e0 <__aeabi_f2d>
 800373a:	4602      	mov	r2, r0
 800373c:	460b      	mov	r3, r1
 800373e:	4640      	mov	r0, r8
 8003740:	4649      	mov	r1, r9
 8003742:	f7fc ff25 	bl	8000590 <__aeabi_dmul>
 8003746:	4602      	mov	r2, r0
 8003748:	460b      	mov	r3, r1
 800374a:	4620      	mov	r0, r4
 800374c:	4629      	mov	r1, r5
 800374e:	f7fc fd69 	bl	8000224 <__adddf3>
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	4610      	mov	r0, r2
 8003758:	4619      	mov	r1, r3
 800375a:	f7fd f9fb 	bl	8000b54 <__aeabi_d2f>
 800375e:	4602      	mov	r2, r0
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003768:	4618      	mov	r0, r3
 800376a:	f7fc feb9 	bl	80004e0 <__aeabi_f2d>
 800376e:	4604      	mov	r4, r0
 8003770:	460d      	mov	r5, r1
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003776:	ee07 3a90 	vmov	s15, r3
 800377a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	ee07 3a90 	vmov	s15, r3
 8003786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800378a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800378e:	ee16 0a90 	vmov	r0, s13
 8003792:	f7fc fea5 	bl	80004e0 <__aeabi_f2d>
 8003796:	a31e      	add	r3, pc, #120	@ (adr r3, 8003810 <QEI_get_diff_count+0x1d0>)
 8003798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379c:	f7fc fef8 	bl	8000590 <__aeabi_dmul>
 80037a0:	4602      	mov	r2, r0
 80037a2:	460b      	mov	r3, r1
 80037a4:	4690      	mov	r8, r2
 80037a6:	4699      	mov	r9, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fc fe97 	bl	80004e0 <__aeabi_f2d>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4640      	mov	r0, r8
 80037b8:	4649      	mov	r1, r9
 80037ba:	f7fc fee9 	bl	8000590 <__aeabi_dmul>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	4690      	mov	r8, r2
 80037c4:	4699      	mov	r9, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fc fe88 	bl	80004e0 <__aeabi_f2d>
 80037d0:	4602      	mov	r2, r0
 80037d2:	460b      	mov	r3, r1
 80037d4:	4640      	mov	r0, r8
 80037d6:	4649      	mov	r1, r9
 80037d8:	f7fc feda 	bl	8000590 <__aeabi_dmul>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	4620      	mov	r0, r4
 80037e2:	4629      	mov	r1, r5
 80037e4:	f7fc fd1e 	bl	8000224 <__adddf3>
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	4610      	mov	r0, r2
 80037ee:	4619      	mov	r1, r3
 80037f0:	f7fd f9b0 	bl	8000b54 <__aeabi_d2f>
 80037f4:	4602      	mov	r2, r0
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	605a      	str	r2, [r3, #4]
}
 8003802:	bf00      	nop
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800380c:	f3af 8000 	nop.w
 8003810:	54442d18 	.word	0x54442d18
 8003814:	400921fb 	.word	0x400921fb

08003818 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8003818:	b5b0      	push	{r4, r5, r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003828:	fb02 f303 	mul.w	r3, r2, r3
 800382c:	ee07 3a90 	vmov	s15, r3
 8003830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383e:	4618      	mov	r0, r3
 8003840:	f7fc fe4e 	bl	80004e0 <__aeabi_f2d>
 8003844:	f04f 0200 	mov.w	r2, #0
 8003848:	4b83      	ldr	r3, [pc, #524]	@ (8003a58 <QEI_compute_data+0x240>)
 800384a:	f7fc fea1 	bl	8000590 <__aeabi_dmul>
 800384e:	4602      	mov	r2, r0
 8003850:	460b      	mov	r3, r1
 8003852:	4614      	mov	r4, r2
 8003854:	461d      	mov	r5, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	ee07 3a90 	vmov	s15, r3
 800385e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003862:	ee17 0a90 	vmov	r0, s15
 8003866:	f7fc fe3b 	bl	80004e0 <__aeabi_f2d>
 800386a:	4602      	mov	r2, r0
 800386c:	460b      	mov	r3, r1
 800386e:	4620      	mov	r0, r4
 8003870:	4629      	mov	r1, r5
 8003872:	f7fc ffb7 	bl	80007e4 <__aeabi_ddiv>
 8003876:	4602      	mov	r2, r0
 8003878:	460b      	mov	r3, r1
 800387a:	4614      	mov	r4, r2
 800387c:	461d      	mov	r5, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003882:	4618      	mov	r0, r3
 8003884:	f7fc fe2c 	bl	80004e0 <__aeabi_f2d>
 8003888:	4602      	mov	r2, r0
 800388a:	460b      	mov	r3, r1
 800388c:	4620      	mov	r0, r4
 800388e:	4629      	mov	r1, r5
 8003890:	f7fc fe7e 	bl	8000590 <__aeabi_dmul>
 8003894:	4602      	mov	r2, r0
 8003896:	460b      	mov	r3, r1
 8003898:	4610      	mov	r0, r2
 800389a:	4619      	mov	r1, r3
 800389c:	f7fd f95a 	bl	8000b54 <__aeabi_d2f>
 80038a0:	4602      	mov	r2, r0
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80038ac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80038b0:	ee17 0a90 	vmov	r0, s15
 80038b4:	f7fc fe14 	bl	80004e0 <__aeabi_f2d>
 80038b8:	a365      	add	r3, pc, #404	@ (adr r3, 8003a50 <QEI_compute_data+0x238>)
 80038ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038be:	f7fc fe67 	bl	8000590 <__aeabi_dmul>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4614      	mov	r4, r2
 80038c8:	461d      	mov	r5, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	ee07 3a90 	vmov	s15, r3
 80038d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038d6:	ee17 0a90 	vmov	r0, s15
 80038da:	f7fc fe01 	bl	80004e0 <__aeabi_f2d>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4620      	mov	r0, r4
 80038e4:	4629      	mov	r1, r5
 80038e6:	f7fc ff7d 	bl	80007e4 <__aeabi_ddiv>
 80038ea:	4602      	mov	r2, r0
 80038ec:	460b      	mov	r3, r1
 80038ee:	4614      	mov	r4, r2
 80038f0:	461d      	mov	r5, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fc fdf2 	bl	80004e0 <__aeabi_f2d>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4620      	mov	r0, r4
 8003902:	4629      	mov	r1, r5
 8003904:	f7fc fe44 	bl	8000590 <__aeabi_dmul>
 8003908:	4602      	mov	r2, r0
 800390a:	460b      	mov	r3, r1
 800390c:	4610      	mov	r0, r2
 800390e:	4619      	mov	r1, r3
 8003910:	f7fd f920 	bl	8000b54 <__aeabi_d2f>
 8003914:	4602      	mov	r2, r0
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391e:	4618      	mov	r0, r3
 8003920:	f7fc fdde 	bl	80004e0 <__aeabi_f2d>
 8003924:	a34a      	add	r3, pc, #296	@ (adr r3, 8003a50 <QEI_compute_data+0x238>)
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	f7fc fe31 	bl	8000590 <__aeabi_dmul>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4614      	mov	r4, r2
 8003934:	461d      	mov	r5, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393a:	4618      	mov	r0, r3
 800393c:	f7fc fdd0 	bl	80004e0 <__aeabi_f2d>
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4620      	mov	r0, r4
 8003946:	4629      	mov	r1, r5
 8003948:	f7fc fe22 	bl	8000590 <__aeabi_dmul>
 800394c:	4602      	mov	r2, r0
 800394e:	460b      	mov	r3, r1
 8003950:	4614      	mov	r4, r2
 8003952:	461d      	mov	r5, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	ee07 3a90 	vmov	s15, r3
 800395c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003960:	ee17 0a90 	vmov	r0, s15
 8003964:	f7fc fdbc 	bl	80004e0 <__aeabi_f2d>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4620      	mov	r0, r4
 800396e:	4629      	mov	r1, r5
 8003970:	f7fc ff38 	bl	80007e4 <__aeabi_ddiv>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4614      	mov	r4, r2
 800397a:	461d      	mov	r5, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003980:	4618      	mov	r0, r3
 8003982:	f7fc fdad 	bl	80004e0 <__aeabi_f2d>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	4620      	mov	r0, r4
 800398c:	4629      	mov	r1, r5
 800398e:	f7fc fdff 	bl	8000590 <__aeabi_dmul>
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	4610      	mov	r0, r2
 8003998:	4619      	mov	r1, r3
 800399a:	f7fd f8db 	bl	8000b54 <__aeabi_d2f>
 800399e:	4602      	mov	r2, r0
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	ed93 7a02 	vldr	s14, [r3, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80039c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039c4:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 80039c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80039cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80039d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d4:	d00a      	beq.n	80039ec <QEI_compute_data+0x1d4>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039da:	ee07 3a90 	vmov	s15, r3
 80039de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80039e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ea:	e001      	b.n	80039f0 <QEI_compute_data+0x1d8>
 80039ec:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8003a5c <QEI_compute_data+0x244>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	ed93 7a04 	vldr	s14, [r3, #16]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	edd3 7a05 	vldr	s15, [r3, #20]
 8003a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a06:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 8003a0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a0e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a16:	d00a      	beq.n	8003a2e <QEI_compute_data+0x216>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1c:	ee07 3a90 	vmov	s15, r3
 8003a20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a24:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a2c:	e001      	b.n	8003a32 <QEI_compute_data+0x21a>
 8003a2e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8003a5c <QEI_compute_data+0x244>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	615a      	str	r2, [r3, #20]
}
 8003a48:	bf00      	nop
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bdb0      	pop	{r4, r5, r7, pc}
 8003a50:	54442d18 	.word	0x54442d18
 8003a54:	400921fb 	.word	0x400921fb
 8003a58:	404e0000 	.word	0x404e0000
 8003a5c:	00000000 	.word	0x00000000

08003a60 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08e      	sub	sp, #56	@ 0x38
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6178      	str	r0, [r7, #20]
 8003a68:	ed87 0a04 	vstr	s0, [r7, #16]
 8003a6c:	edc7 0a03 	vstr	s1, [r7, #12]
 8003a70:	ed87 1a02 	vstr	s2, [r7, #8]
 8003a74:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f04f 0200 	mov.w	r2, #0
 8003a94:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	f04f 0200 	mov.w	r2, #0
 8003a9c:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8003a9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003aa2:	edd7 7a04 	vldr	s15, [r7, #16]
 8003aa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aaa:	eef0 7ae7 	vabs.f32	s15, s15
 8003aae:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8003ab2:	ed97 7a03 	vldr	s14, [r7, #12]
 8003ab6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003abe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac6:	d503      	bpl.n	8003ad0 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	22ff      	movs	r2, #255	@ 0xff
 8003acc:	741a      	strb	r2, [r3, #16]
 8003ace:	e002      	b.n	8003ad6 <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 8003ad6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003ada:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ae2:	d006      	beq.n	8003af2 <Trapezoidal_Generator+0x92>
 8003ae4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ae8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af0:	d104      	bne.n	8003afc <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	60da      	str	r2, [r3, #12]
        return;
 8003afa:	e06f      	b.n	8003bdc <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8003afc:	edd7 6a02 	vldr	s13, [r7, #8]
 8003b00:	ed97 7a01 	vldr	s14, [r7, #4]
 8003b04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b08:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8003b0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b10:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b18:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003b1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b20:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b28:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8003b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8003b30:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003b34:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b3c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 8003b40:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003b44:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b50:	db27      	blt.n	8003ba2 <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 8003b52:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003b56:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b5e:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 8003b62:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b66:	ed97 7a02 	vldr	s14, [r7, #8]
 8003b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b6e:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b76:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 8003b78:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003b7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 8003b8a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003b8e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003b92:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	edc3 7a02 	vstr	s15, [r3, #8]
 8003ba0:	e018      	b.n	8003bd4 <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 8003ba2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003ba6:	edd7 7a01 	vldr	s15, [r7, #4]
 8003baa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003bae:	eeb0 0a66 	vmov.f32	s0, s13
 8003bb2:	f00b fdd1 	bl	800f758 <sqrtf>
 8003bb6:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	6a3a      	ldr	r2, [r7, #32]
 8003bbe:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	6a3a      	ldr	r2, [r7, #32]
 8003bc4:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 8003bc6:	edd7 7a08 	vldr	s15, [r7, #32]
 8003bca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	689a      	ldr	r2, [r3, #8]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	60da      	str	r2, [r3, #12]
}
 8003bdc:	3738      	adds	r7, #56	@ 0x38
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
	...

08003be4 <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8003be4:	b480      	push	{r7}
 8003be6:	b08d      	sub	sp, #52	@ 0x34
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6178      	str	r0, [r7, #20]
 8003bec:	6139      	str	r1, [r7, #16]
 8003bee:	ed87 0a03 	vstr	s0, [r7, #12]
 8003bf2:	edc7 0a02 	vstr	s1, [r7, #8]
 8003bf6:	ed87 1a01 	vstr	s2, [r7, #4]
 8003bfa:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c04:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8003e88 <Trapezoidal_Evaluated+0x2a4>
 8003c08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	ed93 7a03 	vldr	s14, [r3, #12]
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c26:	f200 811b 	bhi.w	8003e60 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	7c1b      	ldrb	r3, [r3, #16]
 8003c34:	b25b      	sxtb	r3, r3
 8003c36:	ee07 3a90 	vmov	s15, r3
 8003c3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c3e:	ed97 7a00 	vldr	s14, [r7]
 8003c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c46:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	ed93 7a00 	vldr	s14, [r3]
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c56:	eeb4 7a67 	vcmp.f32	s14, s15
 8003c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c5e:	d109      	bne.n	8003c74 <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	edd3 7a00 	vldr	s15, [r3]
 8003c66:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c6e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8003c72:	e00c      	b.n	8003c8e <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	7c1b      	ldrb	r3, [r3, #16]
 8003c78:	b25b      	sxtb	r3, r3
 8003c7a:	ee07 3a90 	vmov	s15, r3
 8003c7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c82:	ed97 7a01 	vldr	s14, [r7, #4]
 8003c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c8a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	ed93 7a03 	vldr	s14, [r3, #12]
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	edd3 7a00 	vldr	s15, [r3]
 8003c9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca2:	d824      	bhi.n	8003cee <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8003ca4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003ca8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003cac:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	ed93 7a03 	vldr	s14, [r3, #12]
 8003cd8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cea:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8003cec:	e0c6      	b.n	8003e7c <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	ed93 7a03 	vldr	s14, [r3, #12]
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	edd3 7a01 	vldr	s15, [r3, #4]
 8003cfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d02:	d830      	bhi.n	8003d66 <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003d04:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003d08:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003d0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	edd3 7a00 	vldr	s15, [r3]
 8003d16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	edd3 7a00 	vldr	s15, [r3]
 8003d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d24:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d2c:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	edd3 7a00 	vldr	s15, [r3]
 8003d3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d40:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003d44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d48:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d5a:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	f04f 0200 	mov.w	r2, #0
 8003d62:	609a      	str	r2, [r3, #8]
}
 8003d64:	e08a      	b.n	8003e7c <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003d72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d7a:	d900      	bls.n	8003d7e <Trapezoidal_Evaluated+0x19a>
}
 8003d7c:	e07e      	b.n	8003e7c <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003d7e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003d82:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003d86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	edd3 7a00 	vldr	s15, [r3]
 8003d90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	edd3 7a00 	vldr	s15, [r3]
 8003d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003da2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003da6:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 8003daa:	6a3b      	ldr	r3, [r7, #32]
 8003dac:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	ed93 7a01 	vldr	s14, [r3, #4]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	edd3 7a00 	vldr	s15, [r3]
 8003dba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dc2:	dd11      	ble.n	8003de8 <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	ed93 7a01 	vldr	s14, [r3, #4]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	edd3 7a00 	vldr	s15, [r3]
 8003dd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003dd4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ddc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003de4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	ed93 7a03 	vldr	s14, [r3, #12]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	edd3 7a01 	vldr	s15, [r3, #4]
 8003df4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003df8:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 8003dfc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003e00:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e08:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e10:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e14:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003e18:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003e1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e20:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003e24:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 8003e36:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003e3a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e42:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003e46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 8003e50:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e54:	eef1 7a67 	vneg.f32	s15, s15
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003e5e:	e00d      	b.n	8003e7c <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	2201      	movs	r2, #1
 8003e64:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f04f 0200 	mov.w	r2, #0
 8003e72:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	609a      	str	r2, [r3, #8]
}
 8003e7c:	bf00      	nop
 8003e7e:	3734      	adds	r7, #52	@ 0x34
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	3a83126f 	.word	0x3a83126f

08003e8c <temperature_to_base>:
    "ns", "us", "ms", "s", "min", "hour", "day",
    "C", "F", "K"
};

/* Custom conversion functions for temperature */
static float temperature_to_base(float value, Unit from_unit) {
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	ed87 0a01 	vstr	s0, [r7, #4]
 8003e96:	4603      	mov	r3, r0
 8003e98:	70fb      	strb	r3, [r7, #3]
    switch (from_unit) {
 8003e9a:	78fb      	ldrb	r3, [r7, #3]
 8003e9c:	2b1a      	cmp	r3, #26
 8003e9e:	d018      	beq.n	8003ed2 <temperature_to_base+0x46>
 8003ea0:	2b1a      	cmp	r3, #26
 8003ea2:	dc1d      	bgt.n	8003ee0 <temperature_to_base+0x54>
 8003ea4:	2b18      	cmp	r3, #24
 8003ea6:	d002      	beq.n	8003eae <temperature_to_base+0x22>
 8003ea8:	2b19      	cmp	r3, #25
 8003eaa:	d003      	beq.n	8003eb4 <temperature_to_base+0x28>
 8003eac:	e018      	b.n	8003ee0 <temperature_to_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8003eae:	edd7 7a01 	vldr	s15, [r7, #4]
 8003eb2:	e017      	b.n	8003ee4 <temperature_to_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value - 32.0f) * 5.0f / 9.0f;
 8003eb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003eb8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003ef4 <temperature_to_base+0x68>
 8003ebc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ec0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003ec4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003ec8:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 8003ecc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ed0:	e008      	b.n	8003ee4 <temperature_to_base+0x58>
        case UNIT_KELVIN:
            return value - 273.15f;
 8003ed2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ed6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003ef8 <temperature_to_base+0x6c>
 8003eda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ede:	e001      	b.n	8003ee4 <temperature_to_base+0x58>
        default:
            return value;
 8003ee0:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8003ee4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	42000000 	.word	0x42000000
 8003ef8:	43889333 	.word	0x43889333

08003efc <temperature_from_base>:

static float temperature_from_base(float value, Unit to_unit) {
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	ed87 0a01 	vstr	s0, [r7, #4]
 8003f06:	4603      	mov	r3, r0
 8003f08:	70fb      	strb	r3, [r7, #3]
    switch (to_unit) {
 8003f0a:	78fb      	ldrb	r3, [r7, #3]
 8003f0c:	2b1a      	cmp	r3, #26
 8003f0e:	d018      	beq.n	8003f42 <temperature_from_base+0x46>
 8003f10:	2b1a      	cmp	r3, #26
 8003f12:	dc1d      	bgt.n	8003f50 <temperature_from_base+0x54>
 8003f14:	2b18      	cmp	r3, #24
 8003f16:	d002      	beq.n	8003f1e <temperature_from_base+0x22>
 8003f18:	2b19      	cmp	r3, #25
 8003f1a:	d003      	beq.n	8003f24 <temperature_from_base+0x28>
 8003f1c:	e018      	b.n	8003f50 <temperature_from_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8003f1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f22:	e017      	b.n	8003f54 <temperature_from_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value * 9.0f / 5.0f) + 32.0f;
 8003f24:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f28:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8003f2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f30:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8003f34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f38:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003f64 <temperature_from_base+0x68>
 8003f3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f40:	e008      	b.n	8003f54 <temperature_from_base+0x58>
        case UNIT_KELVIN:
            return value + 273.15f;
 8003f42:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f46:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003f68 <temperature_from_base+0x6c>
 8003f4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f4e:	e001      	b.n	8003f54 <temperature_from_base+0x58>
        default:
            return value;
 8003f50:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8003f54:	eeb0 0a67 	vmov.f32	s0, s15
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	42000000 	.word	0x42000000
 8003f68:	43889333 	.word	0x43889333

08003f6c <init_length_converter>:

/* Initialize unit converters with conversion factors */
static void init_length_converter(UnitConverter *converter) {
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_LENGTH;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_M;  /* Meter is the base unit */
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8003f80:	2300      	movs	r3, #0
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	e00a      	b.n	8003f9c <init_length_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	3304      	adds	r3, #4
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2b1a      	cmp	r3, #26
 8003fa0:	ddf1      	ble.n	8003f86 <init_length_converter+0x1a>
    }

    /* Set conversion factors for length units (to convert to meters) */
    converter->conversion_factors[UNIT_MM] = 0.001f;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a11      	ldr	r2, [pc, #68]	@ (8003fec <init_length_converter+0x80>)
 8003fa6:	605a      	str	r2, [r3, #4]
    converter->conversion_factors[UNIT_CM] = 0.01f;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a11      	ldr	r2, [pc, #68]	@ (8003ff0 <init_length_converter+0x84>)
 8003fac:	609a      	str	r2, [r3, #8]
    converter->conversion_factors[UNIT_M] = 1.0f;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003fb4:	60da      	str	r2, [r3, #12]
    converter->conversion_factors[UNIT_KM] = 1000.0f;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8003ff4 <init_length_converter+0x88>)
 8003fba:	611a      	str	r2, [r3, #16]
    converter->conversion_factors[UNIT_INCH] = 0.0254f;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8003ff8 <init_length_converter+0x8c>)
 8003fc0:	615a      	str	r2, [r3, #20]
    converter->conversion_factors[UNIT_FOOT] = 0.3048f;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8003ffc <init_length_converter+0x90>)
 8003fc6:	619a      	str	r2, [r3, #24]
    converter->conversion_factors[UNIT_YARD] = 0.9144f;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a0d      	ldr	r2, [pc, #52]	@ (8004000 <init_length_converter+0x94>)
 8003fcc:	61da      	str	r2, [r3, #28]
    converter->conversion_factors[UNIT_MILE] = 1609.344f;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8004004 <init_length_converter+0x98>)
 8003fd2:	621a      	str	r2, [r3, #32]

    converter->to_base = NULL;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003fe0:	bf00      	nop
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	3a83126f 	.word	0x3a83126f
 8003ff0:	3c23d70a 	.word	0x3c23d70a
 8003ff4:	447a0000 	.word	0x447a0000
 8003ff8:	3cd013a9 	.word	0x3cd013a9
 8003ffc:	3e9c0ebf 	.word	0x3e9c0ebf
 8004000:	3f6a161e 	.word	0x3f6a161e
 8004004:	44c92b02 	.word	0x44c92b02

08004008 <init_mass_converter>:

static void init_mass_converter(UnitConverter *converter) {
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_MASS;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_KG;  /* Kilogram is the base unit */
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	220a      	movs	r2, #10
 800401a:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 800401c:	2300      	movs	r3, #0
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	e00a      	b.n	8004038 <init_mass_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	3304      	adds	r3, #4
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	3301      	adds	r3, #1
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2b1a      	cmp	r3, #26
 800403c:	ddf1      	ble.n	8004022 <init_mass_converter+0x1a>
    }

    /* Set conversion factors for mass units (to convert to kilograms) */
    converter->conversion_factors[UNIT_MG] = 0.000001f;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a0e      	ldr	r2, [pc, #56]	@ (800407c <init_mass_converter+0x74>)
 8004042:	625a      	str	r2, [r3, #36]	@ 0x24
    converter->conversion_factors[UNIT_G] = 0.001f;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a0e      	ldr	r2, [pc, #56]	@ (8004080 <init_mass_converter+0x78>)
 8004048:	629a      	str	r2, [r3, #40]	@ 0x28
    converter->conversion_factors[UNIT_KG] = 1.0f;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004050:	62da      	str	r2, [r3, #44]	@ 0x2c
    converter->conversion_factors[UNIT_TON] = 1000.0f;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a0b      	ldr	r2, [pc, #44]	@ (8004084 <init_mass_converter+0x7c>)
 8004056:	631a      	str	r2, [r3, #48]	@ 0x30
    converter->conversion_factors[UNIT_OZ] = 0.0283495f;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a0b      	ldr	r2, [pc, #44]	@ (8004088 <init_mass_converter+0x80>)
 800405c:	635a      	str	r2, [r3, #52]	@ 0x34
    converter->conversion_factors[UNIT_LB] = 0.453592f;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a0a      	ldr	r2, [pc, #40]	@ (800408c <init_mass_converter+0x84>)
 8004062:	639a      	str	r2, [r3, #56]	@ 0x38

    converter->to_base = NULL;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	358637bd 	.word	0x358637bd
 8004080:	3a83126f 	.word	0x3a83126f
 8004084:	447a0000 	.word	0x447a0000
 8004088:	3ce83d36 	.word	0x3ce83d36
 800408c:	3ee83d36 	.word	0x3ee83d36

08004090 <init_angle_converter>:

static void init_angle_converter(UnitConverter *converter) {
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_ANGLE;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2202      	movs	r2, #2
 800409c:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_RADIAN;  /* Radian is the base unit */
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	220f      	movs	r2, #15
 80040a2:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	e00a      	b.n	80040c0 <init_angle_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4413      	add	r3, r2
 80040b2:	3304      	adds	r3, #4
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	3301      	adds	r3, #1
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2b1a      	cmp	r3, #26
 80040c4:	ddf1      	ble.n	80040aa <init_angle_converter+0x1a>
    }

    /* Set conversion factors for angle units (to convert to radians) */
    converter->conversion_factors[UNIT_DEGREE] = M_PI / 180.0f;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a0a      	ldr	r2, [pc, #40]	@ (80040f4 <init_angle_converter+0x64>)
 80040ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    converter->conversion_factors[UNIT_RADIAN] = 1.0f;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80040d2:	641a      	str	r2, [r3, #64]	@ 0x40
    converter->conversion_factors[UNIT_GRADIAN] = M_PI / 200.0f;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a08      	ldr	r2, [pc, #32]	@ (80040f8 <init_angle_converter+0x68>)
 80040d8:	645a      	str	r2, [r3, #68]	@ 0x44

    converter->to_base = NULL;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80040e6:	bf00      	nop
 80040e8:	3714      	adds	r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	3c8efa35 	.word	0x3c8efa35
 80040f8:	3c80adfd 	.word	0x3c80adfd

080040fc <init_time_converter>:

static void init_time_converter(UnitConverter *converter) {
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TIME;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2203      	movs	r2, #3
 8004108:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_SECOND;  /* Second is the base unit */
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2214      	movs	r2, #20
 800410e:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004110:	2300      	movs	r3, #0
 8004112:	60fb      	str	r3, [r7, #12]
 8004114:	e00a      	b.n	800412c <init_time_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	4413      	add	r3, r2
 800411e:	3304      	adds	r3, #4
 8004120:	f04f 0200 	mov.w	r2, #0
 8004124:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	3301      	adds	r3, #1
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2b1a      	cmp	r3, #26
 8004130:	ddf1      	ble.n	8004116 <init_time_converter+0x1a>
    }

    /* Set conversion factors for time units (to convert to seconds) */
    converter->conversion_factors[UNIT_NANOSECOND] = 1e-9f;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a10      	ldr	r2, [pc, #64]	@ (8004178 <init_time_converter+0x7c>)
 8004136:	649a      	str	r2, [r3, #72]	@ 0x48
    converter->conversion_factors[UNIT_MICROSECOND] = 1e-6f;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a10      	ldr	r2, [pc, #64]	@ (800417c <init_time_converter+0x80>)
 800413c:	64da      	str	r2, [r3, #76]	@ 0x4c
    converter->conversion_factors[UNIT_MILLISECOND] = 1e-3f;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a0f      	ldr	r2, [pc, #60]	@ (8004180 <init_time_converter+0x84>)
 8004142:	651a      	str	r2, [r3, #80]	@ 0x50
    converter->conversion_factors[UNIT_SECOND] = 1.0f;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800414a:	655a      	str	r2, [r3, #84]	@ 0x54
    converter->conversion_factors[UNIT_MINUTE] = 60.0f;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a0d      	ldr	r2, [pc, #52]	@ (8004184 <init_time_converter+0x88>)
 8004150:	659a      	str	r2, [r3, #88]	@ 0x58
    converter->conversion_factors[UNIT_HOUR] = 3600.0f;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a0c      	ldr	r2, [pc, #48]	@ (8004188 <init_time_converter+0x8c>)
 8004156:	65da      	str	r2, [r3, #92]	@ 0x5c
    converter->conversion_factors[UNIT_DAY] = 86400.0f;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a0c      	ldr	r2, [pc, #48]	@ (800418c <init_time_converter+0x90>)
 800415c:	661a      	str	r2, [r3, #96]	@ 0x60

    converter->to_base = NULL;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800416a:	bf00      	nop
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	3089705f 	.word	0x3089705f
 800417c:	358637bd 	.word	0x358637bd
 8004180:	3a83126f 	.word	0x3a83126f
 8004184:	42700000 	.word	0x42700000
 8004188:	45610000 	.word	0x45610000
 800418c:	47a8c000 	.word	0x47a8c000

08004190 <init_temperature_converter>:

static void init_temperature_converter(UnitConverter *converter) {
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TEMPERATURE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2204      	movs	r2, #4
 800419c:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_CELSIUS;  /* Celsius is the base unit */
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2218      	movs	r2, #24
 80041a2:	705a      	strb	r2, [r3, #1]

    /* For temperature, all conversion factors are 0 because we use custom functions */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80041a4:	2300      	movs	r3, #0
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	e00a      	b.n	80041c0 <init_temperature_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	4413      	add	r3, r2
 80041b2:	3304      	adds	r3, #4
 80041b4:	f04f 0200 	mov.w	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	3301      	adds	r3, #1
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b1a      	cmp	r3, #26
 80041c4:	ddf1      	ble.n	80041aa <init_temperature_converter+0x1a>
    }

    /* Set custom conversion functions for temperature */
    converter->to_base = temperature_to_base;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a05      	ldr	r2, [pc, #20]	@ (80041e0 <init_temperature_converter+0x50>)
 80041ca:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = temperature_from_base;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a05      	ldr	r2, [pc, #20]	@ (80041e4 <init_temperature_converter+0x54>)
 80041d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80041d2:	bf00      	nop
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	08003e8d 	.word	0x08003e8d
 80041e4:	08003efd 	.word	0x08003efd

080041e8 <UnitConverter_init>:

/* Initialize the unit converter system */
void UnitConverter_init(UnitConverterSystem *system) {
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
    /* Initialize each unit type converter */
    init_length_converter(&system->converters[UNIT_TYPE_LENGTH]);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff feba 	bl	8003f6c <init_length_converter>
    init_mass_converter(&system->converters[UNIT_TYPE_MASS]);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3378      	adds	r3, #120	@ 0x78
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff ff03 	bl	8004008 <init_mass_converter>
    init_angle_converter(&system->converters[UNIT_TYPE_ANGLE]);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	33f0      	adds	r3, #240	@ 0xf0
 8004206:	4618      	mov	r0, r3
 8004208:	f7ff ff42 	bl	8004090 <init_angle_converter>
    init_time_converter(&system->converters[UNIT_TYPE_TIME]);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff ff72 	bl	80040fc <init_time_converter>
    init_temperature_converter(&system->converters[UNIT_TYPE_TEMPERATURE]);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff ffb6 	bl	8004190 <init_temperature_converter>
}
 8004224:	bf00      	nop
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <UnitConverter_get_unit_type>:

/* Get the unit type for a given unit */
UnitType UnitConverter_get_unit_type(Unit unit) {
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	4603      	mov	r3, r0
 8004234:	71fb      	strb	r3, [r7, #7]
    if (unit < UNIT_COUNT) {
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	2b1a      	cmp	r3, #26
 800423a:	d803      	bhi.n	8004244 <UnitConverter_get_unit_type+0x18>
        return unit_types[unit];
 800423c:	79fb      	ldrb	r3, [r7, #7]
 800423e:	4a05      	ldr	r2, [pc, #20]	@ (8004254 <UnitConverter_get_unit_type+0x28>)
 8004240:	5cd3      	ldrb	r3, [r2, r3]
 8004242:	e000      	b.n	8004246 <UnitConverter_get_unit_type+0x1a>
    }
    return UNIT_TYPE_LENGTH; /* Default to length if invalid */
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20000114 	.word	0x20000114

08004258 <UnitConverter_convert>:

/* Convert a value from one unit to another */
float UnitConverter_convert(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	ed87 0a02 	vstr	s0, [r7, #8]
 8004264:	460b      	mov	r3, r1
 8004266:	71fb      	strb	r3, [r7, #7]
 8004268:	4613      	mov	r3, r2
 800426a:	71bb      	strb	r3, [r7, #6]
    /* Check if units are of the same type */
    UnitType from_type = UnitConverter_get_unit_type(from_unit);
 800426c:	79fb      	ldrb	r3, [r7, #7]
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff ffdc 	bl	800422c <UnitConverter_get_unit_type>
 8004274:	4603      	mov	r3, r0
 8004276:	76fb      	strb	r3, [r7, #27]
    UnitType to_type = UnitConverter_get_unit_type(to_unit);
 8004278:	79bb      	ldrb	r3, [r7, #6]
 800427a:	4618      	mov	r0, r3
 800427c:	f7ff ffd6 	bl	800422c <UnitConverter_get_unit_type>
 8004280:	4603      	mov	r3, r0
 8004282:	76bb      	strb	r3, [r7, #26]

    if (from_type != to_type) {
 8004284:	7efa      	ldrb	r2, [r7, #27]
 8004286:	7ebb      	ldrb	r3, [r7, #26]
 8004288:	429a      	cmp	r2, r3
 800428a:	d002      	beq.n	8004292 <UnitConverter_convert+0x3a>
        /* Cannot convert between different unit types */
        return value;
 800428c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004290:	e03b      	b.n	800430a <UnitConverter_convert+0xb2>
    }

    /* Get the appropriate converter */
    UnitConverter *converter = &system->converters[from_type];
 8004292:	7efa      	ldrb	r2, [r7, #27]
 8004294:	4613      	mov	r3, r2
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	1a9b      	subs	r3, r3, r2
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	4413      	add	r3, r2
 80042a0:	617b      	str	r3, [r7, #20]

    /* Convert to base unit */
    float base_value;
    if (converter->to_base) {
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d009      	beq.n	80042be <UnitConverter_convert+0x66>
        /* Use custom function if available */
        base_value = converter->to_base(value, from_unit);
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ae:	79fa      	ldrb	r2, [r7, #7]
 80042b0:	4610      	mov	r0, r2
 80042b2:	ed97 0a02 	vldr	s0, [r7, #8]
 80042b6:	4798      	blx	r3
 80042b8:	ed87 0a07 	vstr	s0, [r7, #28]
 80042bc:	e00c      	b.n	80042d8 <UnitConverter_convert+0x80>
    } else {
        /* Use conversion factor */
        base_value = value * converter->conversion_factors[from_unit];
 80042be:	79fb      	ldrb	r3, [r7, #7]
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4413      	add	r3, r2
 80042c6:	3304      	adds	r3, #4
 80042c8:	edd3 7a00 	vldr	s15, [r3]
 80042cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80042d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042d4:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* Convert from base unit to target unit */
    if (converter->from_base) {
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d009      	beq.n	80042f4 <UnitConverter_convert+0x9c>
        /* Use custom function if available */
        return converter->from_base(base_value, to_unit);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042e4:	79ba      	ldrb	r2, [r7, #6]
 80042e6:	4610      	mov	r0, r2
 80042e8:	ed97 0a07 	vldr	s0, [r7, #28]
 80042ec:	4798      	blx	r3
 80042ee:	eef0 7a40 	vmov.f32	s15, s0
 80042f2:	e00a      	b.n	800430a <UnitConverter_convert+0xb2>
    } else {
        /* Use conversion factor */
        return base_value / converter->conversion_factors[to_unit];
 80042f4:	79bb      	ldrb	r3, [r7, #6]
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4413      	add	r3, r2
 80042fc:	3304      	adds	r3, #4
 80042fe:	ed93 7a00 	vldr	s14, [r3]
 8004302:	edd7 6a07 	vldr	s13, [r7, #28]
 8004306:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 800430a:	eeb0 0a67 	vmov.f32	s0, s15
 800430e:	3720      	adds	r7, #32
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <UnitConverter_angle>:
        return UnitConverter_convert(system, value, from_unit, to_unit);
    }
    return value;
}

float UnitConverter_angle(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004320:	460b      	mov	r3, r1
 8004322:	71fb      	strb	r3, [r7, #7]
 8004324:	4613      	mov	r3, r2
 8004326:	71bb      	strb	r3, [r7, #6]
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff ff7e 	bl	800422c <UnitConverter_get_unit_type>
 8004330:	4603      	mov	r3, r0
 8004332:	2b02      	cmp	r3, #2
 8004334:	d111      	bne.n	800435a <UnitConverter_angle+0x46>
        UnitConverter_get_unit_type(to_unit) == UNIT_TYPE_ANGLE) {
 8004336:	79bb      	ldrb	r3, [r7, #6]
 8004338:	4618      	mov	r0, r3
 800433a:	f7ff ff77 	bl	800422c <UnitConverter_get_unit_type>
 800433e:	4603      	mov	r3, r0
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004340:	2b02      	cmp	r3, #2
 8004342:	d10a      	bne.n	800435a <UnitConverter_angle+0x46>
        return UnitConverter_convert(system, value, from_unit, to_unit);
 8004344:	79ba      	ldrb	r2, [r7, #6]
 8004346:	79fb      	ldrb	r3, [r7, #7]
 8004348:	4619      	mov	r1, r3
 800434a:	ed97 0a02 	vldr	s0, [r7, #8]
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f7ff ff82 	bl	8004258 <UnitConverter_convert>
 8004354:	eef0 7a40 	vmov.f32	s15, s0
 8004358:	e001      	b.n	800435e <UnitConverter_angle+0x4a>
    }
    return value;
 800435a:	edd7 7a02 	vldr	s15, [r7, #8]
}
 800435e:	eeb0 0a67 	vmov.f32	s0, s15
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b08c      	sub	sp, #48	@ 0x30
 800436c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800436e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004372:	2200      	movs	r2, #0
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	605a      	str	r2, [r3, #4]
 8004378:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800437a:	1d3b      	adds	r3, r7, #4
 800437c:	2220      	movs	r2, #32
 800437e:	2100      	movs	r1, #0
 8004380:	4618      	mov	r0, r3
 8004382:	f00b f8cd 	bl	800f520 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004386:	4b39      	ldr	r3, [pc, #228]	@ (800446c <MX_ADC1_Init+0x104>)
 8004388:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800438c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800438e:	4b37      	ldr	r3, [pc, #220]	@ (800446c <MX_ADC1_Init+0x104>)
 8004390:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004394:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004396:	4b35      	ldr	r3, [pc, #212]	@ (800446c <MX_ADC1_Init+0x104>)
 8004398:	2200      	movs	r2, #0
 800439a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800439c:	4b33      	ldr	r3, [pc, #204]	@ (800446c <MX_ADC1_Init+0x104>)
 800439e:	2200      	movs	r2, #0
 80043a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80043a2:	4b32      	ldr	r3, [pc, #200]	@ (800446c <MX_ADC1_Init+0x104>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80043a8:	4b30      	ldr	r3, [pc, #192]	@ (800446c <MX_ADC1_Init+0x104>)
 80043aa:	2201      	movs	r2, #1
 80043ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043ae:	4b2f      	ldr	r3, [pc, #188]	@ (800446c <MX_ADC1_Init+0x104>)
 80043b0:	2204      	movs	r2, #4
 80043b2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80043b4:	4b2d      	ldr	r3, [pc, #180]	@ (800446c <MX_ADC1_Init+0x104>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80043ba:	4b2c      	ldr	r3, [pc, #176]	@ (800446c <MX_ADC1_Init+0x104>)
 80043bc:	2201      	movs	r2, #1
 80043be:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80043c0:	4b2a      	ldr	r3, [pc, #168]	@ (800446c <MX_ADC1_Init+0x104>)
 80043c2:	2202      	movs	r2, #2
 80043c4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80043c6:	4b29      	ldr	r3, [pc, #164]	@ (800446c <MX_ADC1_Init+0x104>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043ce:	4b27      	ldr	r3, [pc, #156]	@ (800446c <MX_ADC1_Init+0x104>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80043d4:	4b25      	ldr	r3, [pc, #148]	@ (800446c <MX_ADC1_Init+0x104>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80043da:	4b24      	ldr	r3, [pc, #144]	@ (800446c <MX_ADC1_Init+0x104>)
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80043e2:	4b22      	ldr	r3, [pc, #136]	@ (800446c <MX_ADC1_Init+0x104>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80043e8:	4b20      	ldr	r3, [pc, #128]	@ (800446c <MX_ADC1_Init+0x104>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80043f0:	481e      	ldr	r0, [pc, #120]	@ (800446c <MX_ADC1_Init+0x104>)
 80043f2:	f003 fb6b 	bl	8007acc <HAL_ADC_Init>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80043fc:	f001 fbd6 	bl	8005bac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004400:	2300      	movs	r3, #0
 8004402:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004404:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004408:	4619      	mov	r1, r3
 800440a:	4818      	ldr	r0, [pc, #96]	@ (800446c <MX_ADC1_Init+0x104>)
 800440c:	f004 fc8a 	bl	8008d24 <HAL_ADCEx_MultiModeConfigChannel>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004416:	f001 fbc9 	bl	8005bac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800441a:	4b15      	ldr	r3, [pc, #84]	@ (8004470 <MX_ADC1_Init+0x108>)
 800441c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800441e:	2306      	movs	r3, #6
 8004420:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8004422:	2307      	movs	r3, #7
 8004424:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004426:	237f      	movs	r3, #127	@ 0x7f
 8004428:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800442a:	2304      	movs	r3, #4
 800442c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800442e:	2300      	movs	r3, #0
 8004430:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004432:	1d3b      	adds	r3, r7, #4
 8004434:	4619      	mov	r1, r3
 8004436:	480d      	ldr	r0, [pc, #52]	@ (800446c <MX_ADC1_Init+0x104>)
 8004438:	f003 fdf6 	bl	8008028 <HAL_ADC_ConfigChannel>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004442:	f001 fbb3 	bl	8005bac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004446:	4b0b      	ldr	r3, [pc, #44]	@ (8004474 <MX_ADC1_Init+0x10c>)
 8004448:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800444a:	230c      	movs	r3, #12
 800444c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800444e:	1d3b      	adds	r3, r7, #4
 8004450:	4619      	mov	r1, r3
 8004452:	4806      	ldr	r0, [pc, #24]	@ (800446c <MX_ADC1_Init+0x104>)
 8004454:	f003 fde8 	bl	8008028 <HAL_ADC_ConfigChannel>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800445e:	f001 fba5 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004462:	bf00      	nop
 8004464:	3730      	adds	r7, #48	@ 0x30
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	200001b0 	.word	0x200001b0
 8004470:	19200040 	.word	0x19200040
 8004474:	1d500080 	.word	0x1d500080

08004478 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b09e      	sub	sp, #120	@ 0x78
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004480:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	609a      	str	r2, [r3, #8]
 800448c:	60da      	str	r2, [r3, #12]
 800448e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004490:	f107 0310 	add.w	r3, r7, #16
 8004494:	2254      	movs	r2, #84	@ 0x54
 8004496:	2100      	movs	r1, #0
 8004498:	4618      	mov	r0, r3
 800449a:	f00b f841 	bl	800f520 <memset>
  if(adcHandle->Instance==ADC1)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044a6:	d15e      	bne.n	8004566 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80044a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044ac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80044ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80044b2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044b4:	f107 0310 	add.w	r3, r7, #16
 80044b8:	4618      	mov	r0, r3
 80044ba:	f006 f929 	bl	800a710 <HAL_RCCEx_PeriphCLKConfig>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80044c4:	f001 fb72 	bl	8005bac <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80044c8:	4b29      	ldr	r3, [pc, #164]	@ (8004570 <HAL_ADC_MspInit+0xf8>)
 80044ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044cc:	4a28      	ldr	r2, [pc, #160]	@ (8004570 <HAL_ADC_MspInit+0xf8>)
 80044ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80044d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044d4:	4b26      	ldr	r3, [pc, #152]	@ (8004570 <HAL_ADC_MspInit+0xf8>)
 80044d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044e0:	4b23      	ldr	r3, [pc, #140]	@ (8004570 <HAL_ADC_MspInit+0xf8>)
 80044e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044e4:	4a22      	ldr	r2, [pc, #136]	@ (8004570 <HAL_ADC_MspInit+0xf8>)
 80044e6:	f043 0304 	orr.w	r3, r3, #4
 80044ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044ec:	4b20      	ldr	r3, [pc, #128]	@ (8004570 <HAL_ADC_MspInit+0xf8>)
 80044ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80044f8:	2303      	movs	r3, #3
 80044fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044fc:	2303      	movs	r3, #3
 80044fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004500:	2300      	movs	r3, #0
 8004502:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004504:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004508:	4619      	mov	r1, r3
 800450a:	481a      	ldr	r0, [pc, #104]	@ (8004574 <HAL_ADC_MspInit+0xfc>)
 800450c:	f005 f954 	bl	80097b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004510:	4b19      	ldr	r3, [pc, #100]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004512:	4a1a      	ldr	r2, [pc, #104]	@ (800457c <HAL_ADC_MspInit+0x104>)
 8004514:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004516:	4b18      	ldr	r3, [pc, #96]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004518:	2205      	movs	r2, #5
 800451a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800451c:	4b16      	ldr	r3, [pc, #88]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 800451e:	2200      	movs	r2, #0
 8004520:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004522:	4b15      	ldr	r3, [pc, #84]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004524:	2200      	movs	r2, #0
 8004526:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004528:	4b13      	ldr	r3, [pc, #76]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 800452a:	2280      	movs	r2, #128	@ 0x80
 800452c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800452e:	4b12      	ldr	r3, [pc, #72]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004530:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004534:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004536:	4b10      	ldr	r3, [pc, #64]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004538:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800453c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800453e:	4b0e      	ldr	r3, [pc, #56]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004540:	2220      	movs	r2, #32
 8004542:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004544:	4b0c      	ldr	r3, [pc, #48]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004546:	2200      	movs	r2, #0
 8004548:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800454a:	480b      	ldr	r0, [pc, #44]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 800454c:	f004 fe02 	bl	8009154 <HAL_DMA_Init>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8004556:	f001 fb29 	bl	8005bac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a06      	ldr	r2, [pc, #24]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 800455e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004560:	4a05      	ldr	r2, [pc, #20]	@ (8004578 <HAL_ADC_MspInit+0x100>)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004566:	bf00      	nop
 8004568:	3778      	adds	r7, #120	@ 0x78
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	40021000 	.word	0x40021000
 8004574:	48000800 	.word	0x48000800
 8004578:	2000021c 	.word	0x2000021c
 800457c:	40020008 	.word	0x40020008

08004580 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004586:	4b22      	ldr	r3, [pc, #136]	@ (8004610 <MX_DMA_Init+0x90>)
 8004588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800458a:	4a21      	ldr	r2, [pc, #132]	@ (8004610 <MX_DMA_Init+0x90>)
 800458c:	f043 0304 	orr.w	r3, r3, #4
 8004590:	6493      	str	r3, [r2, #72]	@ 0x48
 8004592:	4b1f      	ldr	r3, [pc, #124]	@ (8004610 <MX_DMA_Init+0x90>)
 8004594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	607b      	str	r3, [r7, #4]
 800459c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800459e:	4b1c      	ldr	r3, [pc, #112]	@ (8004610 <MX_DMA_Init+0x90>)
 80045a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045a2:	4a1b      	ldr	r2, [pc, #108]	@ (8004610 <MX_DMA_Init+0x90>)
 80045a4:	f043 0301 	orr.w	r3, r3, #1
 80045a8:	6493      	str	r3, [r2, #72]	@ 0x48
 80045aa:	4b19      	ldr	r3, [pc, #100]	@ (8004610 <MX_DMA_Init+0x90>)
 80045ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	603b      	str	r3, [r7, #0]
 80045b4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80045b6:	2200      	movs	r2, #0
 80045b8:	2100      	movs	r1, #0
 80045ba:	200b      	movs	r0, #11
 80045bc:	f004 fd95 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80045c0:	200b      	movs	r0, #11
 80045c2:	f004 fdac 	bl	800911e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80045c6:	2200      	movs	r2, #0
 80045c8:	2100      	movs	r1, #0
 80045ca:	200c      	movs	r0, #12
 80045cc:	f004 fd8d 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80045d0:	200c      	movs	r0, #12
 80045d2:	f004 fda4 	bl	800911e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80045d6:	2200      	movs	r2, #0
 80045d8:	2100      	movs	r1, #0
 80045da:	200d      	movs	r0, #13
 80045dc:	f004 fd85 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80045e0:	200d      	movs	r0, #13
 80045e2:	f004 fd9c 	bl	800911e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80045e6:	2200      	movs	r2, #0
 80045e8:	2100      	movs	r1, #0
 80045ea:	200e      	movs	r0, #14
 80045ec:	f004 fd7d 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80045f0:	200e      	movs	r0, #14
 80045f2:	f004 fd94 	bl	800911e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80045f6:	2200      	movs	r2, #0
 80045f8:	2100      	movs	r1, #0
 80045fa:	200f      	movs	r0, #15
 80045fc:	f004 fd75 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004600:	200f      	movs	r0, #15
 8004602:	f004 fd8c 	bl	800911e <HAL_NVIC_EnableIRQ>

}
 8004606:	bf00      	nop
 8004608:	3708      	adds	r7, #8
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	40021000 	.word	0x40021000

08004614 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	@ 0x28
 8004618:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461a:	f107 0314 	add.w	r3, r7, #20
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	605a      	str	r2, [r3, #4]
 8004624:	609a      	str	r2, [r3, #8]
 8004626:	60da      	str	r2, [r3, #12]
 8004628:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800462a:	4b67      	ldr	r3, [pc, #412]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 800462c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800462e:	4a66      	ldr	r2, [pc, #408]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004630:	f043 0304 	orr.w	r3, r3, #4
 8004634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004636:	4b64      	ldr	r3, [pc, #400]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800463a:	f003 0304 	and.w	r3, r3, #4
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004642:	4b61      	ldr	r3, [pc, #388]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004646:	4a60      	ldr	r2, [pc, #384]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004648:	f043 0320 	orr.w	r3, r3, #32
 800464c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800464e:	4b5e      	ldr	r3, [pc, #376]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004652:	f003 0320 	and.w	r3, r3, #32
 8004656:	60fb      	str	r3, [r7, #12]
 8004658:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800465a:	4b5b      	ldr	r3, [pc, #364]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 800465c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800465e:	4a5a      	ldr	r2, [pc, #360]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004660:	f043 0301 	orr.w	r3, r3, #1
 8004664:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004666:	4b58      	ldr	r3, [pc, #352]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	60bb      	str	r3, [r7, #8]
 8004670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004672:	4b55      	ldr	r3, [pc, #340]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004676:	4a54      	ldr	r2, [pc, #336]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004678:	f043 0302 	orr.w	r3, r3, #2
 800467c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800467e:	4b52      	ldr	r3, [pc, #328]	@ (80047c8 <MX_GPIO_Init+0x1b4>)
 8004680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	607b      	str	r3, [r7, #4]
 8004688:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 800468a:	2200      	movs	r2, #0
 800468c:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8004690:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004694:	f005 fa2a 	bl	8009aec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8004698:	2200      	movs	r2, #0
 800469a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800469e:	484b      	ldr	r0, [pc, #300]	@ (80047cc <MX_GPIO_Init+0x1b8>)
 80046a0:	f005 fa24 	bl	8009aec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80046a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80046aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80046ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b0:	2300      	movs	r3, #0
 80046b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80046b4:	f107 0314 	add.w	r3, r7, #20
 80046b8:	4619      	mov	r1, r3
 80046ba:	4844      	ldr	r0, [pc, #272]	@ (80047cc <MX_GPIO_Init+0x1b8>)
 80046bc:	f005 f87c 	bl	80097b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 80046c0:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 80046c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046c6:	2301      	movs	r3, #1
 80046c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ce:	2300      	movs	r3, #0
 80046d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046d2:	f107 0314 	add.w	r3, r7, #20
 80046d6:	4619      	mov	r1, r3
 80046d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046dc:	f005 f86c 	bl	80097b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_PHOTO_Pin LOWER_PHOTO_Pin EMER_Pin */
  GPIO_InitStruct.Pin = UPPER_PHOTO_Pin|LOWER_PHOTO_Pin|EMER_Pin;
 80046e0:	f241 0311 	movw	r3, #4113	@ 0x1011
 80046e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80046e6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80046ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ec:	2300      	movs	r3, #0
 80046ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046f0:	f107 0314 	add.w	r3, r7, #20
 80046f4:	4619      	mov	r1, r3
 80046f6:	4836      	ldr	r0, [pc, #216]	@ (80047d0 <MX_GPIO_Init+0x1bc>)
 80046f8:	f005 f85e 	bl	80097b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_LIM_Pin UPPER_LIM_Pin */
  GPIO_InitStruct.Pin = LOWER_LIM_Pin|UPPER_LIM_Pin;
 80046fc:	2306      	movs	r3, #6
 80046fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004700:	2300      	movs	r3, #0
 8004702:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004704:	2302      	movs	r3, #2
 8004706:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004708:	f107 0314 	add.w	r3, r7, #20
 800470c:	4619      	mov	r1, r3
 800470e:	4830      	ldr	r0, [pc, #192]	@ (80047d0 <MX_GPIO_Init+0x1bc>)
 8004710:	f005 f852 	bl	80097b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004714:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800471a:	2301      	movs	r3, #1
 800471c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800471e:	2300      	movs	r3, #0
 8004720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004722:	2300      	movs	r3, #0
 8004724:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004726:	f107 0314 	add.w	r3, r7, #20
 800472a:	4619      	mov	r1, r3
 800472c:	4827      	ldr	r0, [pc, #156]	@ (80047cc <MX_GPIO_Init+0x1b8>)
 800472e:	f005 f843 	bl	80097b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : J3_Pin J4_Pin J2_Pin */
  GPIO_InitStruct.Pin = J3_Pin|J4_Pin|J2_Pin;
 8004732:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004738:	2300      	movs	r3, #0
 800473a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800473c:	2300      	movs	r3, #0
 800473e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004740:	f107 0314 	add.w	r3, r7, #20
 8004744:	4619      	mov	r1, r3
 8004746:	4821      	ldr	r0, [pc, #132]	@ (80047cc <MX_GPIO_Init+0x1b8>)
 8004748:	f005 f836 	bl	80097b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PROX_Pin */
  GPIO_InitStruct.Pin = PROX_Pin;
 800474c:	2340      	movs	r3, #64	@ 0x40
 800474e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004750:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004756:	2301      	movs	r3, #1
 8004758:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PROX_GPIO_Port, &GPIO_InitStruct);
 800475a:	f107 0314 	add.w	r3, r7, #20
 800475e:	4619      	mov	r1, r3
 8004760:	481b      	ldr	r0, [pc, #108]	@ (80047d0 <MX_GPIO_Init+0x1bc>)
 8004762:	f005 f829 	bl	80097b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : J1_Pin */
  GPIO_InitStruct.Pin = J1_Pin;
 8004766:	2380      	movs	r3, #128	@ 0x80
 8004768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800476a:	2300      	movs	r3, #0
 800476c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(J1_GPIO_Port, &GPIO_InitStruct);
 8004772:	f107 0314 	add.w	r3, r7, #20
 8004776:	4619      	mov	r1, r3
 8004778:	4815      	ldr	r0, [pc, #84]	@ (80047d0 <MX_GPIO_Init+0x1bc>)
 800477a:	f005 f81d 	bl	80097b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800477e:	2200      	movs	r2, #0
 8004780:	2100      	movs	r1, #0
 8004782:	2006      	movs	r0, #6
 8004784:	f004 fcb1 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004788:	2006      	movs	r0, #6
 800478a:	f004 fcc8 	bl	800911e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800478e:	2200      	movs	r2, #0
 8004790:	2100      	movs	r1, #0
 8004792:	200a      	movs	r0, #10
 8004794:	f004 fca9 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004798:	200a      	movs	r0, #10
 800479a:	f004 fcc0 	bl	800911e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800479e:	2200      	movs	r2, #0
 80047a0:	2100      	movs	r1, #0
 80047a2:	2017      	movs	r0, #23
 80047a4:	f004 fca1 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80047a8:	2017      	movs	r0, #23
 80047aa:	f004 fcb8 	bl	800911e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80047ae:	2200      	movs	r2, #0
 80047b0:	2100      	movs	r1, #0
 80047b2:	2028      	movs	r0, #40	@ 0x28
 80047b4:	f004 fc99 	bl	80090ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80047b8:	2028      	movs	r0, #40	@ 0x28
 80047ba:	f004 fcb0 	bl	800911e <HAL_NVIC_EnableIRQ>

}
 80047be:	bf00      	nop
 80047c0:	3728      	adds	r7, #40	@ 0x28
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40021000 	.word	0x40021000
 80047cc:	48000800 	.word	0x48000800
 80047d0:	48000400 	.word	0x48000400

080047d4 <SteadyStateKalmanFilter>:
//arm_matrix_instance_f32 R_matrix;
//arm_matrix_instance_f32 Z_matrix;
//arm_matrix_instance_f32 Velocity_matrix;


float SteadyStateKalmanFilter(KalmanFilter* filter, float32_t Vin,float32_t Velocity){
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b096      	sub	sp, #88	@ 0x58
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80047e0:	edc7 0a01 	vstr	s1, [r7, #4]
	  arm_mat_init_f32(&filter->Velocity_matrix, 1, 1,(float32_t*) &Velocity);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 80047ea:	1d3b      	adds	r3, r7, #4
 80047ec:	2201      	movs	r2, #1
 80047ee:	2101      	movs	r1, #1
 80047f0:	f00a f925 	bl	800ea3e <arm_mat_init_f32>
	  arm_mat_trans_f32(&filter->A_matrix, &filter->A_transpose_matrix);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f503 722d 	add.w	r2, r3, #692	@ 0x2b4
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 8004800:	4619      	mov	r1, r3
 8004802:	4610      	mov	r0, r2
 8004804:	f00a fd95 	bl	800f332 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->C_matrix, &filter->C_transpose_matrix);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f503 7235 	add.w	r2, r3, #724	@ 0x2d4
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 8004814:	4619      	mov	r1, r3
 8004816:	4610      	mov	r0, r2
 8004818:	f00a fd8b 	bl	800f332 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->G_matrix, &filter->G_transpose_matrix);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f503 7239 	add.w	r2, r3, #740	@ 0x2e4
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 8004828:	4619      	mov	r1, r3
 800482a:	4610      	mov	r0, r2
 800482c:	f00a fd81 	bl	800f332 <arm_mat_trans_f32>
	  // Compute Xk = Ax + Bu
	  arm_mat_scale_f32(&filter->B_matrix, Vin, &filter->Bu_matrix); 		   				// Bu
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f503 7233 	add.w	r2, r3, #716	@ 0x2cc
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 800483c:	4619      	mov	r1, r3
 800483e:	ed97 0a02 	vldr	s0, [r7, #8]
 8004842:	4610      	mov	r0, r2
 8004844:	f00a fd04 	bl	800f250 <arm_mat_scale_f32>
	  arm_mat_mult_f32(&filter->A_matrix, &filter->X_k_matrix, &filter->Ax_matrix);  		   		// Ax
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800485a:	461a      	mov	r2, r3
 800485c:	f00a fc7e 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->Ax_matrix, &filter->Bu_matrix, &filter->X_k_matrix); 		   		// Xk = Ax + Bu
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f503 7143 	add.w	r1, r3, #780	@ 0x30c
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 8004872:	461a      	mov	r2, r3
 8004874:	f00a f8a8 	bl	800e9c8 <arm_mat_add_f32>

	  // Compute (A * P_pk * A^T + G * Q * G^T)
	  arm_mat_mult_f32(&filter->A_matrix, &filter->P_k_matrix, &filter->P_k_matrix);  		   		// Pk = A * P_pk
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 800488a:	461a      	mov	r2, r3
 800488c:	f00a fc66 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->A_transpose_matrix, &filter->P_k_matrix); 		// Pk = A * P_pk * A^T
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f503 712f 	add.w	r1, r3, #700	@ 0x2bc
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 80048a2:	461a      	mov	r2, r3
 80048a4:	f00a fc5a 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->G_matrix, &filter->G_transpose_matrix, &filter->GGT_matrix);        // G * G^T
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f503 713b 	add.w	r1, r3, #748	@ 0x2ec
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f503 733f 	add.w	r3, r3, #764	@ 0x2fc
 80048ba:	461a      	mov	r2, r3
 80048bc:	f00a fc4e 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_scale_f32(&filter->GGT_matrix, filter->Q, &filter->GQGT_matrix); 				   	   	// G * Q
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f503 723f 	add.w	r2, r3, #764	@ 0x2fc
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80048d2:	4619      	mov	r1, r3
 80048d4:	eeb0 0a67 	vmov.f32	s0, s15
 80048d8:	4610      	mov	r0, r2
 80048da:	f00a fcb9 	bl	800f250 <arm_mat_scale_f32>
	  arm_mat_add_f32(&filter->P_k_matrix, &filter->GQGT_matrix, &filter->P_k_matrix); 	       		// A * P_pk * A^T + G * Q * G^T
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f503 7141 	add.w	r1, r3, #772	@ 0x304
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 80048f0:	461a      	mov	r2, r3
 80048f2:	f00a f869 	bl	800e9c8 <arm_mat_add_f32>

	  // Compute (C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->C_matrix, &filter->P_k_matrix, &filter->CP_matrix);			     // C * Pk
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 8004908:	461a      	mov	r2, r3
 800490a:	f00a fc27 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->CP_matrix, &filter->C_transpose_matrix, &filter->CPCT_matrix);   // C * Pk * C^T
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8004920:	461a      	mov	r2, r3
 8004922:	f00a fc1b 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->CPCT_matrix, &filter->R_matrix, &filter->CPCTR_matrix);			 // C * P_k * C^T + R
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f503 7159 	add.w	r1, r3, #868	@ 0x364
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8004938:	461a      	mov	r2, r3
 800493a:	f00a f845 	bl	800e9c8 <arm_mat_add_f32>

	  // Compute inverse of (C * P_k * C^T + R)
	  arm_mat_inverse_f32(&filter->CPCTR_matrix, &filter->CPCTRinv_matrix);					 // inverse of (C * P_k * C^T + R)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f503 724b 	add.w	r2, r3, #812	@ 0x32c
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 800494a:	4619      	mov	r1, r3
 800494c:	4610      	mov	r0, r2
 800494e:	f00a f88e 	bl	800ea6e <arm_mat_inverse_f32>

	  // Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->C_transpose_matrix, &filter->PCT_matrix); 		 // P_k * C^T
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8004964:	461a      	mov	r2, r3
 8004966:	f00a fbf9 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->PCT_matrix, &filter->CPCTRinv_matrix, &filter->K_matrix);  			 // P_k * C^T * inv(C * P_k * C^T + R)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f503 7151 	add.w	r1, r3, #836	@ 0x344
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 800497c:	461a      	mov	r2, r3
 800497e:	f00a fbed 	bl	800f15c <arm_mat_mult_f32>

	  // Computation of the estimated state
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Cx_matrix);				 // C * X_k
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 8004994:	461a      	mov	r2, r3
 8004996:	f00a fbe1 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->Velocity_matrix,  &filter->Cx_matrix, &filter->yCx_matrix);			  // y - ( C * X_k )
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f503 7153 	add.w	r1, r3, #844	@ 0x34c
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 80049ac:	461a      	mov	r2, r3
 80049ae:	f00a fc85 	bl	800f2bc <arm_mat_sub_f32>
	  arm_mat_mult_f32(&filter->K_matrix, &filter->yCx_matrix, &filter->KyCx_matrix);		     // K( y - ( C * X_k ) )
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f503 7155 	add.w	r1, r3, #852	@ 0x354
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f503 7357 	add.w	r3, r3, #860	@ 0x35c
 80049c4:	461a      	mov	r2, r3
 80049c6:	f00a fbc9 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->X_k_matrix, &filter->KyCx_matrix, &filter->X_k_matrix);		 	 // X_k + K( y - ( C * X_k ) )
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f503 7157 	add.w	r1, r3, #860	@ 0x35c
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 80049dc:	461a      	mov	r2, r3
 80049de:	f009 fff3 	bl	800e9c8 <arm_mat_add_f32>

	  // Computation of the estimated output
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Output_matrix);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f503 733d 	add.w	r3, r3, #756	@ 0x2f4
 80049f4:	461a      	mov	r2, r3
 80049f6:	f00a fbb1 	bl	800f15c <arm_mat_mult_f32>

	  // Computation of the state covariance error
	  arm_matrix_instance_f32 temp_matrix4;
	  float32_t temp_data4[16];
	  arm_mat_init_f32(&temp_matrix4, 4, 4,(float32_t*) &temp_data4);
 80049fa:	f107 0310 	add.w	r3, r7, #16
 80049fe:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8004a02:	2204      	movs	r2, #4
 8004a04:	2104      	movs	r1, #4
 8004a06:	f00a f81a 	bl	800ea3e <arm_mat_init_f32>

	  arm_mat_mult_f32(&filter->K_matrix, &filter->C_matrix, &temp_matrix4);				// K * C
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f503 7335 	add.w	r3, r3, #724	@ 0x2d4
 8004a16:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	f00a fb9e 	bl	800f15c <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->eye_matrix, &temp_matrix4, &temp_matrix4);			// (I - (K * C))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 8004a26:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8004a2a:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f00a fc44 	bl	800f2bc <arm_mat_sub_f32>
	  arm_mat_mult_f32(&temp_matrix4, &filter->P_k_matrix, &filter->P_k_matrix);			// (I - (K * C)) * P_k
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f503 722b 	add.w	r2, r3, #684	@ 0x2ac
 8004a40:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8004a44:	4618      	mov	r0, r3
 8004a46:	f00a fb89 	bl	800f15c <arm_mat_mult_f32>
	  filter->Kalman_Speed = filter->X_k[1];
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
	  return  filter->Kalman_Speed;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004a5a:	ee07 3a90 	vmov	s15, r3
}
 8004a5e:	eeb0 0a67 	vmov.f32	s0, s15
 8004a62:	3758      	adds	r7, #88	@ 0x58
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <Kalman_Start>:

void Kalman_Start(KalmanFilter* filter, float32_t* A_matrix, float32_t* B_matrix, float32_t Q, float32_t R){
 8004a68:	b5b0      	push	{r4, r5, r7, lr}
 8004a6a:	b0a4      	sub	sp, #144	@ 0x90
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6178      	str	r0, [r7, #20]
 8004a70:	6139      	str	r1, [r7, #16]
 8004a72:	60fa      	str	r2, [r7, #12]
 8004a74:	ed87 0a02 	vstr	s0, [r7, #8]
 8004a78:	edc7 0a01 	vstr	s1, [r7, #4]
	filter->Q = Q; //1.0
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	filter->R[0] = R; //0.05
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	float32_t c[4] = {1.0f, 0.0f, 0.0f, 0.0f};
 8004a8c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004a90:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a92:	f04f 0300 	mov.w	r3, #0
 8004a96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a9a:	f04f 0300 	mov.w	r3, #0
 8004a9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004aa2:	f04f 0300 	mov.w	r3, #0
 8004aa6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	float32_t g[4] = {0.0f,
 8004aaa:	f04f 0300 	mov.w	r3, #0
 8004aae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ab0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004ab4:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ab6:	f04f 0300 	mov.w	r3, #0
 8004aba:	677b      	str	r3, [r7, #116]	@ 0x74
 8004abc:	f04f 0300 	mov.w	r3, #0
 8004ac0:	67bb      	str	r3, [r7, #120]	@ 0x78
					  1.0f,
					  0.0f,
					  0.0f};

	float32_t iden[16] = {1.0f, 0.0f, 0.0f, 0.0f,
 8004ac2:	4bc6      	ldr	r3, [pc, #792]	@ (8004ddc <Kalman_Start+0x374>)
 8004ac4:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8004ac8:	461d      	mov	r5, r3
 8004aca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004acc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ace:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ad0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ad2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ad4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ad6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004ada:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	 0.0f, 1.0f, 0.0f, 0.0f,
					 0.0f, 0.0f, 1.0f, 0.0f,
					 0.0f, 0.0f, 0.0f, 1.0f,};

	float32_t x_k[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8004ade:	f107 031c 	add.w	r3, r7, #28
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	605a      	str	r2, [r3, #4]
 8004ae8:	609a      	str	r2, [r3, #8]
 8004aea:	60da      	str	r2, [r3, #12]

	filter->Es_velocity[1] = 0.0f;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f04f 0200 	mov.w	r2, #0
 8004af2:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

	int i;
	for(i=0;i<16;i++)
 8004af6:	2300      	movs	r3, #0
 8004af8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004afc:	e028      	b.n	8004b50 <Kalman_Start+0xe8>
	{
		filter->A[i] = A_matrix[i];
 8004afe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	4413      	add	r3, r2
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	6979      	ldr	r1, [r7, #20]
 8004b0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b10:	3314      	adds	r3, #20
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	601a      	str	r2, [r3, #0]
		filter->eye[i] = iden[i];
 8004b18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	3390      	adds	r3, #144	@ 0x90
 8004b20:	443b      	add	r3, r7
 8004b22:	3b64      	subs	r3, #100	@ 0x64
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	6979      	ldr	r1, [r7, #20]
 8004b28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b2c:	3398      	adds	r3, #152	@ 0x98
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	440b      	add	r3, r1
 8004b32:	601a      	str	r2, [r3, #0]
		filter->P_k[i] = 0.0f;
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	f04f 0200 	mov.w	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
	for(i=0;i<16;i++)
 8004b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004b50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b54:	2b0f      	cmp	r3, #15
 8004b56:	ddd2      	ble.n	8004afe <Kalman_Start+0x96>
	}

	for(i=0;i<4;i++)
 8004b58:	2300      	movs	r3, #0
 8004b5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004b5e:	e03a      	b.n	8004bd6 <Kalman_Start+0x16e>
	{
		filter->X_k[i] = x_k[i];
 8004b60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	3390      	adds	r3, #144	@ 0x90
 8004b68:	443b      	add	r3, r7
 8004b6a:	3b74      	subs	r3, #116	@ 0x74
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	6979      	ldr	r1, [r7, #20]
 8004b70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	440b      	add	r3, r1
 8004b78:	601a      	str	r2, [r3, #0]
		filter->B[i] = B_matrix[i];
 8004b7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	4413      	add	r3, r2
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	6979      	ldr	r1, [r7, #20]
 8004b88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b8c:	3324      	adds	r3, #36	@ 0x24
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	601a      	str	r2, [r3, #0]
		filter->C[i] = c[i];
 8004b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	3390      	adds	r3, #144	@ 0x90
 8004b9c:	443b      	add	r3, r7
 8004b9e:	3b14      	subs	r3, #20
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	6979      	ldr	r1, [r7, #20]
 8004ba4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ba8:	3328      	adds	r3, #40	@ 0x28
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	440b      	add	r3, r1
 8004bae:	601a      	str	r2, [r3, #0]
		filter->G[i] = g[i];
 8004bb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	3390      	adds	r3, #144	@ 0x90
 8004bb8:	443b      	add	r3, r7
 8004bba:	3b24      	subs	r3, #36	@ 0x24
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	6979      	ldr	r1, [r7, #20]
 8004bc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bc4:	332c      	adds	r3, #44	@ 0x2c
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	440b      	add	r3, r1
 8004bca:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 8004bcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004bd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bda:	2b03      	cmp	r3, #3
 8004bdc:	ddc0      	ble.n	8004b60 <Kalman_Start+0xf8>

	}

	arm_mat_init_f32(&filter->X_k_matrix, 4, 1,filter->X_k);
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	2201      	movs	r2, #1
 8004be8:	2104      	movs	r1, #4
 8004bea:	f009 ff28 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->P_k_matrix, 4, 4,filter->P_k);
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	3310      	adds	r3, #16
 8004bf8:	2204      	movs	r2, #4
 8004bfa:	2104      	movs	r1, #4
 8004bfc:	f009 ff1f 	bl	800ea3e <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_matrix, 4, 4,filter->A);
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	3350      	adds	r3, #80	@ 0x50
 8004c0a:	2204      	movs	r2, #4
 8004c0c:	2104      	movs	r1, #4
 8004c0e:	f009 ff16 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->B_matrix, 4, 1,filter->B);
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f503 7033 	add.w	r0, r3, #716	@ 0x2cc
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	3390      	adds	r3, #144	@ 0x90
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	2104      	movs	r1, #4
 8004c20:	f009 ff0d 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_matrix, 1, 4,filter->C);
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	33a0      	adds	r3, #160	@ 0xa0
 8004c2e:	2204      	movs	r2, #4
 8004c30:	2101      	movs	r1, #1
 8004c32:	f009 ff04 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_matrix, 4, 1,filter->G);
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	33b0      	adds	r3, #176	@ 0xb0
 8004c40:	2201      	movs	r2, #1
 8004c42:	2104      	movs	r1, #4
 8004c44:	f009 fefb 	bl	800ea3e <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_transpose_matrix, 4, 4, filter->A_transpose);
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	33c8      	adds	r3, #200	@ 0xc8
 8004c52:	2204      	movs	r2, #4
 8004c54:	2104      	movs	r1, #4
 8004c56:	f009 fef2 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_transpose_matrix, 4, 1, filter->C_transpose);
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f503 7037 	add.w	r0, r3, #732	@ 0x2dc
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004c66:	2201      	movs	r2, #1
 8004c68:	2104      	movs	r1, #4
 8004c6a:	f009 fee8 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_transpose_matrix, 1, 4, filter->G_transpose);
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f503 703b 	add.w	r0, r3, #748	@ 0x2ec
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	f009 fede 	bl	800ea3e <arm_mat_init_f32>

	arm_mat_init_f32(&filter->GGT_matrix, 4, 4, filter->GGT);
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f503 703f 	add.w	r0, r3, #764	@ 0x2fc
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8004c8e:	2204      	movs	r2, #4
 8004c90:	2104      	movs	r1, #4
 8004c92:	f009 fed4 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->GQGT_matrix, 4, 4, filter->GQGT);
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004ca2:	2204      	movs	r2, #4
 8004ca4:	2104      	movs	r1, #4
 8004ca6:	f009 feca 	bl	800ea3e <arm_mat_init_f32>

	// Compute Xk = Ax + Bu
	arm_mat_init_f32(&filter->Bu_matrix, 4, 1, filter->Bu_data);
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f503 7043 	add.w	r0, r3, #780	@ 0x30c
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	2104      	movs	r1, #4
 8004cba:	f009 fec0 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Ax_matrix, 4, 1, filter->Ax_data);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 8004cca:	2201      	movs	r2, #1
 8004ccc:	2104      	movs	r1, #4
 8004cce:	f009 feb6 	bl	800ea3e <arm_mat_init_f32>

	// Compute (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CP_matrix, 1, 4, filter->CP);
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8004cde:	2204      	movs	r2, #4
 8004ce0:	2101      	movs	r1, #1
 8004ce2:	f009 feac 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCT_matrix, 1, 1, filter->CPCT);
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	f009 fea2 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCTR_matrix, 1, 1, filter->CPCTR);
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f503 704b 	add.w	r0, r3, #812	@ 0x32c
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8004d06:	2201      	movs	r2, #1
 8004d08:	2101      	movs	r1, #1
 8004d0a:	f009 fe98 	bl	800ea3e <arm_mat_init_f32>

	// Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	arm_mat_init_f32(&filter->K_matrix, 4, 1, filter->K);
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	2104      	movs	r1, #4
 8004d1e:	f009 fe8e 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->PCT_matrix, 4, 1,filter->PCT);
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8004d2e:	2201      	movs	r2, #1
 8004d30:	2104      	movs	r1, #4
 8004d32:	f009 fe84 	bl	800ea3e <arm_mat_init_f32>

	// Compute inverse of (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CPCTRinv_matrix, 1, 1,filter->CPCTRinv);
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f503 7051 	add.w	r0, r3, #836	@ 0x344
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8004d42:	2201      	movs	r2, #1
 8004d44:	2101      	movs	r1, #1
 8004d46:	f009 fe7a 	bl	800ea3e <arm_mat_init_f32>

	// Computation of the estimated state
	arm_mat_init_f32(&filter->Cx_matrix, 1, 1, filter->Cx);
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f503 7053 	add.w	r0, r3, #844	@ 0x34c
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 8004d56:	2201      	movs	r2, #1
 8004d58:	2101      	movs	r1, #1
 8004d5a:	f009 fe70 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->yCx_matrix, 1, 1, filter->yCx);
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f503 7055 	add.w	r0, r3, #852	@ 0x354
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	f009 fe66 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->KyCx_matrix, 4, 1, filter->KyCx);
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	f503 7057 	add.w	r0, r3, #860	@ 0x35c
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 8004d7e:	2201      	movs	r2, #1
 8004d80:	2104      	movs	r1, #4
 8004d82:	f009 fe5c 	bl	800ea3e <arm_mat_init_f32>

	arm_mat_init_f32(&filter->Output_matrix, 1, 1, filter->Es_velocity);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f503 703d 	add.w	r0, r3, #756	@ 0x2f4
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004d92:	2201      	movs	r2, #1
 8004d94:	2101      	movs	r1, #1
 8004d96:	f009 fe52 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->eye_matrix, 4, 4, filter->eye);
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f503 7031 	add.w	r0, r3, #708	@ 0x2c4
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004da6:	2204      	movs	r2, #4
 8004da8:	2104      	movs	r1, #4
 8004daa:	f009 fe48 	bl	800ea3e <arm_mat_init_f32>

	arm_mat_init_f32(&filter->R_matrix, 1, 1, filter->R);
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f503 7059 	add.w	r0, r3, #868	@ 0x364
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	33c4      	adds	r3, #196	@ 0xc4
 8004db8:	2201      	movs	r2, #1
 8004dba:	2101      	movs	r1, #1
 8004dbc:	f009 fe3f 	bl	800ea3e <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Z_matrix, 1, 1, filter->Z);
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8004dcc:	2201      	movs	r2, #1
 8004dce:	2101      	movs	r1, #1
 8004dd0:	f009 fe35 	bl	800ea3e <arm_mat_init_f32>
}
 8004dd4:	bf00      	nop
 8004dd6:	3790      	adds	r7, #144	@ 0x90
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bdb0      	pop	{r4, r5, r7, pc}
 8004ddc:	080113f0 	.word	0x080113f0

08004de0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004de4:	f002 fbbd 	bl	8007562 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004de8:	f000 f890 	bl	8004f0c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8004dec:	f7ff fc12 	bl	8004614 <MX_GPIO_Init>
	MX_DMA_Init();
 8004df0:	f7ff fbc6 	bl	8004580 <MX_DMA_Init>
	MX_ADC1_Init();
 8004df4:	f7ff fab8 	bl	8004368 <MX_ADC1_Init>
	MX_TIM2_Init();
 8004df8:	f001 fdc8 	bl	800698c <MX_TIM2_Init>
	MX_TIM3_Init();
 8004dfc:	f001 fe14 	bl	8006a28 <MX_TIM3_Init>
	MX_TIM4_Init();
 8004e00:	f001 fe68 	bl	8006ad4 <MX_TIM4_Init>
	MX_TIM5_Init();
 8004e04:	f001 febc 	bl	8006b80 <MX_TIM5_Init>
	MX_TIM8_Init();
 8004e08:	f001 ff10 	bl	8006c2c <MX_TIM8_Init>
	MX_USART2_UART_Init();
 8004e0c:	f002 f9d2 	bl	80071b4 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 8004e10:	f001 ffca 	bl	8006da8 <MX_TIM16_Init>
	MX_TIM1_Init();
 8004e14:	f001 fd26 	bl	8006864 <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 8004e18:	f002 f982 	bl	8007120 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	plotter_begin();
 8004e1c:	f000 fecc 	bl	8005bb8 <plotter_begin>

	// Initialize position setpoints to current position to prevent startup errors
	prismatic_axis.position = prismatic_encoder.mm;
 8004e20:	4b30      	ldr	r3, [pc, #192]	@ (8004ee4 <main+0x104>)
 8004e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e24:	4a30      	ldr	r2, [pc, #192]	@ (8004ee8 <main+0x108>)
 8004e26:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8004e28:	4b30      	ldr	r3, [pc, #192]	@ (8004eec <main+0x10c>)
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2c:	4a30      	ldr	r2, [pc, #192]	@ (8004ef0 <main+0x110>)
 8004e2e:	6013      	str	r3, [r2, #0]

	// Reset all error terms and flags
	prismatic_axis.pos_error = 0.0f;
 8004e30:	4b2d      	ldr	r3, [pc, #180]	@ (8004ee8 <main+0x108>)
 8004e32:	f04f 0200 	mov.w	r2, #0
 8004e36:	615a      	str	r2, [r3, #20]
	prismatic_axis.vel_error = 0.0f;
 8004e38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee8 <main+0x108>)
 8004e3a:	f04f 0200 	mov.w	r2, #0
 8004e3e:	619a      	str	r2, [r3, #24]
	revolute_axis.pos_error = 0.0f;
 8004e40:	4b2b      	ldr	r3, [pc, #172]	@ (8004ef0 <main+0x110>)
 8004e42:	f04f 0200 	mov.w	r2, #0
 8004e46:	615a      	str	r2, [r3, #20]
	revolute_axis.vel_error = 0.0f;
 8004e48:	4b29      	ldr	r3, [pc, #164]	@ (8004ef0 <main+0x110>)
 8004e4a:	f04f 0200 	mov.w	r2, #0
 8004e4e:	619a      	str	r2, [r3, #24]
	prismatic_axis.trajectory_active = false;
 8004e50:	4b25      	ldr	r3, [pc, #148]	@ (8004ee8 <main+0x108>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 8004e58:	4b25      	ldr	r3, [pc, #148]	@ (8004ef0 <main+0x110>)
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		static uint8_t button_pressed_previous = 0;

		if (b1 && !button_pressed_previous && !revolute_axis.trajectory_active
 8004e60:	4b24      	ldr	r3, [pc, #144]	@ (8004ef4 <main+0x114>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d037      	beq.n	8004ed8 <main+0xf8>
 8004e68:	4b23      	ldr	r3, [pc, #140]	@ (8004ef8 <main+0x118>)
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d133      	bne.n	8004ed8 <main+0xf8>
 8004e70:	4b1f      	ldr	r3, [pc, #124]	@ (8004ef0 <main+0x110>)
 8004e72:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004e76:	f083 0301 	eor.w	r3, r3, #1
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d02b      	beq.n	8004ed8 <main+0xf8>
				&& !prismatic_axis.trajectory_active) {
 8004e80:	4b19      	ldr	r3, [pc, #100]	@ (8004ee8 <main+0x108>)
 8004e82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004e86:	f083 0301 	eor.w	r3, r3, #1
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d023      	beq.n	8004ed8 <main+0xf8>
			start_combined_trajectory(
 8004e90:	4b1a      	ldr	r3, [pc, #104]	@ (8004efc <main+0x11c>)
 8004e92:	781b      	ldrb	r3, [r3, #0]
					sequence_pris_points[trajectory_sequence_index],
 8004e94:	4a1a      	ldr	r2, [pc, #104]	@ (8004f00 <main+0x120>)
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	edd3 7a00 	vldr	s15, [r3]
			start_combined_trajectory(
 8004e9e:	4b17      	ldr	r3, [pc, #92]	@ (8004efc <main+0x11c>)
 8004ea0:	781b      	ldrb	r3, [r3, #0]
					sequence_rev_points[trajectory_sequence_index]);
 8004ea2:	4a18      	ldr	r2, [pc, #96]	@ (8004f04 <main+0x124>)
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	ed93 7a00 	vldr	s14, [r3]
			start_combined_trajectory(
 8004eac:	eef0 0a47 	vmov.f32	s1, s14
 8004eb0:	eeb0 0a67 	vmov.f32	s0, s15
 8004eb4:	f000 f960 	bl	8005178 <start_combined_trajectory>
			trajectory_sequence_index = (trajectory_sequence_index + 1)
 8004eb8:	4b10      	ldr	r3, [pc, #64]	@ (8004efc <main+0x11c>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	1c5a      	adds	r2, r3, #1
					% SEQUENCE_MAX_POINTS;
 8004ebe:	4b12      	ldr	r3, [pc, #72]	@ (8004f08 <main+0x128>)
 8004ec0:	fb83 3102 	smull	r3, r1, r3, r2
 8004ec4:	17d3      	asrs	r3, r2, #31
 8004ec6:	1ac9      	subs	r1, r1, r3
 8004ec8:	460b      	mov	r3, r1
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	440b      	add	r3, r1
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	1ad1      	subs	r1, r2, r3
			trajectory_sequence_index = (trajectory_sequence_index + 1)
 8004ed2:	b2ca      	uxtb	r2, r1
 8004ed4:	4b09      	ldr	r3, [pc, #36]	@ (8004efc <main+0x11c>)
 8004ed6:	701a      	strb	r2, [r3, #0]
		}
		button_pressed_previous = b1;
 8004ed8:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <main+0x114>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	4b06      	ldr	r3, [pc, #24]	@ (8004ef8 <main+0x118>)
 8004ee0:	701a      	strb	r2, [r3, #0]
	while (1) {
 8004ee2:	e7bd      	b.n	8004e60 <main+0x80>
 8004ee4:	20000404 	.word	0x20000404
 8004ee8:	2000027c 	.word	0x2000027c
 8004eec:	20000460 	.word	0x20000460
 8004ef0:	200002c0 	.word	0x200002c0
 8004ef4:	200018d4 	.word	0x200018d4
 8004ef8:	2000036a 	.word	0x2000036a
 8004efc:	20000354 	.word	0x20000354
 8004f00:	08011430 	.word	0x08011430
 8004f04:	08011448 	.word	0x08011448
 8004f08:	2aaaaaab 	.word	0x2aaaaaab

08004f0c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b094      	sub	sp, #80	@ 0x50
 8004f10:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004f12:	f107 0318 	add.w	r3, r7, #24
 8004f16:	2238      	movs	r2, #56	@ 0x38
 8004f18:	2100      	movs	r1, #0
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f00a fb00 	bl	800f520 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004f20:	1d3b      	adds	r3, r7, #4
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	605a      	str	r2, [r3, #4]
 8004f28:	609a      	str	r2, [r3, #8]
 8004f2a:	60da      	str	r2, [r3, #12]
 8004f2c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004f2e:	2000      	movs	r0, #0
 8004f30:	f004 fe0c 	bl	8009b4c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004f34:	2302      	movs	r3, #2
 8004f36:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004f38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f3c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004f3e:	2340      	movs	r3, #64	@ 0x40
 8004f40:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004f42:	2302      	movs	r3, #2
 8004f44:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004f46:	2302      	movs	r3, #2
 8004f48:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004f4a:	2304      	movs	r3, #4
 8004f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8004f4e:	2355      	movs	r3, #85	@ 0x55
 8004f50:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004f52:	2302      	movs	r3, #2
 8004f54:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004f56:	2302      	movs	r3, #2
 8004f58:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004f5e:	f107 0318 	add.w	r3, r7, #24
 8004f62:	4618      	mov	r0, r3
 8004f64:	f004 fea6 	bl	8009cb4 <HAL_RCC_OscConfig>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <SystemClock_Config+0x66>
		Error_Handler();
 8004f6e:	f000 fe1d 	bl	8005bac <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004f72:	230f      	movs	r3, #15
 8004f74:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004f76:	2303      	movs	r3, #3
 8004f78:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004f82:	2300      	movs	r3, #0
 8004f84:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004f86:	1d3b      	adds	r3, r7, #4
 8004f88:	2104      	movs	r1, #4
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f005 f9a4 	bl	800a2d8 <HAL_RCC_ClockConfig>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <SystemClock_Config+0x8e>
		Error_Handler();
 8004f96:	f000 fe09 	bl	8005bac <Error_Handler>
	}
}
 8004f9a:	bf00      	nop
 8004f9c:	3750      	adds	r7, #80	@ 0x50
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
	...

08004fa4 <normalize_angle>:

/* USER CODE BEGIN 4 */
float normalize_angle(float angle_rad) {
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	ed87 0a01 	vstr	s0, [r7, #4]
	float result = fmodf(angle_rad, 2.0f * PI);
 8004fae:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8004fec <normalize_angle+0x48>
 8004fb2:	ed97 0a01 	vldr	s0, [r7, #4]
 8004fb6:	f00a fbaf 	bl	800f718 <fmodf>
 8004fba:	ed87 0a03 	vstr	s0, [r7, #12]
	if (result < 0.0f) {
 8004fbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8004fc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fca:	d507      	bpl.n	8004fdc <normalize_angle+0x38>
		result += 2.0f * PI;
 8004fcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8004fd0:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8004fec <normalize_angle+0x48>
 8004fd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fd8:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return result;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	ee07 3a90 	vmov	s15, r3
}
 8004fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40c90fdb 	.word	0x40c90fdb

08004ff0 <calculate_movement_deg>:

float calculate_movement_deg(float current_deg, float target_deg) {
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	ed87 0a01 	vstr	s0, [r7, #4]
 8004ffa:	edc7 0a00 	vstr	s1, [r7]
	float movement = 0.0f;
 8004ffe:	f04f 0300 	mov.w	r3, #0
 8005002:	60fb      	str	r3, [r7, #12]

	// If both angles are on the same side of 180
	if ((current_deg < 180.0f && target_deg < 180.0f)
 8005004:	edd7 7a01 	vldr	s15, [r7, #4]
 8005008:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800516c <calculate_movement_deg+0x17c>
 800500c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005014:	d508      	bpl.n	8005028 <calculate_movement_deg+0x38>
 8005016:	edd7 7a00 	vldr	s15, [r7]
 800501a:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800516c <calculate_movement_deg+0x17c>
 800501e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005026:	d411      	bmi.n	800504c <calculate_movement_deg+0x5c>
			|| (current_deg >= 180.0f && target_deg >= 180.0f)) {
 8005028:	edd7 7a01 	vldr	s15, [r7, #4]
 800502c:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800516c <calculate_movement_deg+0x17c>
 8005030:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005038:	db33      	blt.n	80050a2 <calculate_movement_deg+0xb2>
 800503a:	edd7 7a00 	vldr	s15, [r7]
 800503e:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800516c <calculate_movement_deg+0x17c>
 8005042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800504a:	db2a      	blt.n	80050a2 <calculate_movement_deg+0xb2>
		// Simple case - take shortest path
		movement = target_deg - current_deg;
 800504c:	ed97 7a00 	vldr	s14, [r7]
 8005050:	edd7 7a01 	vldr	s15, [r7, #4]
 8005054:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005058:	edc7 7a03 	vstr	s15, [r7, #12]

		// Ensure shortest path
		if (movement > 180.0f)
 800505c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005060:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800516c <calculate_movement_deg+0x17c>
 8005064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800506c:	dd07      	ble.n	800507e <calculate_movement_deg+0x8e>
			movement -= 360.0f;
 800506e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005072:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005170 <calculate_movement_deg+0x180>
 8005076:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800507a:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 800507e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005082:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8005174 <calculate_movement_deg+0x184>
 8005086:	eef4 7ac7 	vcmpe.f32	s15, s14
 800508a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800508e:	d562      	bpl.n	8005156 <calculate_movement_deg+0x166>
			movement += 360.0f;
 8005090:	edd7 7a03 	vldr	s15, [r7, #12]
 8005094:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8005170 <calculate_movement_deg+0x180>
 8005098:	ee77 7a87 	vadd.f32	s15, s15, s14
 800509c:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 80050a0:	e059      	b.n	8005156 <calculate_movement_deg+0x166>
	}
	// If we need to cross the 180 boundary
	else {
		// If we need to cross the 180 boundary
		if (current_deg < 180.0f) {
 80050a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80050a6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800516c <calculate_movement_deg+0x17c>
 80050aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b2:	d52a      	bpl.n	800510a <calculate_movement_deg+0x11a>
			// Current < 180, target > 180
			// Go counterclockwise through 0
			if (current_deg < target_deg - 180.0f) {
 80050b4:	edd7 7a00 	vldr	s15, [r7]
 80050b8:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800516c <calculate_movement_deg+0x17c>
 80050bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80050c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80050c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050cc:	d50e      	bpl.n	80050ec <calculate_movement_deg+0xfc>
				movement = -(current_deg + (360.0f - target_deg)); // Negative = clockwise
 80050ce:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8005170 <calculate_movement_deg+0x180>
 80050d2:	edd7 7a00 	vldr	s15, [r7]
 80050d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80050da:	edd7 7a01 	vldr	s15, [r7, #4]
 80050de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050e2:	eef1 7a67 	vneg.f32	s15, s15
 80050e6:	edc7 7a03 	vstr	s15, [r7, #12]
 80050ea:	e034      	b.n	8005156 <calculate_movement_deg+0x166>
			} else {
				movement = -(current_deg - target_deg + 360.0f); // Negative = clockwise
 80050ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80050f0:	edd7 7a00 	vldr	s15, [r7]
 80050f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050f8:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005170 <calculate_movement_deg+0x180>
 80050fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005100:	eef1 7a67 	vneg.f32	s15, s15
 8005104:	edc7 7a03 	vstr	s15, [r7, #12]
 8005108:	e025      	b.n	8005156 <calculate_movement_deg+0x166>
			}
		} else {
			// Current > 180, target < 180
			// Go clockwise through 0
			if (target_deg < current_deg - 180.0f) {
 800510a:	edd7 7a01 	vldr	s15, [r7, #4]
 800510e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800516c <calculate_movement_deg+0x17c>
 8005112:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005116:	ed97 7a00 	vldr	s14, [r7]
 800511a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800511e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005122:	d50c      	bpl.n	800513e <calculate_movement_deg+0x14e>
				movement = 360.0f - current_deg + target_deg; // Positive = counterclockwise
 8005124:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8005170 <calculate_movement_deg+0x180>
 8005128:	edd7 7a01 	vldr	s15, [r7, #4]
 800512c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005130:	ed97 7a00 	vldr	s14, [r7]
 8005134:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005138:	edc7 7a03 	vstr	s15, [r7, #12]
 800513c:	e00b      	b.n	8005156 <calculate_movement_deg+0x166>
			} else {
				movement = target_deg - current_deg + 360.0f; // Positive = counterclockwise
 800513e:	ed97 7a00 	vldr	s14, [r7]
 8005142:	edd7 7a01 	vldr	s15, [r7, #4]
 8005146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800514a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8005170 <calculate_movement_deg+0x180>
 800514e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005152:	edc7 7a03 	vstr	s15, [r7, #12]
			}
		}
	}

	return movement;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	ee07 3a90 	vmov	s15, r3
}
 800515c:	eeb0 0a67 	vmov.f32	s0, s15
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	43340000 	.word	0x43340000
 8005170:	43b40000 	.word	0x43b40000
 8005174:	c3340000 	.word	0xc3340000

08005178 <start_combined_trajectory>:

void start_combined_trajectory(float prismatic_target_mm,
		float revolute_target_deg) {
 8005178:	b590      	push	{r4, r7, lr}
 800517a:	ed2d 8b02 	vpush	{d8}
 800517e:	b089      	sub	sp, #36	@ 0x24
 8005180:	af00      	add	r7, sp, #0
 8005182:	ed87 0a01 	vstr	s0, [r7, #4]
 8005186:	edc7 0a00 	vstr	s1, [r7]
	// Get current positions
	float pris_current = prismatic_encoder.mm;
 800518a:	4b58      	ldr	r3, [pc, #352]	@ (80052ec <start_combined_trajectory+0x174>)
 800518c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800518e:	61fb      	str	r3, [r7, #28]
	float rev_current = revolute_encoder.rads;
 8005190:	4b57      	ldr	r3, [pc, #348]	@ (80052f0 <start_combined_trajectory+0x178>)
 8005192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005194:	61bb      	str	r3, [r7, #24]

	// Reset trajectory evaluation structs
	prisEva.t = 0.0f;
 8005196:	4b57      	ldr	r3, [pc, #348]	@ (80052f4 <start_combined_trajectory+0x17c>)
 8005198:	f04f 0200 	mov.w	r2, #0
 800519c:	60da      	str	r2, [r3, #12]
	prisEva.isFinised = false;
 800519e:	4b55      	ldr	r3, [pc, #340]	@ (80052f4 <start_combined_trajectory+0x17c>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	741a      	strb	r2, [r3, #16]
	revEva.t = 0.0f;
 80051a4:	4b54      	ldr	r3, [pc, #336]	@ (80052f8 <start_combined_trajectory+0x180>)
 80051a6:	f04f 0200 	mov.w	r2, #0
 80051aa:	60da      	str	r2, [r3, #12]
	revEva.isFinised = false;
 80051ac:	4b52      	ldr	r3, [pc, #328]	@ (80052f8 <start_combined_trajectory+0x180>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	741a      	strb	r2, [r3, #16]

	// Save initial positions
	prismatic_axis.initial_pos = pris_current;
 80051b2:	4a52      	ldr	r2, [pc, #328]	@ (80052fc <start_combined_trajectory+0x184>)
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	60d3      	str	r3, [r2, #12]
	revolute_axis.initial_pos = rev_current;
 80051b8:	4a51      	ldr	r2, [pc, #324]	@ (8005300 <start_combined_trajectory+0x188>)
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	60d3      	str	r3, [r2, #12]

	// For prismatic axis - direct target with bounds checking
	prismatic_axis.target_pos = fminf(
 80051be:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8005304 <start_combined_trajectory+0x18c>
 80051c2:	ed97 0a01 	vldr	s0, [r7, #4]
 80051c6:	f00a fb6f 	bl	800f8a8 <fmaxf>
 80051ca:	eef0 7a40 	vmov.f32	s15, s0
 80051ce:	eddf 0a4e 	vldr	s1, [pc, #312]	@ 8005308 <start_combined_trajectory+0x190>
 80051d2:	eeb0 0a67 	vmov.f32	s0, s15
 80051d6:	f00a fb84 	bl	800f8e2 <fminf>
 80051da:	eef0 7a40 	vmov.f32	s15, s0
 80051de:	4b47      	ldr	r3, [pc, #284]	@ (80052fc <start_combined_trajectory+0x184>)
 80051e0:	edc3 7a04 	vstr	s15, [r3, #16]
			fmaxf(prismatic_target_mm, PRISMATIC_MIN_POS), PRISMATIC_MAX_POS);

	// For revolute axis - handle path planning
	// Normalize current position to [0, 2]
	float normalized_current = normalize_angle(rev_current);
 80051e4:	ed97 0a06 	vldr	s0, [r7, #24]
 80051e8:	f7ff fedc 	bl	8004fa4 <normalize_angle>
 80051ec:	ed87 0a05 	vstr	s0, [r7, #20]

	// Convert to degrees for movement calculation
	float current_deg = normalized_current * 180.0f / PI;
 80051f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80051f4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800530c <start_combined_trajectory+0x194>
 80051f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80051fc:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8005310 <start_combined_trajectory+0x198>
 8005200:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005204:	edc7 7a04 	vstr	s15, [r7, #16]

	// Calculate movement in degrees
	movement_deg = calculate_movement_deg(current_deg, revolute_target_deg);
 8005208:	edd7 0a00 	vldr	s1, [r7]
 800520c:	ed97 0a04 	vldr	s0, [r7, #16]
 8005210:	f7ff feee 	bl	8004ff0 <calculate_movement_deg>
 8005214:	eef0 7a40 	vmov.f32	s15, s0
 8005218:	4b3e      	ldr	r3, [pc, #248]	@ (8005314 <start_combined_trajectory+0x19c>)
 800521a:	edc3 7a00 	vstr	s15, [r3]

	// Convert to radians and apply to absolute position
	float movement_rad = movement_deg * PI / 180.0f;
 800521e:	4b3d      	ldr	r3, [pc, #244]	@ (8005314 <start_combined_trajectory+0x19c>)
 8005220:	edd3 7a00 	vldr	s15, [r3]
 8005224:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8005310 <start_combined_trajectory+0x198>
 8005228:	ee27 7a87 	vmul.f32	s14, s15, s14
 800522c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800530c <start_combined_trajectory+0x194>
 8005230:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005234:	edc7 7a03 	vstr	s15, [r7, #12]
	revolute_axis.target_pos = revolute_axis.initial_pos + movement_rad;
 8005238:	4b31      	ldr	r3, [pc, #196]	@ (8005300 <start_combined_trajectory+0x188>)
 800523a:	ed93 7a03 	vldr	s14, [r3, #12]
 800523e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005246:	4b2e      	ldr	r3, [pc, #184]	@ (8005300 <start_combined_trajectory+0x188>)
 8005248:	edc3 7a04 	vstr	s15, [r3, #16]

	// Generate trajectories
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 800524c:	4b2b      	ldr	r3, [pc, #172]	@ (80052fc <start_combined_trajectory+0x184>)
 800524e:	ed93 8a03 	vldr	s16, [r3, #12]
 8005252:	4b2a      	ldr	r3, [pc, #168]	@ (80052fc <start_combined_trajectory+0x184>)
 8005254:	edd3 8a04 	vldr	s17, [r3, #16]
			prismatic_axis.target_pos, ZGX45RGG_400RPM_Constant.traject_sd_max,
 8005258:	4b2f      	ldr	r3, [pc, #188]	@ (8005318 <start_combined_trajectory+0x1a0>)
 800525a:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 800525e:	4610      	mov	r0, r2
 8005260:	4619      	mov	r1, r3
 8005262:	f7fb fc77 	bl	8000b54 <__aeabi_d2f>
 8005266:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.traject_sdd_max);
 8005268:	4b2b      	ldr	r3, [pc, #172]	@ (8005318 <start_combined_trajectory+0x1a0>)
 800526a:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 800526e:	4610      	mov	r0, r2
 8005270:	4619      	mov	r1, r3
 8005272:	f7fb fc6f 	bl	8000b54 <__aeabi_d2f>
 8005276:	4603      	mov	r3, r0
 8005278:	ee01 3a90 	vmov	s3, r3
 800527c:	ee01 4a10 	vmov	s2, r4
 8005280:	eef0 0a68 	vmov.f32	s1, s17
 8005284:	eeb0 0a48 	vmov.f32	s0, s16
 8005288:	4824      	ldr	r0, [pc, #144]	@ (800531c <start_combined_trajectory+0x1a4>)
 800528a:	f7fe fbe9 	bl	8003a60 <Trapezoidal_Generator>

	Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 800528e:	4b1c      	ldr	r3, [pc, #112]	@ (8005300 <start_combined_trajectory+0x188>)
 8005290:	ed93 8a03 	vldr	s16, [r3, #12]
 8005294:	4b1a      	ldr	r3, [pc, #104]	@ (8005300 <start_combined_trajectory+0x188>)
 8005296:	edd3 8a04 	vldr	s17, [r3, #16]
			revolute_axis.target_pos, ZGX45RGG_150RPM_Constant.traject_qd_max,
 800529a:	4b21      	ldr	r3, [pc, #132]	@ (8005320 <start_combined_trajectory+0x1a8>)
 800529c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
	Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 80052a0:	4610      	mov	r0, r2
 80052a2:	4619      	mov	r1, r3
 80052a4:	f7fb fc56 	bl	8000b54 <__aeabi_d2f>
 80052a8:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.traject_qdd_max);
 80052aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005320 <start_combined_trajectory+0x1a8>)
 80052ac:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
	Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 80052b0:	4610      	mov	r0, r2
 80052b2:	4619      	mov	r1, r3
 80052b4:	f7fb fc4e 	bl	8000b54 <__aeabi_d2f>
 80052b8:	4603      	mov	r3, r0
 80052ba:	ee01 3a90 	vmov	s3, r3
 80052be:	ee01 4a10 	vmov	s2, r4
 80052c2:	eef0 0a68 	vmov.f32	s1, s17
 80052c6:	eeb0 0a48 	vmov.f32	s0, s16
 80052ca:	4816      	ldr	r0, [pc, #88]	@ (8005324 <start_combined_trajectory+0x1ac>)
 80052cc:	f7fe fbc8 	bl	8003a60 <Trapezoidal_Generator>

	// Set trajectory active flags
	prismatic_axis.trajectory_active = true;
 80052d0:	4b0a      	ldr	r3, [pc, #40]	@ (80052fc <start_combined_trajectory+0x184>)
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = true;
 80052d8:	4b09      	ldr	r3, [pc, #36]	@ (8005300 <start_combined_trajectory+0x188>)
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 80052e0:	bf00      	nop
 80052e2:	3724      	adds	r7, #36	@ 0x24
 80052e4:	46bd      	mov	sp, r7
 80052e6:	ecbd 8b02 	vpop	{d8}
 80052ea:	bd90      	pop	{r4, r7, pc}
 80052ec:	20000404 	.word	0x20000404
 80052f0:	20000460 	.word	0x20000460
 80052f4:	2000032c 	.word	0x2000032c
 80052f8:	20000340 	.word	0x20000340
 80052fc:	2000027c 	.word	0x2000027c
 8005300:	200002c0 	.word	0x200002c0
 8005304:	00000000 	.word	0x00000000
 8005308:	43960000 	.word	0x43960000
 800530c:	43340000 	.word	0x43340000
 8005310:	40490fdb 	.word	0x40490fdb
 8005314:	2000035c 	.word	0x2000035c
 8005318:	20000080 	.word	0x20000080
 800531c:	20000304 	.word	0x20000304
 8005320:	20000000 	.word	0x20000000
 8005324:	20000318 	.word	0x20000318

08005328 <update_control_loops>:

void update_control_loops(void) {
 8005328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800532c:	ed2d 8b02 	vpush	{d8}
 8005330:	b087      	sub	sp, #28
 8005332:	af00      	add	r7, sp, #0
	// Normalize revolute position
	normalized_position = normalize_angle(revolute_encoder.rads);
 8005334:	4b8f      	ldr	r3, [pc, #572]	@ (8005574 <update_control_loops+0x24c>)
 8005336:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800533a:	eeb0 0a67 	vmov.f32	s0, s15
 800533e:	f7ff fe31 	bl	8004fa4 <normalize_angle>
 8005342:	eef0 7a40 	vmov.f32	s15, s0
 8005346:	4b8c      	ldr	r3, [pc, #560]	@ (8005578 <update_control_loops+0x250>)
 8005348:	edc3 7a00 	vstr	s15, [r3]
	angle_deg = normalize_angle(revolute_axis.target_pos);
 800534c:	4b8b      	ldr	r3, [pc, #556]	@ (800557c <update_control_loops+0x254>)
 800534e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005352:	eeb0 0a67 	vmov.f32	s0, s15
 8005356:	f7ff fe25 	bl	8004fa4 <normalize_angle>
 800535a:	eef0 7a40 	vmov.f32	s15, s0
 800535e:	4b88      	ldr	r3, [pc, #544]	@ (8005580 <update_control_loops+0x258>)
 8005360:	edc3 7a00 	vstr	s15, [r3]

	// Update prismatic trajectory if active
	if (prismatic_axis.trajectory_active && !prisEva.isFinised) {
 8005364:	4b87      	ldr	r3, [pc, #540]	@ (8005584 <update_control_loops+0x25c>)
 8005366:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800536a:	2b00      	cmp	r3, #0
 800536c:	d058      	beq.n	8005420 <update_control_loops+0xf8>
 800536e:	4b86      	ldr	r3, [pc, #536]	@ (8005588 <update_control_loops+0x260>)
 8005370:	7c1b      	ldrb	r3, [r3, #16]
 8005372:	f083 0301 	eor.w	r3, r3, #1
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b00      	cmp	r3, #0
 800537a:	d051      	beq.n	8005420 <update_control_loops+0xf8>
		Trapezoidal_Evaluated(&prisGen, &prisEva, prismatic_axis.initial_pos,
 800537c:	4b81      	ldr	r3, [pc, #516]	@ (8005584 <update_control_loops+0x25c>)
 800537e:	ed93 8a03 	vldr	s16, [r3, #12]
 8005382:	4b80      	ldr	r3, [pc, #512]	@ (8005584 <update_control_loops+0x25c>)
 8005384:	edd3 8a04 	vldr	s17, [r3, #16]
				prismatic_axis.target_pos,
				ZGX45RGG_400RPM_Constant.traject_sd_max,
 8005388:	4b80      	ldr	r3, [pc, #512]	@ (800558c <update_control_loops+0x264>)
 800538a:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
		Trapezoidal_Evaluated(&prisGen, &prisEva, prismatic_axis.initial_pos,
 800538e:	4610      	mov	r0, r2
 8005390:	4619      	mov	r1, r3
 8005392:	f7fb fbdf 	bl	8000b54 <__aeabi_d2f>
 8005396:	4604      	mov	r4, r0
				ZGX45RGG_400RPM_Constant.traject_sdd_max);
 8005398:	4b7c      	ldr	r3, [pc, #496]	@ (800558c <update_control_loops+0x264>)
 800539a:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
		Trapezoidal_Evaluated(&prisGen, &prisEva, prismatic_axis.initial_pos,
 800539e:	4610      	mov	r0, r2
 80053a0:	4619      	mov	r1, r3
 80053a2:	f7fb fbd7 	bl	8000b54 <__aeabi_d2f>
 80053a6:	4603      	mov	r3, r0
 80053a8:	ee01 3a90 	vmov	s3, r3
 80053ac:	ee01 4a10 	vmov	s2, r4
 80053b0:	eef0 0a68 	vmov.f32	s1, s17
 80053b4:	eeb0 0a48 	vmov.f32	s0, s16
 80053b8:	4973      	ldr	r1, [pc, #460]	@ (8005588 <update_control_loops+0x260>)
 80053ba:	4875      	ldr	r0, [pc, #468]	@ (8005590 <update_control_loops+0x268>)
 80053bc:	f7fe fc12 	bl	8003be4 <Trapezoidal_Evaluated>

		prismatic_axis.position = prisEva.setposition;
 80053c0:	4b71      	ldr	r3, [pc, #452]	@ (8005588 <update_control_loops+0x260>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a6f      	ldr	r2, [pc, #444]	@ (8005584 <update_control_loops+0x25c>)
 80053c6:	6013      	str	r3, [r2, #0]
		prismatic_axis.velocity = prisEva.setvelocity;
 80053c8:	4b6f      	ldr	r3, [pc, #444]	@ (8005588 <update_control_loops+0x260>)
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	4a6d      	ldr	r2, [pc, #436]	@ (8005584 <update_control_loops+0x25c>)
 80053ce:	6053      	str	r3, [r2, #4]

		if (prisEva.isFinised) {
 80053d0:	4b6d      	ldr	r3, [pc, #436]	@ (8005588 <update_control_loops+0x260>)
 80053d2:	7c1b      	ldrb	r3, [r3, #16]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d023      	beq.n	8005420 <update_control_loops+0xf8>
			prismatic_axis.trajectory_active = false;
 80053d8:	4a6a      	ldr	r2, [pc, #424]	@ (8005584 <update_control_loops+0x25c>)
 80053da:	2300      	movs	r3, #0
 80053dc:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			prismatic_axis.position = prisEva.setposition;
 80053e0:	4b69      	ldr	r3, [pc, #420]	@ (8005588 <update_control_loops+0x260>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a67      	ldr	r2, [pc, #412]	@ (8005584 <update_control_loops+0x25c>)
 80053e6:	6013      	str	r3, [r2, #0]
			prismatic_axis.velocity = 0.0f;
 80053e8:	4b66      	ldr	r3, [pc, #408]	@ (8005584 <update_control_loops+0x25c>)
 80053ea:	f04f 0200 	mov.w	r2, #0
 80053ee:	605a      	str	r2, [r3, #4]
			prismatic_axis.dfd = 0.0f;
 80053f0:	4b64      	ldr	r3, [pc, #400]	@ (8005584 <update_control_loops+0x25c>)
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	62da      	str	r2, [r3, #44]	@ 0x2c
			prismatic_axis.ffd = 0.0f;
 80053f8:	4b62      	ldr	r3, [pc, #392]	@ (8005584 <update_control_loops+0x25c>)
 80053fa:	f04f 0200 	mov.w	r2, #0
 80053fe:	631a      	str	r2, [r3, #48]	@ 0x30

			// Reset prismatic control variables
			prismatic_axis.pos_error = 0.0f;
 8005400:	4b60      	ldr	r3, [pc, #384]	@ (8005584 <update_control_loops+0x25c>)
 8005402:	f04f 0200 	mov.w	r2, #0
 8005406:	615a      	str	r2, [r3, #20]
			prismatic_axis.vel_error = 0.0f;
 8005408:	4b5e      	ldr	r3, [pc, #376]	@ (8005584 <update_control_loops+0x25c>)
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	619a      	str	r2, [r3, #24]
			prismatic_axis.command_vel = 0.0f;
 8005410:	4b5c      	ldr	r3, [pc, #368]	@ (8005584 <update_control_loops+0x25c>)
 8005412:	f04f 0200 	mov.w	r2, #0
 8005416:	629a      	str	r2, [r3, #40]	@ 0x28
			prismatic_axis.command_pos = 0.0f;
 8005418:	4b5a      	ldr	r3, [pc, #360]	@ (8005584 <update_control_loops+0x25c>)
 800541a:	f04f 0200 	mov.w	r2, #0
 800541e:	625a      	str	r2, [r3, #36]	@ 0x24
		}
	}

	// Update revolute trajectory if active
	if (revolute_axis.trajectory_active && !revEva.isFinised) {
 8005420:	4b56      	ldr	r3, [pc, #344]	@ (800557c <update_control_loops+0x254>)
 8005422:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005426:	2b00      	cmp	r3, #0
 8005428:	d058      	beq.n	80054dc <update_control_loops+0x1b4>
 800542a:	4b5a      	ldr	r3, [pc, #360]	@ (8005594 <update_control_loops+0x26c>)
 800542c:	7c1b      	ldrb	r3, [r3, #16]
 800542e:	f083 0301 	eor.w	r3, r3, #1
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b00      	cmp	r3, #0
 8005436:	d051      	beq.n	80054dc <update_control_loops+0x1b4>
		Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 8005438:	4b50      	ldr	r3, [pc, #320]	@ (800557c <update_control_loops+0x254>)
 800543a:	ed93 8a03 	vldr	s16, [r3, #12]
 800543e:	4b4f      	ldr	r3, [pc, #316]	@ (800557c <update_control_loops+0x254>)
 8005440:	edd3 8a04 	vldr	s17, [r3, #16]
				revolute_axis.target_pos,
				ZGX45RGG_150RPM_Constant.traject_qd_max,
 8005444:	4b54      	ldr	r3, [pc, #336]	@ (8005598 <update_control_loops+0x270>)
 8005446:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
		Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 800544a:	4610      	mov	r0, r2
 800544c:	4619      	mov	r1, r3
 800544e:	f7fb fb81 	bl	8000b54 <__aeabi_d2f>
 8005452:	4604      	mov	r4, r0
				ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8005454:	4b50      	ldr	r3, [pc, #320]	@ (8005598 <update_control_loops+0x270>)
 8005456:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
		Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 800545a:	4610      	mov	r0, r2
 800545c:	4619      	mov	r1, r3
 800545e:	f7fb fb79 	bl	8000b54 <__aeabi_d2f>
 8005462:	4603      	mov	r3, r0
 8005464:	ee01 3a90 	vmov	s3, r3
 8005468:	ee01 4a10 	vmov	s2, r4
 800546c:	eef0 0a68 	vmov.f32	s1, s17
 8005470:	eeb0 0a48 	vmov.f32	s0, s16
 8005474:	4947      	ldr	r1, [pc, #284]	@ (8005594 <update_control_loops+0x26c>)
 8005476:	4849      	ldr	r0, [pc, #292]	@ (800559c <update_control_loops+0x274>)
 8005478:	f7fe fbb4 	bl	8003be4 <Trapezoidal_Evaluated>

		revolute_axis.position = revEva.setposition;
 800547c:	4b45      	ldr	r3, [pc, #276]	@ (8005594 <update_control_loops+0x26c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a3e      	ldr	r2, [pc, #248]	@ (800557c <update_control_loops+0x254>)
 8005482:	6013      	str	r3, [r2, #0]
		revolute_axis.velocity = revEva.setvelocity;
 8005484:	4b43      	ldr	r3, [pc, #268]	@ (8005594 <update_control_loops+0x26c>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	4a3c      	ldr	r2, [pc, #240]	@ (800557c <update_control_loops+0x254>)
 800548a:	6053      	str	r3, [r2, #4]

		if (revEva.isFinised) {
 800548c:	4b41      	ldr	r3, [pc, #260]	@ (8005594 <update_control_loops+0x26c>)
 800548e:	7c1b      	ldrb	r3, [r3, #16]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d023      	beq.n	80054dc <update_control_loops+0x1b4>
			revolute_axis.trajectory_active = false;
 8005494:	4a39      	ldr	r2, [pc, #228]	@ (800557c <update_control_loops+0x254>)
 8005496:	2300      	movs	r3, #0
 8005498:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			revolute_axis.position = revEva.setposition;
 800549c:	4b3d      	ldr	r3, [pc, #244]	@ (8005594 <update_control_loops+0x26c>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a36      	ldr	r2, [pc, #216]	@ (800557c <update_control_loops+0x254>)
 80054a2:	6013      	str	r3, [r2, #0]
			revolute_axis.velocity = 0.0f;
 80054a4:	4b35      	ldr	r3, [pc, #212]	@ (800557c <update_control_loops+0x254>)
 80054a6:	f04f 0200 	mov.w	r2, #0
 80054aa:	605a      	str	r2, [r3, #4]
			revolute_axis.dfd = 0.0f;
 80054ac:	4b33      	ldr	r3, [pc, #204]	@ (800557c <update_control_loops+0x254>)
 80054ae:	f04f 0200 	mov.w	r2, #0
 80054b2:	62da      	str	r2, [r3, #44]	@ 0x2c
			revolute_axis.ffd = 0.0f;
 80054b4:	4b31      	ldr	r3, [pc, #196]	@ (800557c <update_control_loops+0x254>)
 80054b6:	f04f 0200 	mov.w	r2, #0
 80054ba:	631a      	str	r2, [r3, #48]	@ 0x30

			// Reset revolute control variables
			revolute_axis.pos_error = 0.0f;
 80054bc:	4b2f      	ldr	r3, [pc, #188]	@ (800557c <update_control_loops+0x254>)
 80054be:	f04f 0200 	mov.w	r2, #0
 80054c2:	615a      	str	r2, [r3, #20]
			revolute_axis.vel_error = 0.0f;
 80054c4:	4b2d      	ldr	r3, [pc, #180]	@ (800557c <update_control_loops+0x254>)
 80054c6:	f04f 0200 	mov.w	r2, #0
 80054ca:	619a      	str	r2, [r3, #24]
			revolute_axis.command_vel = 0.0f;
 80054cc:	4b2b      	ldr	r3, [pc, #172]	@ (800557c <update_control_loops+0x254>)
 80054ce:	f04f 0200 	mov.w	r2, #0
 80054d2:	629a      	str	r2, [r3, #40]	@ 0x28
			revolute_axis.command_pos = 0.0f;
 80054d4:	4b29      	ldr	r3, [pc, #164]	@ (800557c <update_control_loops+0x254>)
 80054d6:	f04f 0200 	mov.w	r2, #0
 80054da:	625a      	str	r2, [r3, #36]	@ 0x24
		}
	}

	prismatic_axis.pos_error = prismatic_axis.position - prismatic_encoder.mm;
 80054dc:	4b29      	ldr	r3, [pc, #164]	@ (8005584 <update_control_loops+0x25c>)
 80054de:	ed93 7a00 	vldr	s14, [r3]
 80054e2:	4b2f      	ldr	r3, [pc, #188]	@ (80055a0 <update_control_loops+0x278>)
 80054e4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80054e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054ec:	4b25      	ldr	r3, [pc, #148]	@ (8005584 <update_control_loops+0x25c>)
 80054ee:	edc3 7a05 	vstr	s15, [r3, #20]

	prismatic_axis.command_vel = PWM_Satuation(
 80054f2:	4b24      	ldr	r3, [pc, #144]	@ (8005584 <update_control_loops+0x25c>)
 80054f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80054f8:	eeb0 0a67 	vmov.f32	s0, s15
 80054fc:	4829      	ldr	r0, [pc, #164]	@ (80055a4 <update_control_loops+0x27c>)
 80054fe:	f7fb fe8b 	bl	8001218 <PID_CONTROLLER_Compute>
 8005502:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_position_pid,
					prismatic_axis.pos_error), ZGX45RGG_400RPM_Constant.sd_max,
 8005506:	4b21      	ldr	r3, [pc, #132]	@ (800558c <update_control_loops+0x264>)
 8005508:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	prismatic_axis.command_vel = PWM_Satuation(
 800550c:	4610      	mov	r0, r2
 800550e:	4619      	mov	r1, r3
 8005510:	f7fb fad8 	bl	8000ac4 <__aeabi_d2iz>
 8005514:	4604      	mov	r4, r0
			-ZGX45RGG_400RPM_Constant.sd_max);
 8005516:	4b1d      	ldr	r3, [pc, #116]	@ (800558c <update_control_loops+0x264>)
 8005518:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800551c:	4690      	mov	r8, r2
 800551e:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_vel = PWM_Satuation(
 8005522:	4640      	mov	r0, r8
 8005524:	4649      	mov	r1, r9
 8005526:	f7fb facd 	bl	8000ac4 <__aeabi_d2iz>
 800552a:	4603      	mov	r3, r0
 800552c:	4619      	mov	r1, r3
 800552e:	4620      	mov	r0, r4
 8005530:	eeb0 0a48 	vmov.f32	s0, s16
 8005534:	f7fb fe0e 	bl	8001154 <PWM_Satuation>
 8005538:	ee07 0a90 	vmov	s15, r0
 800553c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005540:	4b10      	ldr	r3, [pc, #64]	@ (8005584 <update_control_loops+0x25c>)
 8005542:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	// Add velocity feedforward for trajectory
	if (prismatic_axis.trajectory_active) {
 8005546:	4b0f      	ldr	r3, [pc, #60]	@ (8005584 <update_control_loops+0x25c>)
 8005548:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800554c:	2b00      	cmp	r3, #0
 800554e:	d02b      	beq.n	80055a8 <update_control_loops+0x280>
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8005550:	4b0c      	ldr	r3, [pc, #48]	@ (8005584 <update_control_loops+0x25c>)
 8005552:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ prismatic_axis.velocity - prismatic_axis.kalman_velocity;
 8005556:	4b0b      	ldr	r3, [pc, #44]	@ (8005584 <update_control_loops+0x25c>)
 8005558:	edd3 7a01 	vldr	s15, [r3, #4]
 800555c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005560:	4b08      	ldr	r3, [pc, #32]	@ (8005584 <update_control_loops+0x25c>)
 8005562:	edd3 7a07 	vldr	s15, [r3, #28]
 8005566:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 800556a:	4b06      	ldr	r3, [pc, #24]	@ (8005584 <update_control_loops+0x25c>)
 800556c:	edc3 7a06 	vstr	s15, [r3, #24]
 8005570:	e025      	b.n	80055be <update_control_loops+0x296>
 8005572:	bf00      	nop
 8005574:	20000460 	.word	0x20000460
 8005578:	20000358 	.word	0x20000358
 800557c:	200002c0 	.word	0x200002c0
 8005580:	20000360 	.word	0x20000360
 8005584:	2000027c 	.word	0x2000027c
 8005588:	2000032c 	.word	0x2000032c
 800558c:	20000080 	.word	0x20000080
 8005590:	20000304 	.word	0x20000304
 8005594:	20000340 	.word	0x20000340
 8005598:	20000000 	.word	0x20000000
 800559c:	20000318 	.word	0x20000318
 80055a0:	20000404 	.word	0x20000404
 80055a4:	200004bc 	.word	0x200004bc
	} else {
		prismatic_axis.vel_error = prismatic_axis.command_vel
 80055a8:	4b88      	ldr	r3, [pc, #544]	@ (80057cc <update_control_loops+0x4a4>)
 80055aa:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- prismatic_axis.kalman_velocity;
 80055ae:	4b87      	ldr	r3, [pc, #540]	@ (80057cc <update_control_loops+0x4a4>)
 80055b0:	edd3 7a07 	vldr	s15, [r3, #28]
 80055b4:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 80055b8:	4b84      	ldr	r3, [pc, #528]	@ (80057cc <update_control_loops+0x4a4>)
 80055ba:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	prismatic_axis.command_pos = PWM_Satuation(
 80055be:	4b83      	ldr	r3, [pc, #524]	@ (80057cc <update_control_loops+0x4a4>)
 80055c0:	edd3 7a06 	vldr	s15, [r3, #24]
 80055c4:	eeb0 0a67 	vmov.f32	s0, s15
 80055c8:	4881      	ldr	r0, [pc, #516]	@ (80057d0 <update_control_loops+0x4a8>)
 80055ca:	f7fb fe25 	bl	8001218 <PID_CONTROLLER_Compute>
 80055ce:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_velocity_pid,
					prismatic_axis.vel_error), ZGX45RGG_400RPM_Constant.U_max,
 80055d2:	4b80      	ldr	r3, [pc, #512]	@ (80057d4 <update_control_loops+0x4ac>)
 80055d4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(
 80055d8:	4610      	mov	r0, r2
 80055da:	4619      	mov	r1, r3
 80055dc:	f7fb fa72 	bl	8000ac4 <__aeabi_d2iz>
 80055e0:	4604      	mov	r4, r0
			-ZGX45RGG_400RPM_Constant.U_max);
 80055e2:	4b7c      	ldr	r3, [pc, #496]	@ (80057d4 <update_control_loops+0x4ac>)
 80055e4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80055e8:	613a      	str	r2, [r7, #16]
 80055ea:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80055ee:	617b      	str	r3, [r7, #20]
	prismatic_axis.command_pos = PWM_Satuation(
 80055f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80055f4:	f7fb fa66 	bl	8000ac4 <__aeabi_d2iz>
 80055f8:	4603      	mov	r3, r0
 80055fa:	4619      	mov	r1, r3
 80055fc:	4620      	mov	r0, r4
 80055fe:	eeb0 0a48 	vmov.f32	s0, s16
 8005602:	f7fb fda7 	bl	8001154 <PWM_Satuation>
 8005606:	ee07 0a90 	vmov	s15, r0
 800560a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800560e:	4b6f      	ldr	r3, [pc, #444]	@ (80057cc <update_control_loops+0x4a4>)
 8005610:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	revolute_axis.pos_error = revolute_axis.position - normalized_position;
 8005614:	4b70      	ldr	r3, [pc, #448]	@ (80057d8 <update_control_loops+0x4b0>)
 8005616:	ed93 7a00 	vldr	s14, [r3]
 800561a:	4b70      	ldr	r3, [pc, #448]	@ (80057dc <update_control_loops+0x4b4>)
 800561c:	edd3 7a00 	vldr	s15, [r3]
 8005620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005624:	4b6c      	ldr	r3, [pc, #432]	@ (80057d8 <update_control_loops+0x4b0>)
 8005626:	edc3 7a05 	vstr	s15, [r3, #20]

	// Ensure error uses the shortest path for control
	if (revolute_axis.pos_error > PI) {
 800562a:	4b6b      	ldr	r3, [pc, #428]	@ (80057d8 <update_control_loops+0x4b0>)
 800562c:	edd3 7a05 	vldr	s15, [r3, #20]
 8005630:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 80057e0 <update_control_loops+0x4b8>
 8005634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800563c:	dd09      	ble.n	8005652 <update_control_loops+0x32a>
		revolute_axis.pos_error -= 2.0f * PI;
 800563e:	4b66      	ldr	r3, [pc, #408]	@ (80057d8 <update_control_loops+0x4b0>)
 8005640:	edd3 7a05 	vldr	s15, [r3, #20]
 8005644:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80057e4 <update_control_loops+0x4bc>
 8005648:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800564c:	4b62      	ldr	r3, [pc, #392]	@ (80057d8 <update_control_loops+0x4b0>)
 800564e:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	if (revolute_axis.pos_error < -PI) {
 8005652:	4b61      	ldr	r3, [pc, #388]	@ (80057d8 <update_control_loops+0x4b0>)
 8005654:	edd3 7a05 	vldr	s15, [r3, #20]
 8005658:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80057e8 <update_control_loops+0x4c0>
 800565c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005664:	d509      	bpl.n	800567a <update_control_loops+0x352>
		revolute_axis.pos_error += 2.0f * PI;
 8005666:	4b5c      	ldr	r3, [pc, #368]	@ (80057d8 <update_control_loops+0x4b0>)
 8005668:	edd3 7a05 	vldr	s15, [r3, #20]
 800566c:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 80057e4 <update_control_loops+0x4bc>
 8005670:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005674:	4b58      	ldr	r3, [pc, #352]	@ (80057d8 <update_control_loops+0x4b0>)
 8005676:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	revolute_axis.command_vel = PWM_Satuation(
 800567a:	4b57      	ldr	r3, [pc, #348]	@ (80057d8 <update_control_loops+0x4b0>)
 800567c:	edd3 7a05 	vldr	s15, [r3, #20]
 8005680:	eeb0 0a67 	vmov.f32	s0, s15
 8005684:	4859      	ldr	r0, [pc, #356]	@ (80057ec <update_control_loops+0x4c4>)
 8005686:	f7fb fdc7 	bl	8001218 <PID_CONTROLLER_Compute>
 800568a:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_position_pid,
					revolute_axis.pos_error), ZGX45RGG_150RPM_Constant.qd_max,
 800568e:	4b58      	ldr	r3, [pc, #352]	@ (80057f0 <update_control_loops+0x4c8>)
 8005690:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	revolute_axis.command_vel = PWM_Satuation(
 8005694:	4610      	mov	r0, r2
 8005696:	4619      	mov	r1, r3
 8005698:	f7fb fa14 	bl	8000ac4 <__aeabi_d2iz>
 800569c:	4604      	mov	r4, r0
			-ZGX45RGG_150RPM_Constant.qd_max);
 800569e:	4b54      	ldr	r3, [pc, #336]	@ (80057f0 <update_control_loops+0x4c8>)
 80056a0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80056a4:	60ba      	str	r2, [r7, #8]
 80056a6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80056aa:	60fb      	str	r3, [r7, #12]
	revolute_axis.command_vel = PWM_Satuation(
 80056ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80056b0:	f7fb fa08 	bl	8000ac4 <__aeabi_d2iz>
 80056b4:	4603      	mov	r3, r0
 80056b6:	4619      	mov	r1, r3
 80056b8:	4620      	mov	r0, r4
 80056ba:	eeb0 0a48 	vmov.f32	s0, s16
 80056be:	f7fb fd49 	bl	8001154 <PWM_Satuation>
 80056c2:	ee07 0a90 	vmov	s15, r0
 80056c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056ca:	4b43      	ldr	r3, [pc, #268]	@ (80057d8 <update_control_loops+0x4b0>)
 80056cc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	// Add velocity feedforward for trajectory
	if (revolute_axis.trajectory_active) {
 80056d0:	4b41      	ldr	r3, [pc, #260]	@ (80057d8 <update_control_loops+0x4b0>)
 80056d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d010      	beq.n	80056fc <update_control_loops+0x3d4>
		revolute_axis.vel_error = revolute_axis.command_vel
 80056da:	4b3f      	ldr	r3, [pc, #252]	@ (80057d8 <update_control_loops+0x4b0>)
 80056dc:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ revolute_axis.velocity - revolute_axis.kalman_velocity;
 80056e0:	4b3d      	ldr	r3, [pc, #244]	@ (80057d8 <update_control_loops+0x4b0>)
 80056e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80056e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056ea:	4b3b      	ldr	r3, [pc, #236]	@ (80057d8 <update_control_loops+0x4b0>)
 80056ec:	edd3 7a07 	vldr	s15, [r3, #28]
 80056f0:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 80056f4:	4b38      	ldr	r3, [pc, #224]	@ (80057d8 <update_control_loops+0x4b0>)
 80056f6:	edc3 7a06 	vstr	s15, [r3, #24]
 80056fa:	e00a      	b.n	8005712 <update_control_loops+0x3ea>
	} else {
		revolute_axis.vel_error = revolute_axis.command_vel
 80056fc:	4b36      	ldr	r3, [pc, #216]	@ (80057d8 <update_control_loops+0x4b0>)
 80056fe:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- revolute_axis.kalman_velocity;
 8005702:	4b35      	ldr	r3, [pc, #212]	@ (80057d8 <update_control_loops+0x4b0>)
 8005704:	edd3 7a07 	vldr	s15, [r3, #28]
 8005708:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 800570c:	4b32      	ldr	r3, [pc, #200]	@ (80057d8 <update_control_loops+0x4b0>)
 800570e:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	revolute_axis.command_pos = PWM_Satuation(
 8005712:	4b31      	ldr	r3, [pc, #196]	@ (80057d8 <update_control_loops+0x4b0>)
 8005714:	edd3 7a06 	vldr	s15, [r3, #24]
 8005718:	eeb0 0a67 	vmov.f32	s0, s15
 800571c:	4835      	ldr	r0, [pc, #212]	@ (80057f4 <update_control_loops+0x4cc>)
 800571e:	f7fb fd7b 	bl	8001218 <PID_CONTROLLER_Compute>
 8005722:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_velocity_pid,
					revolute_axis.vel_error), ZGX45RGG_150RPM_Constant.U_max,
 8005726:	4b32      	ldr	r3, [pc, #200]	@ (80057f0 <update_control_loops+0x4c8>)
 8005728:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(
 800572c:	4610      	mov	r0, r2
 800572e:	4619      	mov	r1, r3
 8005730:	f7fb f9c8 	bl	8000ac4 <__aeabi_d2iz>
 8005734:	4604      	mov	r4, r0
			-ZGX45RGG_150RPM_Constant.U_max);
 8005736:	4b2e      	ldr	r3, [pc, #184]	@ (80057f0 <update_control_loops+0x4c8>)
 8005738:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800573c:	603a      	str	r2, [r7, #0]
 800573e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005742:	607b      	str	r3, [r7, #4]
	revolute_axis.command_pos = PWM_Satuation(
 8005744:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005748:	f7fb f9bc 	bl	8000ac4 <__aeabi_d2iz>
 800574c:	4603      	mov	r3, r0
 800574e:	4619      	mov	r1, r3
 8005750:	4620      	mov	r0, r4
 8005752:	eeb0 0a48 	vmov.f32	s0, s16
 8005756:	f7fb fcfd 	bl	8001154 <PWM_Satuation>
 800575a:	ee07 0a90 	vmov	s15, r0
 800575e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005762:	4b1d      	ldr	r3, [pc, #116]	@ (80057d8 <update_control_loops+0x4b0>)
 8005764:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Add feed-forward compensation for prismatic axis
	if (prismatic_axis.trajectory_active) {
 8005768:	4b18      	ldr	r3, [pc, #96]	@ (80057cc <update_control_loops+0x4a4>)
 800576a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800576e:	2b00      	cmp	r3, #0
 8005770:	d04a      	beq.n	8005808 <update_control_loops+0x4e0>
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
				prismatic_axis.velocity / 1000.0f);
 8005772:	4b16      	ldr	r3, [pc, #88]	@ (80057cc <update_control_loops+0x4a4>)
 8005774:	edd3 7a01 	vldr	s15, [r3, #4]
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005778:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80057f8 <update_control_loops+0x4d0>
 800577c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005780:	eeb0 0a47 	vmov.f32	s0, s14
 8005784:	481d      	ldr	r0, [pc, #116]	@ (80057fc <update_control_loops+0x4d4>)
 8005786:	f7fc f863 	bl	8001850 <PRISMATIC_MOTOR_FFD_Compute>
 800578a:	eef0 7a40 	vmov.f32	s15, s0
 800578e:	4b0f      	ldr	r3, [pc, #60]	@ (80057cc <update_control_loops+0x4a4>)
 8005790:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005794:	4b11      	ldr	r3, [pc, #68]	@ (80057dc <update_control_loops+0x4b4>)
 8005796:	ed93 7a00 	vldr	s14, [r3]
 800579a:	4b0f      	ldr	r3, [pc, #60]	@ (80057d8 <update_control_loops+0x4b0>)
 800579c:	edd3 6a01 	vldr	s13, [r3, #4]
				normalized_position, revolute_axis.velocity,
				prismatic_encoder.mm / 1000.0f);
 80057a0:	4b17      	ldr	r3, [pc, #92]	@ (8005800 <update_control_loops+0x4d8>)
 80057a2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 80057a6:	eddf 5a14 	vldr	s11, [pc, #80]	@ 80057f8 <update_control_loops+0x4d0>
 80057aa:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80057ae:	eeb0 1a46 	vmov.f32	s2, s12
 80057b2:	eef0 0a66 	vmov.f32	s1, s13
 80057b6:	eeb0 0a47 	vmov.f32	s0, s14
 80057ba:	4812      	ldr	r0, [pc, #72]	@ (8005804 <update_control_loops+0x4dc>)
 80057bc:	f7fc f8db 	bl	8001976 <PRISMATIC_MOTOR_DFD_Compute>
 80057c0:	eef0 7a40 	vmov.f32	s15, s0
 80057c4:	4b01      	ldr	r3, [pc, #4]	@ (80057cc <update_control_loops+0x4a4>)
 80057c6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 80057ca:	e025      	b.n	8005818 <update_control_loops+0x4f0>
 80057cc:	2000027c 	.word	0x2000027c
 80057d0:	200004e4 	.word	0x200004e4
 80057d4:	20000080 	.word	0x20000080
 80057d8:	200002c0 	.word	0x200002c0
 80057dc:	20000358 	.word	0x20000358
 80057e0:	40490fdb 	.word	0x40490fdb
 80057e4:	40c90fdb 	.word	0x40c90fdb
 80057e8:	c0490fdb 	.word	0xc0490fdb
 80057ec:	2000050c 	.word	0x2000050c
 80057f0:	20000000 	.word	0x20000000
 80057f4:	20000534 	.word	0x20000534
 80057f8:	447a0000 	.word	0x447a0000
 80057fc:	2000055c 	.word	0x2000055c
 8005800:	20000404 	.word	0x20000404
 8005804:	20000560 	.word	0x20000560
	} else {
		prismatic_axis.ffd = 0.0f;
 8005808:	4b69      	ldr	r3, [pc, #420]	@ (80059b0 <update_control_loops+0x688>)
 800580a:	f04f 0200 	mov.w	r2, #0
 800580e:	631a      	str	r2, [r3, #48]	@ 0x30
		prismatic_axis.dfd = 0.0f;
 8005810:	4b67      	ldr	r3, [pc, #412]	@ (80059b0 <update_control_loops+0x688>)
 8005812:	f04f 0200 	mov.w	r2, #0
 8005816:	62da      	str	r2, [r3, #44]	@ 0x2c
	}

	// Add feed-forward compensation for revolute axis
	revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8005818:	4b66      	ldr	r3, [pc, #408]	@ (80059b4 <update_control_loops+0x68c>)
 800581a:	edd3 7a01 	vldr	s15, [r3, #4]
 800581e:	eeb0 0a67 	vmov.f32	s0, s15
 8005822:	4865      	ldr	r0, [pc, #404]	@ (80059b8 <update_control_loops+0x690>)
 8005824:	f7fb fe96 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 8005828:	eef0 7a40 	vmov.f32	s15, s0
 800582c:	4b61      	ldr	r3, [pc, #388]	@ (80059b4 <update_control_loops+0x68c>)
 800582e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			revolute_axis.velocity);
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005832:	4b62      	ldr	r3, [pc, #392]	@ (80059bc <update_control_loops+0x694>)
 8005834:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
			revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005838:	4b61      	ldr	r3, [pc, #388]	@ (80059c0 <update_control_loops+0x698>)
 800583a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 800583e:	ed9f 6a61 	vldr	s12, [pc, #388]	@ 80059c4 <update_control_loops+0x69c>
 8005842:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005846:	eeb0 1a66 	vmov.f32	s2, s13
 800584a:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 80059c8 <update_control_loops+0x6a0>
 800584e:	eeb0 0a47 	vmov.f32	s0, s14
 8005852:	485e      	ldr	r0, [pc, #376]	@ (80059cc <update_control_loops+0x6a4>)
 8005854:	f7fb ff12 	bl	800167c <REVOLUTE_MOTOR_DFD_Compute>
 8005858:	eef0 7a40 	vmov.f32	s15, s0
 800585c:	4b55      	ldr	r3, [pc, #340]	@ (80059b4 <update_control_loops+0x68c>)
 800585e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	// Add feedforward and backlash terms to commands
	prismatic_axis.command_pos += +prismatic_axis.dfd + prismatic_axis.ffd;
 8005862:	4b53      	ldr	r3, [pc, #332]	@ (80059b0 <update_control_loops+0x688>)
 8005864:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005868:	4b51      	ldr	r3, [pc, #324]	@ (80059b0 <update_control_loops+0x688>)
 800586a:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800586e:	4b50      	ldr	r3, [pc, #320]	@ (80059b0 <update_control_loops+0x688>)
 8005870:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8005874:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800587c:	4b4c      	ldr	r3, [pc, #304]	@ (80059b0 <update_control_loops+0x688>)
 800587e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	revolute_axis.command_pos += revolute_axis.dfd
 8005882:	4b4c      	ldr	r3, [pc, #304]	@ (80059b4 <update_control_loops+0x68c>)
 8005884:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005888:	4b4a      	ldr	r3, [pc, #296]	@ (80059b4 <update_control_loops+0x68c>)
 800588a:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
			+ revolute_axis.ffd;
 800588e:	4b49      	ldr	r3, [pc, #292]	@ (80059b4 <update_control_loops+0x68c>)
 8005890:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8005894:	ee76 7aa7 	vadd.f32	s15, s13, s15
	revolute_axis.command_pos += revolute_axis.dfd
 8005898:	ee77 7a27 	vadd.f32	s15, s14, s15
 800589c:	4b45      	ldr	r3, [pc, #276]	@ (80059b4 <update_control_loops+0x68c>)
 800589e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Final saturation
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80058a2:	4b43      	ldr	r3, [pc, #268]	@ (80059b0 <update_control_loops+0x688>)
 80058a4:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 80058a8:	4b49      	ldr	r3, [pc, #292]	@ (80059d0 <update_control_loops+0x6a8>)
 80058aa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80058ae:	4610      	mov	r0, r2
 80058b0:	4619      	mov	r1, r3
 80058b2:	f7fb f907 	bl	8000ac4 <__aeabi_d2iz>
 80058b6:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 80058b8:	4b45      	ldr	r3, [pc, #276]	@ (80059d0 <update_control_loops+0x6a8>)
 80058ba:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80058be:	4615      	mov	r5, r2
 80058c0:	f083 4600 	eor.w	r6, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80058c4:	4628      	mov	r0, r5
 80058c6:	4631      	mov	r1, r6
 80058c8:	f7fb f8fc 	bl	8000ac4 <__aeabi_d2iz>
 80058cc:	4603      	mov	r3, r0
 80058ce:	4619      	mov	r1, r3
 80058d0:	4620      	mov	r0, r4
 80058d2:	eeb0 0a48 	vmov.f32	s0, s16
 80058d6:	f7fb fc3d 	bl	8001154 <PWM_Satuation>
 80058da:	ee07 0a90 	vmov	s15, r0
 80058de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058e2:	4b33      	ldr	r3, [pc, #204]	@ (80059b0 <update_control_loops+0x688>)
 80058e4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 80058e8:	4b32      	ldr	r3, [pc, #200]	@ (80059b4 <update_control_loops+0x68c>)
 80058ea:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 80058ee:	4b39      	ldr	r3, [pc, #228]	@ (80059d4 <update_control_loops+0x6ac>)
 80058f0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 80058f4:	4610      	mov	r0, r2
 80058f6:	4619      	mov	r1, r3
 80058f8:	f7fb f8e4 	bl	8000ac4 <__aeabi_d2iz>
 80058fc:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 80058fe:	4b35      	ldr	r3, [pc, #212]	@ (80059d4 <update_control_loops+0x6ac>)
 8005900:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005904:	4692      	mov	sl, r2
 8005906:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 800590a:	4650      	mov	r0, sl
 800590c:	4659      	mov	r1, fp
 800590e:	f7fb f8d9 	bl	8000ac4 <__aeabi_d2iz>
 8005912:	4603      	mov	r3, r0
 8005914:	4619      	mov	r1, r3
 8005916:	4620      	mov	r0, r4
 8005918:	eeb0 0a48 	vmov.f32	s0, s16
 800591c:	f7fb fc1a 	bl	8001154 <PWM_Satuation>
 8005920:	ee07 0a90 	vmov	s15, r0
 8005924:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005928:	4b22      	ldr	r3, [pc, #136]	@ (80059b4 <update_control_loops+0x68c>)
 800592a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Apply commands to motors
	MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 800592e:	4b20      	ldr	r3, [pc, #128]	@ (80059b0 <update_control_loops+0x688>)
 8005930:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005934:	eef0 0a67 	vmov.f32	s1, s15
 8005938:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 80059d8 <update_control_loops+0x6b0>
 800593c:	4827      	ldr	r0, [pc, #156]	@ (80059dc <update_control_loops+0x6b4>)
 800593e:	f7fb fd21 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8005942:	4b1c      	ldr	r3, [pc, #112]	@ (80059b4 <update_control_loops+0x68c>)
 8005944:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005948:	eef0 0a67 	vmov.f32	s1, s15
 800594c:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80059d8 <update_control_loops+0x6b0>
 8005950:	4823      	ldr	r0, [pc, #140]	@ (80059e0 <update_control_loops+0x6b8>)
 8005952:	f7fb fd17 	bl	8001384 <MDXX_set_range>

	// Update display values
	prismatic_axis.mm = prismatic_encoder.mm;
 8005956:	4b1a      	ldr	r3, [pc, #104]	@ (80059c0 <update_control_loops+0x698>)
 8005958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800595a:	4a15      	ldr	r2, [pc, #84]	@ (80059b0 <update_control_loops+0x688>)
 800595c:	63d3      	str	r3, [r2, #60]	@ 0x3c
	prismatic_axis.target = prismatic_axis.target_pos;
 800595e:	4b14      	ldr	r3, [pc, #80]	@ (80059b0 <update_control_loops+0x688>)
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	4a13      	ldr	r2, [pc, #76]	@ (80059b0 <update_control_loops+0x688>)
 8005964:	6393      	str	r3, [r2, #56]	@ 0x38

	revolute_axis.deg = UnitConverter_angle(&converter_system,
 8005966:	4b1f      	ldr	r3, [pc, #124]	@ (80059e4 <update_control_loops+0x6bc>)
 8005968:	edd3 7a00 	vldr	s15, [r3]
 800596c:	220e      	movs	r2, #14
 800596e:	210f      	movs	r1, #15
 8005970:	eeb0 0a67 	vmov.f32	s0, s15
 8005974:	481c      	ldr	r0, [pc, #112]	@ (80059e8 <update_control_loops+0x6c0>)
 8005976:	f7fe fccd 	bl	8004314 <UnitConverter_angle>
 800597a:	eef0 7a40 	vmov.f32	s15, s0
 800597e:	4b0d      	ldr	r3, [pc, #52]	@ (80059b4 <update_control_loops+0x68c>)
 8005980:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
			normalized_position, UNIT_RADIAN, UNIT_DEGREE);
	revolute_axis.target = UnitConverter_angle(&converter_system, angle_deg,
 8005984:	4b19      	ldr	r3, [pc, #100]	@ (80059ec <update_control_loops+0x6c4>)
 8005986:	edd3 7a00 	vldr	s15, [r3]
 800598a:	220e      	movs	r2, #14
 800598c:	210f      	movs	r1, #15
 800598e:	eeb0 0a67 	vmov.f32	s0, s15
 8005992:	4815      	ldr	r0, [pc, #84]	@ (80059e8 <update_control_loops+0x6c0>)
 8005994:	f7fe fcbe 	bl	8004314 <UnitConverter_angle>
 8005998:	eef0 7a40 	vmov.f32	s15, s0
 800599c:	4b05      	ldr	r3, [pc, #20]	@ (80059b4 <update_control_loops+0x68c>)
 800599e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
			UNIT_RADIAN, UNIT_DEGREE);
}
 80059a2:	bf00      	nop
 80059a4:	371c      	adds	r7, #28
 80059a6:	46bd      	mov	sp, r7
 80059a8:	ecbd 8b02 	vpop	{d8}
 80059ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059b0:	2000027c 	.word	0x2000027c
 80059b4:	200002c0 	.word	0x200002c0
 80059b8:	20000568 	.word	0x20000568
 80059bc:	20000460 	.word	0x20000460
 80059c0:	20000404 	.word	0x20000404
 80059c4:	447a0000 	.word	0x447a0000
 80059c8:	00000000 	.word	0x00000000
 80059cc:	2000056c 	.word	0x2000056c
 80059d0:	20000080 	.word	0x20000080
 80059d4:	20000000 	.word	0x20000000
 80059d8:	44fa0000 	.word	0x44fa0000
 80059dc:	2000036c 	.word	0x2000036c
 80059e0:	200003b8 	.word	0x200003b8
 80059e4:	20000358 	.word	0x20000358
 80059e8:	200007d0 	.word	0x200007d0
 80059ec:	20000360 	.word	0x20000360

080059f0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	4603      	mov	r3, r0
 80059f8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EMER_Pin) {
 80059fa:	88fb      	ldrh	r3, [r7, #6]
 80059fc:	2b10      	cmp	r3, #16
 80059fe:	d105      	bne.n	8005a0c <HAL_GPIO_EXTI_Callback+0x1c>
		rs_current_state = RS_EMERGENCY_TRIGGED;
 8005a00:	4b10      	ldr	r3, [pc, #64]	@ (8005a44 <HAL_GPIO_EXTI_Callback+0x54>)
 8005a02:	2205      	movs	r2, #5
 8005a04:	701a      	strb	r2, [r3, #0]
		emer_state = PUSHED;
 8005a06:	4b10      	ldr	r3, [pc, #64]	@ (8005a48 <HAL_GPIO_EXTI_Callback+0x58>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PROX_Pin) {
 8005a0c:	88fb      	ldrh	r3, [r7, #6]
 8005a0e:	2b40      	cmp	r3, #64	@ 0x40
 8005a10:	d104      	bne.n	8005a1c <HAL_GPIO_EXTI_Callback+0x2c>
		prox_count++;
 8005a12:	4b0e      	ldr	r3, [pc, #56]	@ (8005a4c <HAL_GPIO_EXTI_Callback+0x5c>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	3301      	adds	r3, #1
 8005a18:	4a0c      	ldr	r2, [pc, #48]	@ (8005a4c <HAL_GPIO_EXTI_Callback+0x5c>)
 8005a1a:	6013      	str	r3, [r2, #0]
	}

	if (GPIO_Pin == UPPER_PHOTO_Pin) {
 8005a1c:	88fb      	ldrh	r3, [r7, #6]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d102      	bne.n	8005a28 <HAL_GPIO_EXTI_Callback+0x38>
		up_photo = true;
 8005a22:	4b0b      	ldr	r3, [pc, #44]	@ (8005a50 <HAL_GPIO_EXTI_Callback+0x60>)
 8005a24:	2201      	movs	r2, #1
 8005a26:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == LOWER_PHOTO_Pin) {
 8005a28:	88fb      	ldrh	r3, [r7, #6]
 8005a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a2e:	d102      	bne.n	8005a36 <HAL_GPIO_EXTI_Callback+0x46>
		low_photo = true;
 8005a30:	4b08      	ldr	r3, [pc, #32]	@ (8005a54 <HAL_GPIO_EXTI_Callback+0x64>)
 8005a32:	2201      	movs	r2, #1
 8005a34:	701a      	strb	r2, [r3, #0]
	}
}
 8005a36:	bf00      	nop
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	2000012f 	.word	0x2000012f
 8005a48:	20000130 	.word	0x20000130
 8005a4c:	20000364 	.word	0x20000364
 8005a50:	20000368 	.word	0x20000368
 8005a54:	20000369 	.word	0x20000369

08005a58 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
	// Handle UART reception if needed
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a42      	ldr	r2, [pc, #264]	@ (8005b80 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d17c      	bne.n	8005b76 <HAL_TIM_PeriodElapsedCallback+0x10a>
		// Update sensor readings
		plotter_update_sensors();
 8005a7c:	f000 fc74 	bl	8006368 <plotter_update_sensors>

		QEI_get_diff_count(&prismatic_encoder);
 8005a80:	4840      	ldr	r0, [pc, #256]	@ (8005b84 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8005a82:	f7fd fddd 	bl	8003640 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 8005a86:	483f      	ldr	r0, [pc, #252]	@ (8005b84 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8005a88:	f7fd fec6 	bl	8003818 <QEI_compute_data>
		QEI_get_diff_count(&revolute_encoder);
 8005a8c:	483e      	ldr	r0, [pc, #248]	@ (8005b88 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8005a8e:	f7fd fdd7 	bl	8003640 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 8005a92:	483d      	ldr	r0, [pc, #244]	@ (8005b88 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8005a94:	f7fd fec0 	bl	8003818 <QEI_compute_data>

		// Calculate control signals for revolute axis
		revolute_axis.input_voltage = mapf(revolute_axis.command_pos, -65535.0f,
 8005a98:	4b3c      	ldr	r3, [pc, #240]	@ (8005b8c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005a9a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005a9e:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8005aa2:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8005aa6:	ed9f 1a3a 	vldr	s2, [pc, #232]	@ 8005b90 <HAL_TIM_PeriodElapsedCallback+0x124>
 8005aaa:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8005b94 <HAL_TIM_PeriodElapsedCallback+0x128>
 8005aae:	eeb0 0a67 	vmov.f32	s0, s15
 8005ab2:	f7fc f935 	bl	8001d20 <mapf>
 8005ab6:	eef0 7a40 	vmov.f32	s15, s0
 8005aba:	4b34      	ldr	r3, [pc, #208]	@ (8005b8c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005abc:	edc3 7a08 	vstr	s15, [r3, #32]
				65535.0f, -12.0f, 12.0f);

		revolute_axis.kalman_velocity = SteadyStateKalmanFilter(
 8005ac0:	4b32      	ldr	r3, [pc, #200]	@ (8005b8c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005ac2:	edd3 7a08 	vldr	s15, [r3, #32]
 8005ac6:	4b30      	ldr	r3, [pc, #192]	@ (8005b88 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8005ac8:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8005acc:	eef0 0a47 	vmov.f32	s1, s14
 8005ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8005ad4:	4830      	ldr	r0, [pc, #192]	@ (8005b98 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8005ad6:	f7fe fe7d 	bl	80047d4 <SteadyStateKalmanFilter>
 8005ada:	eef0 7a40 	vmov.f32	s15, s0
 8005ade:	4b2b      	ldr	r3, [pc, #172]	@ (8005b8c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005ae0:	edc3 7a07 	vstr	s15, [r3, #28]
				&revolute_kalman, revolute_axis.input_voltage,
				revolute_encoder.rads);

		if (isnan(revolute_axis.kalman_velocity)) {
 8005ae4:	4b29      	ldr	r3, [pc, #164]	@ (8005b8c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005ae6:	edd3 7a07 	vldr	s15, [r3, #28]
 8005aea:	eef4 7a67 	vcmp.f32	s15, s15
 8005aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af2:	d703      	bvc.n	8005afc <HAL_TIM_PeriodElapsedCallback+0x90>
			revolute_axis.kalman_velocity = 0.0f;
 8005af4:	4b25      	ldr	r3, [pc, #148]	@ (8005b8c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	61da      	str	r2, [r3, #28]
		}

		// Calculate control signals for prismatic axis
		prismatic_axis.input_voltage = mapf(prismatic_axis.command_pos,
 8005afc:	4b27      	ldr	r3, [pc, #156]	@ (8005b9c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005afe:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005b02:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8005b06:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8005b0a:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 8005b90 <HAL_TIM_PeriodElapsedCallback+0x124>
 8005b0e:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8005b94 <HAL_TIM_PeriodElapsedCallback+0x128>
 8005b12:	eeb0 0a67 	vmov.f32	s0, s15
 8005b16:	f7fc f903 	bl	8001d20 <mapf>
 8005b1a:	eef0 7a40 	vmov.f32	s15, s0
 8005b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8005b9c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005b20:	edc3 7a08 	vstr	s15, [r3, #32]
				-65535.0f, 65535.0f, -12.0f, 12.0f);

		prismatic_axis.kalman_velocity = MotorKalman_Estimate(
 8005b24:	4b1d      	ldr	r3, [pc, #116]	@ (8005b9c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005b26:	edd3 7a08 	vldr	s15, [r3, #32]
 8005b2a:	4b16      	ldr	r3, [pc, #88]	@ (8005b84 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8005b2c:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8005b30:	eef0 0a47 	vmov.f32	s1, s14
 8005b34:	eeb0 0a67 	vmov.f32	s0, s15
 8005b38:	4819      	ldr	r0, [pc, #100]	@ (8005ba0 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8005b3a:	f7fd f8bf 	bl	8002cbc <MotorKalman_Estimate>
 8005b3e:	eeb0 7a40 	vmov.f32	s14, s0
				&prismatic_kalman, prismatic_axis.input_voltage,
				prismatic_encoder.rads)
				* Disturbance_Constant.prismatic_pulley_radius * 1000.0f;
 8005b42:	4b18      	ldr	r3, [pc, #96]	@ (8005ba4 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8005b44:	edd3 7a04 	vldr	s15, [r3, #16]
 8005b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b4c:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8005ba8 <HAL_TIM_PeriodElapsedCallback+0x13c>
 8005b50:	ee67 7a87 	vmul.f32	s15, s15, s14
		prismatic_axis.kalman_velocity = MotorKalman_Estimate(
 8005b54:	4b11      	ldr	r3, [pc, #68]	@ (8005b9c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005b56:	edc3 7a07 	vstr	s15, [r3, #28]

		if (isnan(prismatic_axis.kalman_velocity)) {
 8005b5a:	4b10      	ldr	r3, [pc, #64]	@ (8005b9c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005b5c:	edd3 7a07 	vldr	s15, [r3, #28]
 8005b60:	eef4 7a67 	vcmp.f32	s15, s15
 8005b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b68:	d703      	bvc.n	8005b72 <HAL_TIM_PeriodElapsedCallback+0x106>
			prismatic_axis.kalman_velocity = 0.0f;
 8005b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b9c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005b6c:	f04f 0200 	mov.w	r2, #0
 8005b70:	61da      	str	r2, [r3, #28]
		}

		update_control_loops();
 8005b72:	f7ff fbd9 	bl	8005328 <update_control_loops>
	}
}
 8005b76:	bf00      	nop
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	200019b4 	.word	0x200019b4
 8005b84:	20000404 	.word	0x20000404
 8005b88:	20000460 	.word	0x20000460
 8005b8c:	200002c0 	.word	0x200002c0
 8005b90:	477fff00 	.word	0x477fff00
 8005b94:	c77fff00 	.word	0xc77fff00
 8005b98:	200014f4 	.word	0x200014f4
 8005b9c:	2000027c 	.word	0x2000027c
 8005ba0:	20001188 	.word	0x20001188
 8005ba4:	20000100 	.word	0x20000100
 8005ba8:	447a0000 	.word	0x447a0000

08005bac <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005bb0:	b672      	cpsid	i
}
 8005bb2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005bb4:	bf00      	nop
 8005bb6:	e7fd      	b.n	8005bb4 <Error_Handler+0x8>

08005bb8 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 8005bb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005bbc:	ed2d 8b02 	vpush	{d8}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af02      	add	r7, sp, #8
	ZGX45RGG_400RPM_Constant.sd_max = 500;
 8005bc4:	49c4      	ldr	r1, [pc, #784]	@ (8005ed8 <plotter_begin+0x320>)
 8005bc6:	f04f 0200 	mov.w	r2, #0
 8005bca:	4bc4      	ldr	r3, [pc, #784]	@ (8005edc <plotter_begin+0x324>)
 8005bcc:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max * 2;
 8005bd0:	4bc1      	ldr	r3, [pc, #772]	@ (8005ed8 <plotter_begin+0x320>)
 8005bd2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	f7fa fb23 	bl	8000224 <__adddf3>
 8005bde:	4602      	mov	r2, r0
 8005be0:	460b      	mov	r3, r1
 8005be2:	49bd      	ldr	r1, [pc, #756]	@ (8005ed8 <plotter_begin+0x320>)
 8005be4:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	ZGX45RGG_400RPM_Constant.traject_sd_max = 500;
 8005be8:	49bb      	ldr	r1, [pc, #748]	@ (8005ed8 <plotter_begin+0x320>)
 8005bea:	f04f 0200 	mov.w	r2, #0
 8005bee:	4bbb      	ldr	r3, [pc, #748]	@ (8005edc <plotter_begin+0x324>)
 8005bf0:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
	ZGX45RGG_400RPM_Constant.traject_sdd_max = ZGX45RGG_400RPM_Constant.sdd_max;
 8005bf4:	4bb8      	ldr	r3, [pc, #736]	@ (8005ed8 <plotter_begin+0x320>)
 8005bf6:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8005bfa:	49b7      	ldr	r1, [pc, #732]	@ (8005ed8 <plotter_begin+0x320>)
 8005bfc:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78

	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 8005c00:	4bb7      	ldr	r3, [pc, #732]	@ (8005ee0 <plotter_begin+0x328>)
 8005c02:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
			* (24.0 / 36.0) - 2.0;
 8005c06:	a3b0      	add	r3, pc, #704	@ (adr r3, 8005ec8 <plotter_begin+0x310>)
 8005c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0c:	f7fa fcc0 	bl	8000590 <__aeabi_dmul>
 8005c10:	4602      	mov	r2, r0
 8005c12:	460b      	mov	r3, r1
 8005c14:	4610      	mov	r0, r2
 8005c16:	4619      	mov	r1, r3
 8005c18:	f04f 0200 	mov.w	r2, #0
 8005c1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005c20:	f7fa fafe 	bl	8000220 <__aeabi_dsub>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 8005c28:	49ad      	ldr	r1, [pc, #692]	@ (8005ee0 <plotter_begin+0x328>)
 8005c2a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	ZGX45RGG_150RPM_Constant.qdd_max = ZGX45RGG_150RPM_Constant.qd_max * 0.4;
 8005c2e:	4bac      	ldr	r3, [pc, #688]	@ (8005ee0 <plotter_begin+0x328>)
 8005c30:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8005c34:	a3a6      	add	r3, pc, #664	@ (adr r3, 8005ed0 <plotter_begin+0x318>)
 8005c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3a:	f7fa fca9 	bl	8000590 <__aeabi_dmul>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	460b      	mov	r3, r1
 8005c42:	49a7      	ldr	r1, [pc, #668]	@ (8005ee0 <plotter_begin+0x328>)
 8005c44:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	ZGX45RGG_150RPM_Constant.traject_qd_max = ZGX45RGG_150RPM_Constant.qd_max;
 8005c48:	4ba5      	ldr	r3, [pc, #660]	@ (8005ee0 <plotter_begin+0x328>)
 8005c4a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005c4e:	49a4      	ldr	r1, [pc, #656]	@ (8005ee0 <plotter_begin+0x328>)
 8005c50:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	ZGX45RGG_150RPM_Constant.traject_qdd_max = ZGX45RGG_150RPM_Constant.qdd_max;
 8005c54:	4ba2      	ldr	r3, [pc, #648]	@ (8005ee0 <plotter_begin+0x328>)
 8005c56:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8005c5a:	49a1      	ldr	r1, [pc, #644]	@ (8005ee0 <plotter_begin+0x328>)
 8005c5c:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 8005c60:	2100      	movs	r1, #0
 8005c62:	48a0      	ldr	r0, [pc, #640]	@ (8005ee4 <plotter_begin+0x32c>)
 8005c64:	f000 fc14 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 8005c68:	eddf 2a9f 	vldr	s5, [pc, #636]	@ 8005ee8 <plotter_begin+0x330>
 8005c6c:	ed9f 2a9f 	vldr	s4, [pc, #636]	@ 8005eec <plotter_begin+0x334>
 8005c70:	eddf 1a9f 	vldr	s3, [pc, #636]	@ 8005ef0 <plotter_begin+0x338>
 8005c74:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 8005ef0 <plotter_begin+0x338>
 8005c78:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 8005ef4 <plotter_begin+0x33c>
 8005c7c:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 8005ee8 <plotter_begin+0x330>
 8005c80:	4898      	ldr	r0, [pc, #608]	@ (8005ee4 <plotter_begin+0x32c>)
 8005c82:	f000 fc63 	bl	800654c <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 8005c86:	2102      	movs	r1, #2
 8005c88:	489b      	ldr	r0, [pc, #620]	@ (8005ef8 <plotter_begin+0x340>)
 8005c8a:	f000 fc01 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 8005c8e:	ed9f 3a96 	vldr	s6, [pc, #600]	@ 8005ee8 <plotter_begin+0x330>
 8005c92:	eddf 2a96 	vldr	s5, [pc, #600]	@ 8005eec <plotter_begin+0x334>
 8005c96:	ed9f 2a96 	vldr	s4, [pc, #600]	@ 8005ef0 <plotter_begin+0x338>
 8005c9a:	eddf 1a95 	vldr	s3, [pc, #596]	@ 8005ef0 <plotter_begin+0x338>
 8005c9e:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8005ca2:	eddf 0a94 	vldr	s1, [pc, #592]	@ 8005ef4 <plotter_begin+0x33c>
 8005ca6:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 8005ee8 <plotter_begin+0x330>
 8005caa:	4893      	ldr	r0, [pc, #588]	@ (8005ef8 <plotter_begin+0x340>)
 8005cac:	f000 fc79 	bl	80065a2 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4892      	ldr	r0, [pc, #584]	@ (8005efc <plotter_begin+0x344>)
 8005cb4:	f000 fbec 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 8005cb8:	eddf 2a91 	vldr	s5, [pc, #580]	@ 8005f00 <plotter_begin+0x348>
 8005cbc:	ed9f 2a91 	vldr	s4, [pc, #580]	@ 8005f04 <plotter_begin+0x34c>
 8005cc0:	eddf 1a8b 	vldr	s3, [pc, #556]	@ 8005ef0 <plotter_begin+0x338>
 8005cc4:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 8005ef0 <plotter_begin+0x338>
 8005cc8:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 8005ef4 <plotter_begin+0x33c>
 8005ccc:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 8005f00 <plotter_begin+0x348>
 8005cd0:	488a      	ldr	r0, [pc, #552]	@ (8005efc <plotter_begin+0x344>)
 8005cd2:	f000 fc3b 	bl	800654c <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 8005cd6:	2102      	movs	r1, #2
 8005cd8:	488b      	ldr	r0, [pc, #556]	@ (8005f08 <plotter_begin+0x350>)
 8005cda:	f000 fbd9 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 8005cde:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 8005ce2:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 8005ce6:	ed9f 2a82 	vldr	s4, [pc, #520]	@ 8005ef0 <plotter_begin+0x338>
 8005cea:	eddf 1a81 	vldr	s3, [pc, #516]	@ 8005ef0 <plotter_begin+0x338>
 8005cee:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8005cf2:	eddf 0a80 	vldr	s1, [pc, #512]	@ 8005ef4 <plotter_begin+0x33c>
 8005cf6:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8005cfa:	4883      	ldr	r0, [pc, #524]	@ (8005f08 <plotter_begin+0x350>)
 8005cfc:	f000 fc51 	bl	80065a2 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 8005d00:	2100      	movs	r1, #0
 8005d02:	4882      	ldr	r0, [pc, #520]	@ (8005f0c <plotter_begin+0x354>)
 8005d04:	f000 fbc4 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005d08:	4b73      	ldr	r3, [pc, #460]	@ (8005ed8 <plotter_begin+0x320>)
 8005d0a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005d0e:	4610      	mov	r0, r2
 8005d10:	4619      	mov	r1, r3
 8005d12:	f7fa ff1f 	bl	8000b54 <__aeabi_d2f>
 8005d16:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 8005d18:	4b6f      	ldr	r3, [pc, #444]	@ (8005ed8 <plotter_begin+0x320>)
 8005d1a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005d1e:	4610      	mov	r0, r2
 8005d20:	4619      	mov	r1, r3
 8005d22:	f7fa ff17 	bl	8000b54 <__aeabi_d2f>
 8005d26:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005d28:	ee07 3a90 	vmov	s15, r3
 8005d2c:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 8005d30:	4b69      	ldr	r3, [pc, #420]	@ (8005ed8 <plotter_begin+0x320>)
 8005d32:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005d36:	4610      	mov	r0, r2
 8005d38:	4619      	mov	r1, r3
 8005d3a:	f7fa ff0b 	bl	8000b54 <__aeabi_d2f>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	ee02 3a90 	vmov	s5, r3
 8005d44:	eeb0 2a48 	vmov.f32	s4, s16
 8005d48:	eddf 1a69 	vldr	s3, [pc, #420]	@ 8005ef0 <plotter_begin+0x338>
 8005d4c:	ed9f 1a68 	vldr	s2, [pc, #416]	@ 8005ef0 <plotter_begin+0x338>
 8005d50:	eddf 0a68 	vldr	s1, [pc, #416]	@ 8005ef4 <plotter_begin+0x33c>
 8005d54:	ee00 4a10 	vmov	s0, r4
 8005d58:	486c      	ldr	r0, [pc, #432]	@ (8005f0c <plotter_begin+0x354>)
 8005d5a:	f000 fbf7 	bl	800654c <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 8005d5e:	2102      	movs	r1, #2
 8005d60:	486b      	ldr	r0, [pc, #428]	@ (8005f10 <plotter_begin+0x358>)
 8005d62:	f000 fb95 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005d66:	4b5c      	ldr	r3, [pc, #368]	@ (8005ed8 <plotter_begin+0x320>)
 8005d68:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005d6c:	4610      	mov	r0, r2
 8005d6e:	4619      	mov	r1, r3
 8005d70:	f7fa fef0 	bl	8000b54 <__aeabi_d2f>
 8005d74:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8005d76:	4b58      	ldr	r3, [pc, #352]	@ (8005ed8 <plotter_begin+0x320>)
 8005d78:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005d7c:	4610      	mov	r0, r2
 8005d7e:	4619      	mov	r1, r3
 8005d80:	f7fa fee8 	bl	8000b54 <__aeabi_d2f>
 8005d84:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005d86:	ee07 3a90 	vmov	s15, r3
 8005d8a:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8005d8e:	4b52      	ldr	r3, [pc, #328]	@ (8005ed8 <plotter_begin+0x320>)
 8005d90:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005d94:	4610      	mov	r0, r2
 8005d96:	4619      	mov	r1, r3
 8005d98:	f7fa fedc 	bl	8000b54 <__aeabi_d2f>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	ee03 3a10 	vmov	s6, r3
 8005da2:	eef0 2a48 	vmov.f32	s5, s16
 8005da6:	ed9f 2a52 	vldr	s4, [pc, #328]	@ 8005ef0 <plotter_begin+0x338>
 8005daa:	eddf 1a51 	vldr	s3, [pc, #324]	@ 8005ef0 <plotter_begin+0x338>
 8005dae:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8005db2:	eddf 0a50 	vldr	s1, [pc, #320]	@ 8005ef4 <plotter_begin+0x33c>
 8005db6:	ee00 4a10 	vmov	s0, r4
 8005dba:	4855      	ldr	r0, [pc, #340]	@ (8005f10 <plotter_begin+0x358>)
 8005dbc:	f000 fbf1 	bl	80065a2 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	4854      	ldr	r0, [pc, #336]	@ (8005f14 <plotter_begin+0x35c>)
 8005dc4:	f000 fb64 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005dc8:	4b45      	ldr	r3, [pc, #276]	@ (8005ee0 <plotter_begin+0x328>)
 8005dca:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005dce:	4610      	mov	r0, r2
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	f7fa febf 	bl	8000b54 <__aeabi_d2f>
 8005dd6:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 8005dd8:	4b41      	ldr	r3, [pc, #260]	@ (8005ee0 <plotter_begin+0x328>)
 8005dda:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005dde:	4610      	mov	r0, r2
 8005de0:	4619      	mov	r1, r3
 8005de2:	f7fa feb7 	bl	8000b54 <__aeabi_d2f>
 8005de6:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005de8:	ee07 3a90 	vmov	s15, r3
 8005dec:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 8005df0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ee0 <plotter_begin+0x328>)
 8005df2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005df6:	4610      	mov	r0, r2
 8005df8:	4619      	mov	r1, r3
 8005dfa:	f7fa feab 	bl	8000b54 <__aeabi_d2f>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	ee02 3a90 	vmov	s5, r3
 8005e04:	eeb0 2a48 	vmov.f32	s4, s16
 8005e08:	eddf 1a39 	vldr	s3, [pc, #228]	@ 8005ef0 <plotter_begin+0x338>
 8005e0c:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8005ef0 <plotter_begin+0x338>
 8005e10:	eddf 0a38 	vldr	s1, [pc, #224]	@ 8005ef4 <plotter_begin+0x33c>
 8005e14:	ee00 4a10 	vmov	s0, r4
 8005e18:	483e      	ldr	r0, [pc, #248]	@ (8005f14 <plotter_begin+0x35c>)
 8005e1a:	f000 fb97 	bl	800654c <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 8005e1e:	2102      	movs	r1, #2
 8005e20:	483d      	ldr	r0, [pc, #244]	@ (8005f18 <plotter_begin+0x360>)
 8005e22:	f000 fb35 	bl	8006490 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005e26:	4b2e      	ldr	r3, [pc, #184]	@ (8005ee0 <plotter_begin+0x328>)
 8005e28:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	4619      	mov	r1, r3
 8005e30:	f7fa fe90 	bl	8000b54 <__aeabi_d2f>
 8005e34:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8005e36:	4b2a      	ldr	r3, [pc, #168]	@ (8005ee0 <plotter_begin+0x328>)
 8005e38:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005e3c:	4610      	mov	r0, r2
 8005e3e:	4619      	mov	r1, r3
 8005e40:	f7fa fe88 	bl	8000b54 <__aeabi_d2f>
 8005e44:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005e46:	ee07 3a90 	vmov	s15, r3
 8005e4a:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8005e4e:	4b24      	ldr	r3, [pc, #144]	@ (8005ee0 <plotter_begin+0x328>)
 8005e50:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005e54:	4610      	mov	r0, r2
 8005e56:	4619      	mov	r1, r3
 8005e58:	f7fa fe7c 	bl	8000b54 <__aeabi_d2f>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	ee03 3a10 	vmov	s6, r3
 8005e62:	eef0 2a48 	vmov.f32	s5, s16
 8005e66:	ed9f 2a22 	vldr	s4, [pc, #136]	@ 8005ef0 <plotter_begin+0x338>
 8005e6a:	eddf 1a21 	vldr	s3, [pc, #132]	@ 8005ef0 <plotter_begin+0x338>
 8005e6e:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8005e72:	eddf 0a20 	vldr	s1, [pc, #128]	@ 8005ef4 <plotter_begin+0x33c>
 8005e76:	ee00 4a10 	vmov	s0, r4
 8005e7a:	4827      	ldr	r0, [pc, #156]	@ (8005f18 <plotter_begin+0x360>)
 8005e7c:	f000 fb91 	bl	80065a2 <SIGNAL_config_square>

	UnitConverter_init(&converter_system);
 8005e80:	4826      	ldr	r0, [pc, #152]	@ (8005f1c <plotter_begin+0x364>)
 8005e82:	f7fe f9b1 	bl	80041e8 <UnitConverter_init>

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 8005e86:	4b26      	ldr	r3, [pc, #152]	@ (8005f20 <plotter_begin+0x368>)
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7fa fb28 	bl	80004e0 <__aeabi_f2d>
 8005e90:	4602      	mov	r2, r0
 8005e92:	460b      	mov	r3, r1
 8005e94:	f7fa f9c6 	bl	8000224 <__adddf3>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8005f24 <plotter_begin+0x36c>)
 8005ea6:	f7fa fb73 	bl	8000590 <__aeabi_dmul>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 8005eae:	4610      	mov	r0, r2
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	f7fa fe4f 	bl	8000b54 <__aeabi_d2f>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	ee00 3a90 	vmov	s1, r3
 8005ebc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005ec0:	e032      	b.n	8005f28 <plotter_begin+0x370>
 8005ec2:	bf00      	nop
 8005ec4:	f3af 8000 	nop.w
 8005ec8:	55555555 	.word	0x55555555
 8005ecc:	3fe55555 	.word	0x3fe55555
 8005ed0:	9999999a 	.word	0x9999999a
 8005ed4:	3fd99999 	.word	0x3fd99999
 8005ed8:	20000080 	.word	0x20000080
 8005edc:	407f4000 	.word	0x407f4000
 8005ee0:	20000000 	.word	0x20000000
 8005ee4:	200005b0 	.word	0x200005b0
 8005ee8:	477fff00 	.word	0x477fff00
 8005eec:	c77fff00 	.word	0xc77fff00
 8005ef0:	00000000 	.word	0x00000000
 8005ef4:	3dcccccd 	.word	0x3dcccccd
 8005ef8:	200005f4 	.word	0x200005f4
 8005efc:	20000638 	.word	0x20000638
 8005f00:	43480000 	.word	0x43480000
 8005f04:	c3480000 	.word	0xc3480000
 8005f08:	2000067c 	.word	0x2000067c
 8005f0c:	200006c0 	.word	0x200006c0
 8005f10:	20000704 	.word	0x20000704
 8005f14:	20000748 	.word	0x20000748
 8005f18:	2000078c 	.word	0x2000078c
 8005f1c:	200007d0 	.word	0x200007d0
 8005f20:	20000100 	.word	0x20000100
 8005f24:	408f4000 	.word	0x408f4000
 8005f28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005f2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005f30:	49bd      	ldr	r1, [pc, #756]	@ (8006228 <plotter_begin+0x670>)
 8005f32:	48be      	ldr	r0, [pc, #760]	@ (800622c <plotter_begin+0x674>)
 8005f34:	f7fd fb12 	bl	800355c <QEI_init>
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 8005f38:	eddf 0abd 	vldr	s1, [pc, #756]	@ 8006230 <plotter_begin+0x678>
 8005f3c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005f40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005f44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005f48:	49ba      	ldr	r1, [pc, #744]	@ (8006234 <plotter_begin+0x67c>)
 8005f4a:	48bb      	ldr	r0, [pc, #748]	@ (8006238 <plotter_begin+0x680>)
 8005f4c:	f7fd fb06 	bl	800355c <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 8005f50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005f5a:	2204      	movs	r2, #4
 8005f5c:	49b7      	ldr	r1, [pc, #732]	@ (800623c <plotter_begin+0x684>)
 8005f5e:	48b8      	ldr	r0, [pc, #736]	@ (8006240 <plotter_begin+0x688>)
 8005f60:	f7fb f9ec 	bl	800133c <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 8005f64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	4bb6      	ldr	r3, [pc, #728]	@ (8006244 <plotter_begin+0x68c>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	49b3      	ldr	r1, [pc, #716]	@ (800623c <plotter_begin+0x684>)
 8005f70:	48b5      	ldr	r0, [pc, #724]	@ (8006248 <plotter_begin+0x690>)
 8005f72:	f7fb f9e3 	bl	800133c <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 8005f76:	220c      	movs	r2, #12
 8005f78:	49b4      	ldr	r1, [pc, #720]	@ (800624c <plotter_begin+0x694>)
 8005f7a:	48b5      	ldr	r0, [pc, #724]	@ (8006250 <plotter_begin+0x698>)
 8005f7c:	f7fd f9c4 	bl	8003308 <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 8005f80:	eddf 0aab 	vldr	s1, [pc, #684]	@ 8006230 <plotter_begin+0x678>
 8005f84:	ed9f 0ab3 	vldr	s0, [pc, #716]	@ 8006254 <plotter_begin+0x69c>
 8005f88:	48ad      	ldr	r0, [pc, #692]	@ (8006240 <plotter_begin+0x688>)
 8005f8a:	f7fb f9fb 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 8005f8e:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 8006230 <plotter_begin+0x678>
 8005f92:	ed9f 0ab0 	vldr	s0, [pc, #704]	@ 8006254 <plotter_begin+0x69c>
 8005f96:	48ac      	ldr	r0, [pc, #688]	@ (8006248 <plotter_begin+0x690>)
 8005f98:	f7fb f9f4 	bl	8001384 <MDXX_set_range>

	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 120,
			ZGX45RGG_400RPM_Constant.sd_max);
 8005f9c:	4bae      	ldr	r3, [pc, #696]	@ (8006258 <plotter_begin+0x6a0>)
 8005f9e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 120,
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	f7fa fdd5 	bl	8000b54 <__aeabi_d2f>
 8005faa:	4603      	mov	r3, r0
 8005fac:	ee01 3a90 	vmov	s3, r3
 8005fb0:	ed9f 1aaa 	vldr	s2, [pc, #680]	@ 800625c <plotter_begin+0x6a4>
 8005fb4:	eddf 0aaa 	vldr	s1, [pc, #680]	@ 8006260 <plotter_begin+0x6a8>
 8005fb8:	ed9f 0aaa 	vldr	s0, [pc, #680]	@ 8006264 <plotter_begin+0x6ac>
 8005fbc:	48aa      	ldr	r0, [pc, #680]	@ (8006268 <plotter_begin+0x6b0>)
 8005fbe:	f7fb f8f8 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 8005fc2:	4ba5      	ldr	r3, [pc, #660]	@ (8006258 <plotter_begin+0x6a0>)
 8005fc4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
 8005fc8:	4610      	mov	r0, r2
 8005fca:	4619      	mov	r1, r3
 8005fcc:	f7fa fdc2 	bl	8000b54 <__aeabi_d2f>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	ee01 3a90 	vmov	s3, r3
 8005fd6:	ed9f 1a96 	vldr	s2, [pc, #600]	@ 8006230 <plotter_begin+0x678>
 8005fda:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 800626c <plotter_begin+0x6b4>
 8005fde:	ed9f 0aa4 	vldr	s0, [pc, #656]	@ 8006270 <plotter_begin+0x6b8>
 8005fe2:	48a4      	ldr	r0, [pc, #656]	@ (8006274 <plotter_begin+0x6bc>)
 8005fe4:	f7fb f8e5 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 150, 5e-2, 2000,
			ZGX45RGG_150RPM_Constant.qd_max);
 8005fe8:	4ba3      	ldr	r3, [pc, #652]	@ (8006278 <plotter_begin+0x6c0>)
 8005fea:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 150, 5e-2, 2000,
 8005fee:	4610      	mov	r0, r2
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	f7fa fdaf 	bl	8000b54 <__aeabi_d2f>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	ee01 3a90 	vmov	s3, r3
 8005ffc:	ed9f 1a95 	vldr	s2, [pc, #596]	@ 8006254 <plotter_begin+0x69c>
 8006000:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 800627c <plotter_begin+0x6c4>
 8006004:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 8006270 <plotter_begin+0x6b8>
 8006008:	489d      	ldr	r0, [pc, #628]	@ (8006280 <plotter_begin+0x6c8>)
 800600a:	f7fb f8d2 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_velocity_pid, 4500, 50, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 800600e:	4b9a      	ldr	r3, [pc, #616]	@ (8006278 <plotter_begin+0x6c0>)
 8006010:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 4500, 50, 0,
 8006014:	4610      	mov	r0, r2
 8006016:	4619      	mov	r1, r3
 8006018:	f7fa fd9c 	bl	8000b54 <__aeabi_d2f>
 800601c:	4603      	mov	r3, r0
 800601e:	ee01 3a90 	vmov	s3, r3
 8006022:	ed9f 1a83 	vldr	s2, [pc, #524]	@ 8006230 <plotter_begin+0x678>
 8006026:	eddf 0a97 	vldr	s1, [pc, #604]	@ 8006284 <plotter_begin+0x6cc>
 800602a:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8006288 <plotter_begin+0x6d0>
 800602e:	4897      	ldr	r0, [pc, #604]	@ (800628c <plotter_begin+0x6d4>)
 8006030:	f7fb f8bf 	bl	80011b2 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 8006034:	4990      	ldr	r1, [pc, #576]	@ (8006278 <plotter_begin+0x6c0>)
 8006036:	4896      	ldr	r0, [pc, #600]	@ (8006290 <plotter_begin+0x6d8>)
 8006038:	f7fb fa7e 	bl	8001538 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 800603c:	4986      	ldr	r1, [pc, #536]	@ (8006258 <plotter_begin+0x6a0>)
 800603e:	4895      	ldr	r0, [pc, #596]	@ (8006294 <plotter_begin+0x6dc>)
 8006040:	f7fb fbf8 	bl	8001834 <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 8006044:	4a94      	ldr	r2, [pc, #592]	@ (8006298 <plotter_begin+0x6e0>)
 8006046:	498c      	ldr	r1, [pc, #560]	@ (8006278 <plotter_begin+0x6c0>)
 8006048:	4894      	ldr	r0, [pc, #592]	@ (800629c <plotter_begin+0x6e4>)
 800604a:	f7fb fb04 	bl	8001656 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 800604e:	4a92      	ldr	r2, [pc, #584]	@ (8006298 <plotter_begin+0x6e0>)
 8006050:	4981      	ldr	r1, [pc, #516]	@ (8006258 <plotter_begin+0x6a0>)
 8006052:	4893      	ldr	r0, [pc, #588]	@ (80062a0 <plotter_begin+0x6e8>)
 8006054:	f7fb fc7d 	bl	8001952 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&joystick, &hadc1, joystick_buffer, ADC_BUFFER_SIZE,
 8006058:	2302      	movs	r3, #2
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	eddf 0a91 	vldr	s1, [pc, #580]	@ 80062a4 <plotter_begin+0x6ec>
 8006060:	ed9f 0a91 	vldr	s0, [pc, #580]	@ 80062a8 <plotter_begin+0x6f0>
 8006064:	2364      	movs	r3, #100	@ 0x64
 8006066:	4a91      	ldr	r2, [pc, #580]	@ (80062ac <plotter_begin+0x6f4>)
 8006068:	4991      	ldr	r1, [pc, #580]	@ (80062b0 <plotter_begin+0x6f8>)
 800606a:	4892      	ldr	r0, [pc, #584]	@ (80062b4 <plotter_begin+0x6fc>)
 800606c:	f7fa ff58 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, ADC_VREF, ADC_RESOLUTION);
	ADC_DMA_SetCenterPoint(&joystick, ADC_CENTERPOINT, ADC_ERROR);
 8006070:	2105      	movs	r1, #5
 8006072:	ed9f 0a91 	vldr	s0, [pc, #580]	@ 80062b8 <plotter_begin+0x700>
 8006076:	488f      	ldr	r0, [pc, #572]	@ (80062b4 <plotter_begin+0x6fc>)
 8006078:	f7fb f804 	bl	8001084 <ADC_DMA_SetCenterPoint>
	ADC_DMA_Start(&joystick);
 800607c:	488d      	ldr	r0, [pc, #564]	@ (80062b4 <plotter_begin+0x6fc>)
 800607e:	f7fa ffa7 	bl	8000fd0 <ADC_DMA_Start>

	FIR_init(&prismatic_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006082:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 80062bc <plotter_begin+0x704>
 8006086:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800608a:	211f      	movs	r1, #31
 800608c:	488c      	ldr	r0, [pc, #560]	@ (80062c0 <plotter_begin+0x708>)
 800608e:	f7fb fd27 	bl	8001ae0 <FIR_init>
	FIR_init(&prismatic_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006092:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 80062bc <plotter_begin+0x704>
 8006096:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800609a:	211f      	movs	r1, #31
 800609c:	4889      	ldr	r0, [pc, #548]	@ (80062c4 <plotter_begin+0x70c>)
 800609e:	f7fb fd1f 	bl	8001ae0 <FIR_init>
	FIR_init(&revolute_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80060a2:	eddf 0a86 	vldr	s1, [pc, #536]	@ 80062bc <plotter_begin+0x704>
 80060a6:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80060aa:	211f      	movs	r1, #31
 80060ac:	4886      	ldr	r0, [pc, #536]	@ (80062c8 <plotter_begin+0x710>)
 80060ae:	f7fb fd17 	bl	8001ae0 <FIR_init>
	FIR_init(&revolute_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80060b2:	eddf 0a82 	vldr	s1, [pc, #520]	@ 80062bc <plotter_begin+0x704>
 80060b6:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80060ba:	211f      	movs	r1, #31
 80060bc:	4883      	ldr	r0, [pc, #524]	@ (80062cc <plotter_begin+0x714>)
 80060be:	f7fb fd0f 	bl	8001ae0 <FIR_init>

	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80060c2:	4b65      	ldr	r3, [pc, #404]	@ (8006258 <plotter_begin+0x6a0>)
 80060c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060c8:	4610      	mov	r0, r2
 80060ca:	4619      	mov	r1, r3
 80060cc:	f7fa fd42 	bl	8000b54 <__aeabi_d2f>
 80060d0:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 80060d2:	4b61      	ldr	r3, [pc, #388]	@ (8006258 <plotter_begin+0x6a0>)
 80060d4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80060d8:	4610      	mov	r0, r2
 80060da:	4619      	mov	r1, r3
 80060dc:	f7fa fd3a 	bl	8000b54 <__aeabi_d2f>
 80060e0:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 80060e2:	4b5d      	ldr	r3, [pc, #372]	@ (8006258 <plotter_begin+0x6a0>)
 80060e4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80060e8:	4610      	mov	r0, r2
 80060ea:	4619      	mov	r1, r3
 80060ec:	f7fa fd32 	bl	8000b54 <__aeabi_d2f>
 80060f0:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 80060f2:	4b59      	ldr	r3, [pc, #356]	@ (8006258 <plotter_begin+0x6a0>)
 80060f4:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80060f8:	4610      	mov	r0, r2
 80060fa:	4619      	mov	r1, r3
 80060fc:	f7fa fd2a 	bl	8000b54 <__aeabi_d2f>
 8006100:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 8006102:	4b55      	ldr	r3, [pc, #340]	@ (8006258 <plotter_begin+0x6a0>)
 8006104:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006108:	4610      	mov	r0, r2
 800610a:	4619      	mov	r1, r3
 800610c:	f7fa fd22 	bl	8000b54 <__aeabi_d2f>
 8006110:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 8006112:	4b51      	ldr	r3, [pc, #324]	@ (8006258 <plotter_begin+0x6a0>)
 8006114:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006118:	4610      	mov	r0, r2
 800611a:	4619      	mov	r1, r3
 800611c:	f7fa fd1a 	bl	8000b54 <__aeabi_d2f>
 8006120:	4603      	mov	r3, r0
 8006122:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8006126:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800612a:	ee03 3a10 	vmov	s6, r3
 800612e:	ee02 9a90 	vmov	s5, r9
 8006132:	ee02 8a10 	vmov	s4, r8
 8006136:	ee01 6a90 	vmov	s3, r6
 800613a:	ee01 5a10 	vmov	s2, r5
 800613e:	ee00 4a90 	vmov	s1, r4
 8006142:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 80062d0 <plotter_begin+0x718>
 8006146:	4863      	ldr	r0, [pc, #396]	@ (80062d4 <plotter_begin+0x71c>)
 8006148:	f7fb feca 	bl	8001ee0 <MotorKalman_Init>

	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 800614c:	4b4a      	ldr	r3, [pc, #296]	@ (8006278 <plotter_begin+0x6c0>)
 800614e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006152:	4610      	mov	r0, r2
 8006154:	4619      	mov	r1, r3
 8006156:	f7fa fcfd 	bl	8000b54 <__aeabi_d2f>
 800615a:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.L,
 800615c:	4b46      	ldr	r3, [pc, #280]	@ (8006278 <plotter_begin+0x6c0>)
 800615e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8006162:	4610      	mov	r0, r2
 8006164:	4619      	mov	r1, r3
 8006166:	f7fa fcf5 	bl	8000b54 <__aeabi_d2f>
 800616a:	4605      	mov	r5, r0
			ZGX45RGG_150RPM_Constant.J,
 800616c:	4b42      	ldr	r3, [pc, #264]	@ (8006278 <plotter_begin+0x6c0>)
 800616e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8006172:	4610      	mov	r0, r2
 8006174:	4619      	mov	r1, r3
 8006176:	f7fa fced 	bl	8000b54 <__aeabi_d2f>
 800617a:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.B * 2.2,
 800617c:	4b3e      	ldr	r3, [pc, #248]	@ (8006278 <plotter_begin+0x6c0>)
 800617e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8006182:	a327      	add	r3, pc, #156	@ (adr r3, 8006220 <plotter_begin+0x668>)
 8006184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006188:	f7fa fa02 	bl	8000590 <__aeabi_dmul>
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8006190:	4610      	mov	r0, r2
 8006192:	4619      	mov	r1, r3
 8006194:	f7fa fcde 	bl	8000b54 <__aeabi_d2f>
 8006198:	4680      	mov	r8, r0
			ZGX45RGG_150RPM_Constant.Ke,
 800619a:	4b37      	ldr	r3, [pc, #220]	@ (8006278 <plotter_begin+0x6c0>)
 800619c:	e9d3 2300 	ldrd	r2, r3, [r3]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 80061a0:	4610      	mov	r0, r2
 80061a2:	4619      	mov	r1, r3
 80061a4:	f7fa fcd6 	bl	8000b54 <__aeabi_d2f>
 80061a8:	4681      	mov	r9, r0
			ZGX45RGG_150RPM_Constant.Kt,
 80061aa:	4b33      	ldr	r3, [pc, #204]	@ (8006278 <plotter_begin+0x6c0>)
 80061ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 80061b0:	4610      	mov	r0, r2
 80061b2:	4619      	mov	r1, r3
 80061b4:	f7fa fcce 	bl	8000b54 <__aeabi_d2f>
 80061b8:	4603      	mov	r3, r0
 80061ba:	4947      	ldr	r1, [pc, #284]	@ (80062d8 <plotter_begin+0x720>)
 80061bc:	4847      	ldr	r0, [pc, #284]	@ (80062dc <plotter_begin+0x724>)
 80061be:	ed9f 3a44 	vldr	s6, [pc, #272]	@ 80062d0 <plotter_begin+0x718>
 80061c2:	ee02 3a90 	vmov	s5, r3
 80061c6:	ee02 9a10 	vmov	s4, r9
 80061ca:	ee01 8a90 	vmov	s3, r8
 80061ce:	ee01 6a10 	vmov	s2, r6
 80061d2:	ee00 5a90 	vmov	s1, r5
 80061d6:	ee00 4a10 	vmov	s0, r4
 80061da:	f7fd f82d 	bl	8003238 <GenerateMotorMatrices>
			0.001,
			&revolute_A,
			&revolute_B
			);

	Kalman_Start(&revolute_kalman, revolute_A, revolute_B, REVOLUTE_Q,
 80061de:	eddf 0a27 	vldr	s1, [pc, #156]	@ 800627c <plotter_begin+0x6c4>
 80061e2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80061e6:	4a3c      	ldr	r2, [pc, #240]	@ (80062d8 <plotter_begin+0x720>)
 80061e8:	493c      	ldr	r1, [pc, #240]	@ (80062dc <plotter_begin+0x724>)
 80061ea:	483d      	ldr	r0, [pc, #244]	@ (80062e0 <plotter_begin+0x728>)
 80061ec:	f7fe fc3c 	bl	8004a68 <Kalman_Start>
	REVOLUTE_R);

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 80061f0:	23c8      	movs	r3, #200	@ 0xc8
 80061f2:	9301      	str	r3, [sp, #4]
 80061f4:	2315      	movs	r3, #21
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	4b3a      	ldr	r3, [pc, #232]	@ (80062e4 <plotter_begin+0x72c>)
 80061fa:	4a3b      	ldr	r2, [pc, #236]	@ (80062e8 <plotter_begin+0x730>)
 80061fc:	493b      	ldr	r1, [pc, #236]	@ (80062ec <plotter_begin+0x734>)
 80061fe:	483c      	ldr	r0, [pc, #240]	@ (80062f0 <plotter_begin+0x738>)
 8006200:	f7fb fe06 	bl	8001e10 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 8006204:	483b      	ldr	r0, [pc, #236]	@ (80062f4 <plotter_begin+0x73c>)
 8006206:	f004 fda5 	bl	800ad54 <HAL_TIM_Base_Start_IT>

	plotter_reset();
 800620a:	f000 f875 	bl	80062f8 <plotter_reset>
}
 800620e:	bf00      	nop
 8006210:	3704      	adds	r7, #4
 8006212:	46bd      	mov	sp, r7
 8006214:	ecbd 8b02 	vpop	{d8}
 8006218:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800621c:	f3af 8000 	nop.w
 8006220:	9999999a 	.word	0x9999999a
 8006224:	40019999 	.word	0x40019999
 8006228:	20001c18 	.word	0x20001c18
 800622c:	20000404 	.word	0x20000404
 8006230:	00000000 	.word	0x00000000
 8006234:	20001b4c 	.word	0x20001b4c
 8006238:	20000460 	.word	0x20000460
 800623c:	20001ce4 	.word	0x20001ce4
 8006240:	2000036c 	.word	0x2000036c
 8006244:	48000800 	.word	0x48000800
 8006248:	200003b8 	.word	0x200003b8
 800624c:	200018e8 	.word	0x200018e8
 8006250:	20000574 	.word	0x20000574
 8006254:	44fa0000 	.word	0x44fa0000
 8006258:	20000080 	.word	0x20000080
 800625c:	42f00000 	.word	0x42f00000
 8006260:	2edbe6ff 	.word	0x2edbe6ff
 8006264:	42960000 	.word	0x42960000
 8006268:	200004bc 	.word	0x200004bc
 800626c:	3727c5ac 	.word	0x3727c5ac
 8006270:	43160000 	.word	0x43160000
 8006274:	200004e4 	.word	0x200004e4
 8006278:	20000000 	.word	0x20000000
 800627c:	3d4ccccd 	.word	0x3d4ccccd
 8006280:	2000050c 	.word	0x2000050c
 8006284:	42480000 	.word	0x42480000
 8006288:	458ca000 	.word	0x458ca000
 800628c:	20000534 	.word	0x20000534
 8006290:	20000568 	.word	0x20000568
 8006294:	2000055c 	.word	0x2000055c
 8006298:	20000100 	.word	0x20000100
 800629c:	2000056c 	.word	0x2000056c
 80062a0:	20000560 	.word	0x20000560
 80062a4:	457ff000 	.word	0x457ff000
 80062a8:	40533333 	.word	0x40533333
 80062ac:	20000a58 	.word	0x20000a58
 80062b0:	200001b0 	.word	0x200001b0
 80062b4:	2000058c 	.word	0x2000058c
 80062b8:	45000000 	.word	0x45000000
 80062bc:	447a0000 	.word	0x447a0000
 80062c0:	20000a34 	.word	0x20000a34
 80062c4:	20000a28 	.word	0x20000a28
 80062c8:	20000a4c 	.word	0x20000a4c
 80062cc:	20000a40 	.word	0x20000a40
 80062d0:	3a83126f 	.word	0x3a83126f
 80062d4:	20001188 	.word	0x20001188
 80062d8:	200018b4 	.word	0x200018b4
 80062dc:	20001874 	.word	0x20001874
 80062e0:	200014f4 	.word	0x200014f4
 80062e4:	20000ff8 	.word	0x20000ff8
 80062e8:	20001db0 	.word	0x20001db0
 80062ec:	20001f48 	.word	0x20001f48
 80062f0:	20000b20 	.word	0x20000b20
 80062f4:	200019b4 	.word	0x200019b4

080062f8 <plotter_reset>:

void plotter_reset() {
 80062f8:	b480      	push	{r7}
 80062fa:	af00      	add	r7, sp, #0
	prismatic_encoder.diff_counts = 0;
 80062fc:	4b18      	ldr	r3, [pc, #96]	@ (8006360 <plotter_reset+0x68>)
 80062fe:	2200      	movs	r2, #0
 8006300:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_encoder.rpm = 0;
 8006302:	4b17      	ldr	r3, [pc, #92]	@ (8006360 <plotter_reset+0x68>)
 8006304:	f04f 0200 	mov.w	r2, #0
 8006308:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_encoder.pulses = 0;
 800630a:	4b15      	ldr	r3, [pc, #84]	@ (8006360 <plotter_reset+0x68>)
 800630c:	2200      	movs	r2, #0
 800630e:	639a      	str	r2, [r3, #56]	@ 0x38
	prismatic_encoder.revs = 0;
 8006310:	4b13      	ldr	r3, [pc, #76]	@ (8006360 <plotter_reset+0x68>)
 8006312:	f04f 0200 	mov.w	r2, #0
 8006316:	63da      	str	r2, [r3, #60]	@ 0x3c
	prismatic_encoder.rads = 0;
 8006318:	4b11      	ldr	r3, [pc, #68]	@ (8006360 <plotter_reset+0x68>)
 800631a:	f04f 0200 	mov.w	r2, #0
 800631e:	641a      	str	r2, [r3, #64]	@ 0x40
	prismatic_encoder.mm = 0;
 8006320:	4b0f      	ldr	r3, [pc, #60]	@ (8006360 <plotter_reset+0x68>)
 8006322:	f04f 0200 	mov.w	r2, #0
 8006326:	649a      	str	r2, [r3, #72]	@ 0x48

	revolute_encoder.diff_counts = 0;
 8006328:	4b0e      	ldr	r3, [pc, #56]	@ (8006364 <plotter_reset+0x6c>)
 800632a:	2200      	movs	r2, #0
 800632c:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_encoder.rpm = 0;
 800632e:	4b0d      	ldr	r3, [pc, #52]	@ (8006364 <plotter_reset+0x6c>)
 8006330:	f04f 0200 	mov.w	r2, #0
 8006334:	631a      	str	r2, [r3, #48]	@ 0x30
	revolute_encoder.pulses = 0;
 8006336:	4b0b      	ldr	r3, [pc, #44]	@ (8006364 <plotter_reset+0x6c>)
 8006338:	2200      	movs	r2, #0
 800633a:	639a      	str	r2, [r3, #56]	@ 0x38
	revolute_encoder.revs = 0;
 800633c:	4b09      	ldr	r3, [pc, #36]	@ (8006364 <plotter_reset+0x6c>)
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	63da      	str	r2, [r3, #60]	@ 0x3c
	revolute_encoder.rads = 0;
 8006344:	4b07      	ldr	r3, [pc, #28]	@ (8006364 <plotter_reset+0x6c>)
 8006346:	f04f 0200 	mov.w	r2, #0
 800634a:	641a      	str	r2, [r3, #64]	@ 0x40
	revolute_encoder.mm = 0;
 800634c:	4b05      	ldr	r3, [pc, #20]	@ (8006364 <plotter_reset+0x6c>)
 800634e:	f04f 0200 	mov.w	r2, #0
 8006352:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8006354:	bf00      	nop
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	20000404 	.word	0x20000404
 8006364:	20000460 	.word	0x20000460

08006368 <plotter_update_sensors>:

void plotter_update_sensors() {
 8006368:	b580      	push	{r7, lr}
 800636a:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_X_CHANNEL, -50,
 800636c:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8006458 <plotter_update_sensors+0xf0>
 8006370:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 800645c <plotter_update_sensors+0xf4>
 8006374:	2106      	movs	r1, #6
 8006376:	483a      	ldr	r0, [pc, #232]	@ (8006460 <plotter_update_sensors+0xf8>)
 8006378:	f7fa feae 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 800637c:	eef0 7a40 	vmov.f32	s15, s0
 8006380:	4b38      	ldr	r3, [pc, #224]	@ (8006464 <plotter_update_sensors+0xfc>)
 8006382:	edc3 7a00 	vstr	s15, [r3]
			50);
	joystick_y = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_Y_CHANNEL, -50,
 8006386:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8006458 <plotter_update_sensors+0xf0>
 800638a:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 800645c <plotter_update_sensors+0xf4>
 800638e:	2107      	movs	r1, #7
 8006390:	4833      	ldr	r0, [pc, #204]	@ (8006460 <plotter_update_sensors+0xf8>)
 8006392:	f7fa fea1 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8006396:	eef0 7a40 	vmov.f32	s15, s0
 800639a:	4b33      	ldr	r3, [pc, #204]	@ (8006468 <plotter_update_sensors+0x100>)
 800639c:	edc3 7a00 	vstr	s15, [r3]
			50);

	b1 = !HAL_GPIO_ReadPin(J1_GPIO_Port, J1_Pin);
 80063a0:	2180      	movs	r1, #128	@ 0x80
 80063a2:	4832      	ldr	r0, [pc, #200]	@ (800646c <plotter_update_sensors+0x104>)
 80063a4:	f003 fb8a 	bl	8009abc <HAL_GPIO_ReadPin>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	bf0c      	ite	eq
 80063ae:	2301      	moveq	r3, #1
 80063b0:	2300      	movne	r3, #0
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	461a      	mov	r2, r3
 80063b6:	4b2e      	ldr	r3, [pc, #184]	@ (8006470 <plotter_update_sensors+0x108>)
 80063b8:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 80063ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80063be:	482d      	ldr	r0, [pc, #180]	@ (8006474 <plotter_update_sensors+0x10c>)
 80063c0:	f003 fb7c 	bl	8009abc <HAL_GPIO_ReadPin>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	bf0c      	ite	eq
 80063ca:	2301      	moveq	r3, #1
 80063cc:	2300      	movne	r3, #0
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	461a      	mov	r2, r3
 80063d2:	4b29      	ldr	r3, [pc, #164]	@ (8006478 <plotter_update_sensors+0x110>)
 80063d4:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(J3_GPIO_Port, J3_Pin);
 80063d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80063da:	4826      	ldr	r0, [pc, #152]	@ (8006474 <plotter_update_sensors+0x10c>)
 80063dc:	f003 fb6e 	bl	8009abc <HAL_GPIO_ReadPin>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	bf0c      	ite	eq
 80063e6:	2301      	moveq	r3, #1
 80063e8:	2300      	movne	r3, #0
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	461a      	mov	r2, r3
 80063ee:	4b23      	ldr	r3, [pc, #140]	@ (800647c <plotter_update_sensors+0x114>)
 80063f0:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(J4_GPIO_Port, J4_Pin);
 80063f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80063f6:	481f      	ldr	r0, [pc, #124]	@ (8006474 <plotter_update_sensors+0x10c>)
 80063f8:	f003 fb60 	bl	8009abc <HAL_GPIO_ReadPin>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	bf0c      	ite	eq
 8006402:	2301      	moveq	r3, #1
 8006404:	2300      	movne	r3, #0
 8006406:	b2db      	uxtb	r3, r3
 8006408:	461a      	mov	r2, r3
 800640a:	4b1d      	ldr	r3, [pc, #116]	@ (8006480 <plotter_update_sensors+0x118>)
 800640c:	601a      	str	r2, [r3, #0]

	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 800640e:	2104      	movs	r1, #4
 8006410:	4816      	ldr	r0, [pc, #88]	@ (800646c <plotter_update_sensors+0x104>)
 8006412:	f003 fb53 	bl	8009abc <HAL_GPIO_ReadPin>
 8006416:	4603      	mov	r3, r0
 8006418:	461a      	mov	r2, r3
 800641a:	4b1a      	ldr	r3, [pc, #104]	@ (8006484 <plotter_update_sensors+0x11c>)
 800641c:	601a      	str	r2, [r3, #0]
	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 800641e:	2102      	movs	r1, #2
 8006420:	4812      	ldr	r0, [pc, #72]	@ (800646c <plotter_update_sensors+0x104>)
 8006422:	f003 fb4b 	bl	8009abc <HAL_GPIO_ReadPin>
 8006426:	4603      	mov	r3, r0
 8006428:	461a      	mov	r2, r3
 800642a:	4b17      	ldr	r3, [pc, #92]	@ (8006488 <plotter_update_sensors+0x120>)
 800642c:	601a      	str	r2, [r3, #0]

	if (up_lim) {
 800642e:	4b15      	ldr	r3, [pc, #84]	@ (8006484 <plotter_update_sensors+0x11c>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <plotter_update_sensors+0xd6>
		servo_state = PEN_UP;
 8006436:	4b15      	ldr	r3, [pc, #84]	@ (800648c <plotter_update_sensors+0x124>)
 8006438:	2202      	movs	r2, #2
 800643a:	701a      	strb	r2, [r3, #0]
//	}
//
//	if (prox) {
//		revolute_state = RP_AT_HOME_POSITION;
//	}
}
 800643c:	e00a      	b.n	8006454 <plotter_update_sensors+0xec>
	} else if (low_lim) {
 800643e:	4b12      	ldr	r3, [pc, #72]	@ (8006488 <plotter_update_sensors+0x120>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d003      	beq.n	800644e <plotter_update_sensors+0xe6>
		servo_state = PEN_DOWN;
 8006446:	4b11      	ldr	r3, [pc, #68]	@ (800648c <plotter_update_sensors+0x124>)
 8006448:	2201      	movs	r2, #1
 800644a:	701a      	strb	r2, [r3, #0]
}
 800644c:	e002      	b.n	8006454 <plotter_update_sensors+0xec>
		servo_state = PEN_IDLE;
 800644e:	4b0f      	ldr	r3, [pc, #60]	@ (800648c <plotter_update_sensors+0x124>)
 8006450:	2200      	movs	r2, #0
 8006452:	701a      	strb	r2, [r3, #0]
}
 8006454:	bf00      	nop
 8006456:	bd80      	pop	{r7, pc}
 8006458:	42480000 	.word	0x42480000
 800645c:	c2480000 	.word	0xc2480000
 8006460:	2000058c 	.word	0x2000058c
 8006464:	200018c4 	.word	0x200018c4
 8006468:	200018c8 	.word	0x200018c8
 800646c:	48000400 	.word	0x48000400
 8006470:	200018d4 	.word	0x200018d4
 8006474:	48000800 	.word	0x48000800
 8006478:	200018d8 	.word	0x200018d8
 800647c:	200018dc 	.word	0x200018dc
 8006480:	200018e0 	.word	0x200018e0
 8006484:	200018cc 	.word	0x200018cc
 8006488:	200018d0 	.word	0x200018d0
 800648c:	2000036b 	.word	0x2000036b

08006490 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	460b      	mov	r3, r1
 800649a:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	78fa      	ldrb	r2, [r7, #3]
 80064a0:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80064a8:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80064b0:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f04f 0200 	mov.w	r2, #0
 80064b8:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f04f 0200 	mov.w	r2, #0
 80064c8:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a1b      	ldr	r2, [pc, #108]	@ (8006544 <SIGNAL_init+0xb4>)
 80064d6:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80064de:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 80064e0:	78fb      	ldrb	r3, [r7, #3]
 80064e2:	2b03      	cmp	r3, #3
 80064e4:	d828      	bhi.n	8006538 <SIGNAL_init+0xa8>
 80064e6:	a201      	add	r2, pc, #4	@ (adr r2, 80064ec <SIGNAL_init+0x5c>)
 80064e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ec:	08006537 	.word	0x08006537
 80064f0:	080064fd 	.word	0x080064fd
 80064f4:	0800651b 	.word	0x0800651b
 80064f8:	08006525 	.word	0x08006525
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006508:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a0e      	ldr	r2, [pc, #56]	@ (8006548 <SIGNAL_init+0xb8>)
 800650e:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006516:	621a      	str	r2, [r3, #32]
            break;
 8006518:	e00e      	b.n	8006538 <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8006520:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8006522:	e009      	b.n	8006538 <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f04f 0200 	mov.w	r2, #0
 800652a:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006532:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8006534:	e000      	b.n	8006538 <SIGNAL_init+0xa8>
            break;
 8006536:	bf00      	nop
    }
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	bf800000 	.word	0xbf800000
 8006548:	41200000 	.word	0x41200000

0800654c <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 800654c:	b480      	push	{r7}
 800654e:	b089      	sub	sp, #36	@ 0x24
 8006550:	af00      	add	r7, sp, #0
 8006552:	61f8      	str	r0, [r7, #28]
 8006554:	ed87 0a06 	vstr	s0, [r7, #24]
 8006558:	edc7 0a05 	vstr	s1, [r7, #20]
 800655c:	ed87 1a04 	vstr	s2, [r7, #16]
 8006560:	edc7 1a03 	vstr	s3, [r7, #12]
 8006564:	ed87 2a02 	vstr	s4, [r7, #8]
 8006568:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	2200      	movs	r2, #0
 8006570:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	69ba      	ldr	r2, [r7, #24]
 8006576:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	693a      	ldr	r2, [r7, #16]
 8006582:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	68ba      	ldr	r2, [r7, #8]
 800658e:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006596:	bf00      	nop
 8006598:	3724      	adds	r7, #36	@ 0x24
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr

080065a2 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 80065a2:	b480      	push	{r7}
 80065a4:	b089      	sub	sp, #36	@ 0x24
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	61f8      	str	r0, [r7, #28]
 80065aa:	ed87 0a06 	vstr	s0, [r7, #24]
 80065ae:	edc7 0a05 	vstr	s1, [r7, #20]
 80065b2:	ed87 1a04 	vstr	s2, [r7, #16]
 80065b6:	edc7 1a03 	vstr	s3, [r7, #12]
 80065ba:	ed87 2a02 	vstr	s4, [r7, #8]
 80065be:	edc7 2a01 	vstr	s5, [r7, #4]
 80065c2:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	2202      	movs	r2, #2
 80065ca:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	69ba      	ldr	r2, [r7, #24]
 80065d0:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	683a      	ldr	r2, [r7, #0]
 80065f4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80065f6:	bf00      	nop
 80065f8:	3724      	adds	r7, #36	@ 0x24
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800660a:	4b0f      	ldr	r3, [pc, #60]	@ (8006648 <HAL_MspInit+0x44>)
 800660c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800660e:	4a0e      	ldr	r2, [pc, #56]	@ (8006648 <HAL_MspInit+0x44>)
 8006610:	f043 0301 	orr.w	r3, r3, #1
 8006614:	6613      	str	r3, [r2, #96]	@ 0x60
 8006616:	4b0c      	ldr	r3, [pc, #48]	@ (8006648 <HAL_MspInit+0x44>)
 8006618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800661a:	f003 0301 	and.w	r3, r3, #1
 800661e:	607b      	str	r3, [r7, #4]
 8006620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006622:	4b09      	ldr	r3, [pc, #36]	@ (8006648 <HAL_MspInit+0x44>)
 8006624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006626:	4a08      	ldr	r2, [pc, #32]	@ (8006648 <HAL_MspInit+0x44>)
 8006628:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800662c:	6593      	str	r3, [r2, #88]	@ 0x58
 800662e:	4b06      	ldr	r3, [pc, #24]	@ (8006648 <HAL_MspInit+0x44>)
 8006630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006636:	603b      	str	r3, [r7, #0]
 8006638:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800663a:	f003 fb2b 	bl	8009c94 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800663e:	bf00      	nop
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	40021000 	.word	0x40021000

0800664c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800664c:	b480      	push	{r7}
 800664e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006650:	bf00      	nop
 8006652:	e7fd      	b.n	8006650 <NMI_Handler+0x4>

08006654 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006654:	b480      	push	{r7}
 8006656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006658:	bf00      	nop
 800665a:	e7fd      	b.n	8006658 <HardFault_Handler+0x4>

0800665c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800665c:	b480      	push	{r7}
 800665e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006660:	bf00      	nop
 8006662:	e7fd      	b.n	8006660 <MemManage_Handler+0x4>

08006664 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006664:	b480      	push	{r7}
 8006666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <BusFault_Handler+0x4>

0800666c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006670:	bf00      	nop
 8006672:	e7fd      	b.n	8006670 <UsageFault_Handler+0x4>

08006674 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006674:	b480      	push	{r7}
 8006676:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006678:	bf00      	nop
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr

08006682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006682:	b480      	push	{r7}
 8006684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006686:	bf00      	nop
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006690:	b480      	push	{r7}
 8006692:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006694:	bf00      	nop
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80066a2:	f000 ffb1 	bl	8007608 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80066a6:	bf00      	nop
 80066a8:	bd80      	pop	{r7, pc}

080066aa <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80066aa:	b580      	push	{r7, lr}
 80066ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UPPER_PHOTO_Pin);
 80066ae:	2001      	movs	r0, #1
 80066b0:	f003 fa34 	bl	8009b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80066b4:	bf00      	nop
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMER_Pin);
 80066bc:	2010      	movs	r0, #16
 80066be:	f003 fa2d 	bl	8009b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80066c2:	bf00      	nop
 80066c4:	bd80      	pop	{r7, pc}
	...

080066c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80066cc:	4802      	ldr	r0, [pc, #8]	@ (80066d8 <DMA1_Channel1_IRQHandler+0x10>)
 80066ce:	f002 ff24 	bl	800951a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80066d2:	bf00      	nop
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	2000021c 	.word	0x2000021c

080066dc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80066e0:	4802      	ldr	r0, [pc, #8]	@ (80066ec <DMA1_Channel2_IRQHandler+0x10>)
 80066e2:	f002 ff1a 	bl	800951a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80066e6:	bf00      	nop
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	200020d4 	.word	0x200020d4

080066f0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80066f4:	4802      	ldr	r0, [pc, #8]	@ (8006700 <DMA1_Channel3_IRQHandler+0x10>)
 80066f6:	f002 ff10 	bl	800951a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80066fa:	bf00      	nop
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	20002134 	.word	0x20002134

08006704 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8006708:	4802      	ldr	r0, [pc, #8]	@ (8006714 <DMA1_Channel4_IRQHandler+0x10>)
 800670a:	f002 ff06 	bl	800951a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800670e:	bf00      	nop
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	20002014 	.word	0x20002014

08006718 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 800671c:	4802      	ldr	r0, [pc, #8]	@ (8006728 <DMA1_Channel5_IRQHandler+0x10>)
 800671e:	f002 fefc 	bl	800951a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006722:	bf00      	nop
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	20002074 	.word	0x20002074

0800672c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PROX_Pin);
 8006730:	2040      	movs	r0, #64	@ 0x40
 8006732:	f003 f9f3 	bl	8009b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8006736:	bf00      	nop
 8006738:	bd80      	pop	{r7, pc}
	...

0800673c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006740:	4803      	ldr	r0, [pc, #12]	@ (8006750 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8006742:	f004 ff2d 	bl	800b5a0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8006746:	4803      	ldr	r0, [pc, #12]	@ (8006754 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8006748:	f004 ff2a 	bl	800b5a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800674c:	bf00      	nop
 800674e:	bd80      	pop	{r7, pc}
 8006750:	200018e8 	.word	0x200018e8
 8006754:	20001db0 	.word	0x20001db0

08006758 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800675c:	4802      	ldr	r0, [pc, #8]	@ (8006768 <TIM2_IRQHandler+0x10>)
 800675e:	f004 ff1f 	bl	800b5a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006762:	bf00      	nop
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	200019b4 	.word	0x200019b4

0800676c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006770:	4802      	ldr	r0, [pc, #8]	@ (800677c <TIM3_IRQHandler+0x10>)
 8006772:	f004 ff15 	bl	800b5a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006776:	bf00      	nop
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	20001a80 	.word	0x20001a80

08006780 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006784:	4802      	ldr	r0, [pc, #8]	@ (8006790 <TIM4_IRQHandler+0x10>)
 8006786:	f004 ff0b 	bl	800b5a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800678a:	bf00      	nop
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20001b4c 	.word	0x20001b4c

08006794 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006798:	4802      	ldr	r0, [pc, #8]	@ (80067a4 <USART2_IRQHandler+0x10>)
 800679a:	f006 fc55 	bl	800d048 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800679e:	bf00      	nop
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	20001f48 	.word	0x20001f48

080067a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LOWER_PHOTO_Pin);
 80067ac:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80067b0:	f003 f9b4 	bl	8009b1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80067b4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80067b8:	f003 f9b0 	bl	8009b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80067bc:	bf00      	nop
 80067be:	bd80      	pop	{r7, pc}

080067c0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80067c4:	4802      	ldr	r0, [pc, #8]	@ (80067d0 <LPUART1_IRQHandler+0x10>)
 80067c6:	f006 fc3f 	bl	800d048 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80067ca:	bf00      	nop
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	20001e7c 	.word	0x20001e7c

080067d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80067dc:	4a14      	ldr	r2, [pc, #80]	@ (8006830 <_sbrk+0x5c>)
 80067de:	4b15      	ldr	r3, [pc, #84]	@ (8006834 <_sbrk+0x60>)
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80067e8:	4b13      	ldr	r3, [pc, #76]	@ (8006838 <_sbrk+0x64>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d102      	bne.n	80067f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80067f0:	4b11      	ldr	r3, [pc, #68]	@ (8006838 <_sbrk+0x64>)
 80067f2:	4a12      	ldr	r2, [pc, #72]	@ (800683c <_sbrk+0x68>)
 80067f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80067f6:	4b10      	ldr	r3, [pc, #64]	@ (8006838 <_sbrk+0x64>)
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4413      	add	r3, r2
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	429a      	cmp	r2, r3
 8006802:	d207      	bcs.n	8006814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006804:	f008 fea4 	bl	800f550 <__errno>
 8006808:	4603      	mov	r3, r0
 800680a:	220c      	movs	r2, #12
 800680c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800680e:	f04f 33ff 	mov.w	r3, #4294967295
 8006812:	e009      	b.n	8006828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006814:	4b08      	ldr	r3, [pc, #32]	@ (8006838 <_sbrk+0x64>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800681a:	4b07      	ldr	r3, [pc, #28]	@ (8006838 <_sbrk+0x64>)
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4413      	add	r3, r2
 8006822:	4a05      	ldr	r2, [pc, #20]	@ (8006838 <_sbrk+0x64>)
 8006824:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006826:	68fb      	ldr	r3, [r7, #12]
}
 8006828:	4618      	mov	r0, r3
 800682a:	3718      	adds	r7, #24
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}
 8006830:	20020000 	.word	0x20020000
 8006834:	00000400 	.word	0x00000400
 8006838:	200018e4 	.word	0x200018e4
 800683c:	200022e0 	.word	0x200022e0

08006840 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006840:	b480      	push	{r7}
 8006842:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006844:	4b06      	ldr	r3, [pc, #24]	@ (8006860 <SystemInit+0x20>)
 8006846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800684a:	4a05      	ldr	r2, [pc, #20]	@ (8006860 <SystemInit+0x20>)
 800684c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006850:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006854:	bf00      	nop
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	e000ed00 	.word	0xe000ed00

08006864 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b098      	sub	sp, #96	@ 0x60
 8006868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800686a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800686e:	2200      	movs	r2, #0
 8006870:	601a      	str	r2, [r3, #0]
 8006872:	605a      	str	r2, [r3, #4]
 8006874:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006876:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	605a      	str	r2, [r3, #4]
 8006880:	609a      	str	r2, [r3, #8]
 8006882:	60da      	str	r2, [r3, #12]
 8006884:	611a      	str	r2, [r3, #16]
 8006886:	615a      	str	r2, [r3, #20]
 8006888:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800688a:	1d3b      	adds	r3, r7, #4
 800688c:	2234      	movs	r2, #52	@ 0x34
 800688e:	2100      	movs	r1, #0
 8006890:	4618      	mov	r0, r3
 8006892:	f008 fe45 	bl	800f520 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006896:	4b3b      	ldr	r3, [pc, #236]	@ (8006984 <MX_TIM1_Init+0x120>)
 8006898:	4a3b      	ldr	r2, [pc, #236]	@ (8006988 <MX_TIM1_Init+0x124>)
 800689a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800689c:	4b39      	ldr	r3, [pc, #228]	@ (8006984 <MX_TIM1_Init+0x120>)
 800689e:	2200      	movs	r2, #0
 80068a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068a2:	4b38      	ldr	r3, [pc, #224]	@ (8006984 <MX_TIM1_Init+0x120>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80068a8:	4b36      	ldr	r3, [pc, #216]	@ (8006984 <MX_TIM1_Init+0x120>)
 80068aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80068b0:	4b34      	ldr	r3, [pc, #208]	@ (8006984 <MX_TIM1_Init+0x120>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80068b6:	4b33      	ldr	r3, [pc, #204]	@ (8006984 <MX_TIM1_Init+0x120>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068bc:	4b31      	ldr	r3, [pc, #196]	@ (8006984 <MX_TIM1_Init+0x120>)
 80068be:	2200      	movs	r2, #0
 80068c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80068c2:	4830      	ldr	r0, [pc, #192]	@ (8006984 <MX_TIM1_Init+0x120>)
 80068c4:	f004 fabe 	bl	800ae44 <HAL_TIM_PWM_Init>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d001      	beq.n	80068d2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80068ce:	f7ff f96d 	bl	8005bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068d2:	2300      	movs	r3, #0
 80068d4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80068d6:	2300      	movs	r3, #0
 80068d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068da:	2300      	movs	r3, #0
 80068dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80068de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80068e2:	4619      	mov	r1, r3
 80068e4:	4827      	ldr	r0, [pc, #156]	@ (8006984 <MX_TIM1_Init+0x120>)
 80068e6:	f006 f8cf 	bl	800ca88 <HAL_TIMEx_MasterConfigSynchronization>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d001      	beq.n	80068f4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80068f0:	f7ff f95c 	bl	8005bac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80068f4:	2360      	movs	r3, #96	@ 0x60
 80068f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80068f8:	2300      	movs	r3, #0
 80068fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80068fc:	2300      	movs	r3, #0
 80068fe:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006900:	2300      	movs	r3, #0
 8006902:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006904:	2300      	movs	r3, #0
 8006906:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006908:	2300      	movs	r3, #0
 800690a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800690c:	2300      	movs	r3, #0
 800690e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006910:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006914:	220c      	movs	r2, #12
 8006916:	4619      	mov	r1, r3
 8006918:	481a      	ldr	r0, [pc, #104]	@ (8006984 <MX_TIM1_Init+0x120>)
 800691a:	f004 ffbb 	bl	800b894 <HAL_TIM_PWM_ConfigChannel>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d001      	beq.n	8006928 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8006924:	f7ff f942 	bl	8005bac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006928:	2300      	movs	r3, #0
 800692a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800692c:	2300      	movs	r3, #0
 800692e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006930:	2300      	movs	r3, #0
 8006932:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006934:	2300      	movs	r3, #0
 8006936:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006938:	2300      	movs	r3, #0
 800693a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800693c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006940:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006942:	2300      	movs	r3, #0
 8006944:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006946:	2300      	movs	r3, #0
 8006948:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800694a:	2300      	movs	r3, #0
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800694e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006952:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006954:	2300      	movs	r3, #0
 8006956:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006958:	2300      	movs	r3, #0
 800695a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800695c:	2300      	movs	r3, #0
 800695e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006960:	1d3b      	adds	r3, r7, #4
 8006962:	4619      	mov	r1, r3
 8006964:	4807      	ldr	r0, [pc, #28]	@ (8006984 <MX_TIM1_Init+0x120>)
 8006966:	f006 f925 	bl	800cbb4 <HAL_TIMEx_ConfigBreakDeadTime>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d001      	beq.n	8006974 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8006970:	f7ff f91c 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006974:	4803      	ldr	r0, [pc, #12]	@ (8006984 <MX_TIM1_Init+0x120>)
 8006976:	f000 fb77 	bl	8007068 <HAL_TIM_MspPostInit>

}
 800697a:	bf00      	nop
 800697c:	3760      	adds	r7, #96	@ 0x60
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	200018e8 	.word	0x200018e8
 8006988:	40012c00 	.word	0x40012c00

0800698c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b088      	sub	sp, #32
 8006990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006992:	f107 0310 	add.w	r3, r7, #16
 8006996:	2200      	movs	r2, #0
 8006998:	601a      	str	r2, [r3, #0]
 800699a:	605a      	str	r2, [r3, #4]
 800699c:	609a      	str	r2, [r3, #8]
 800699e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80069a0:	1d3b      	adds	r3, r7, #4
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
 80069a6:	605a      	str	r2, [r3, #4]
 80069a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80069aa:	4b1e      	ldr	r3, [pc, #120]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80069b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80069b2:	4b1c      	ldr	r3, [pc, #112]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069b4:	22a9      	movs	r2, #169	@ 0xa9
 80069b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069b8:	4b1a      	ldr	r3, [pc, #104]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80069be:	4b19      	ldr	r3, [pc, #100]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80069c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80069c6:	4b17      	ldr	r3, [pc, #92]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80069cc:	4b15      	ldr	r3, [pc, #84]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069ce:	2200      	movs	r2, #0
 80069d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80069d2:	4814      	ldr	r0, [pc, #80]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069d4:	f004 f8ea 	bl	800abac <HAL_TIM_Base_Init>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d001      	beq.n	80069e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80069de:	f7ff f8e5 	bl	8005bac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80069e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80069e8:	f107 0310 	add.w	r3, r7, #16
 80069ec:	4619      	mov	r1, r3
 80069ee:	480d      	ldr	r0, [pc, #52]	@ (8006a24 <MX_TIM2_Init+0x98>)
 80069f0:	f005 f864 	bl	800babc <HAL_TIM_ConfigClockSource>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80069fa:	f7ff f8d7 	bl	8005bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80069fe:	2300      	movs	r3, #0
 8006a00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a02:	2300      	movs	r3, #0
 8006a04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006a06:	1d3b      	adds	r3, r7, #4
 8006a08:	4619      	mov	r1, r3
 8006a0a:	4806      	ldr	r0, [pc, #24]	@ (8006a24 <MX_TIM2_Init+0x98>)
 8006a0c:	f006 f83c 	bl	800ca88 <HAL_TIMEx_MasterConfigSynchronization>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d001      	beq.n	8006a1a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8006a16:	f7ff f8c9 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006a1a:	bf00      	nop
 8006a1c:	3720      	adds	r7, #32
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	200019b4 	.word	0x200019b4

08006a28 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b08c      	sub	sp, #48	@ 0x30
 8006a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006a2e:	f107 030c 	add.w	r3, r7, #12
 8006a32:	2224      	movs	r2, #36	@ 0x24
 8006a34:	2100      	movs	r1, #0
 8006a36:	4618      	mov	r0, r3
 8006a38:	f008 fd72 	bl	800f520 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a3c:	463b      	mov	r3, r7
 8006a3e:	2200      	movs	r2, #0
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	605a      	str	r2, [r3, #4]
 8006a44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006a46:	4b21      	ldr	r3, [pc, #132]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006a48:	4a21      	ldr	r2, [pc, #132]	@ (8006ad0 <MX_TIM3_Init+0xa8>)
 8006a4a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a52:	4b1e      	ldr	r3, [pc, #120]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006a54:	2200      	movs	r2, #0
 8006a56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006a58:	4b1c      	ldr	r3, [pc, #112]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006a5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a5e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a60:	4b1a      	ldr	r3, [pc, #104]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006a62:	2200      	movs	r2, #0
 8006a64:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a66:	4b19      	ldr	r3, [pc, #100]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006a68:	2200      	movs	r2, #0
 8006a6a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006a70:	2300      	movs	r3, #0
 8006a72:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006a74:	2301      	movs	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006a80:	2300      	movs	r3, #0
 8006a82:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006a84:	2301      	movs	r3, #1
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006a90:	f107 030c 	add.w	r3, r7, #12
 8006a94:	4619      	mov	r1, r3
 8006a96:	480d      	ldr	r0, [pc, #52]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006a98:	f004 fc40 	bl	800b31c <HAL_TIM_Encoder_Init>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8006aa2:	f7ff f883 	bl	8005bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006aae:	463b      	mov	r3, r7
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	4806      	ldr	r0, [pc, #24]	@ (8006acc <MX_TIM3_Init+0xa4>)
 8006ab4:	f005 ffe8 	bl	800ca88 <HAL_TIMEx_MasterConfigSynchronization>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8006abe:	f7ff f875 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006ac2:	bf00      	nop
 8006ac4:	3730      	adds	r7, #48	@ 0x30
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	20001a80 	.word	0x20001a80
 8006ad0:	40000400 	.word	0x40000400

08006ad4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08c      	sub	sp, #48	@ 0x30
 8006ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006ada:	f107 030c 	add.w	r3, r7, #12
 8006ade:	2224      	movs	r2, #36	@ 0x24
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f008 fd1c 	bl	800f520 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ae8:	463b      	mov	r3, r7
 8006aea:	2200      	movs	r2, #0
 8006aec:	601a      	str	r2, [r3, #0]
 8006aee:	605a      	str	r2, [r3, #4]
 8006af0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006af2:	4b21      	ldr	r3, [pc, #132]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006af4:	4a21      	ldr	r2, [pc, #132]	@ (8006b7c <MX_TIM4_Init+0xa8>)
 8006af6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006af8:	4b1f      	ldr	r3, [pc, #124]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006afa:	2200      	movs	r2, #0
 8006afc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006afe:	4b1e      	ldr	r3, [pc, #120]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006b04:	4b1c      	ldr	r3, [pc, #112]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006b06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006b0a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006b0e:	2200      	movs	r2, #0
 8006b10:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b12:	4b19      	ldr	r3, [pc, #100]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006b20:	2301      	movs	r3, #1
 8006b22:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006b24:	2300      	movs	r3, #0
 8006b26:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006b30:	2301      	movs	r3, #1
 8006b32:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006b34:	2300      	movs	r3, #0
 8006b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8006b3c:	f107 030c 	add.w	r3, r7, #12
 8006b40:	4619      	mov	r1, r3
 8006b42:	480d      	ldr	r0, [pc, #52]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006b44:	f004 fbea 	bl	800b31c <HAL_TIM_Encoder_Init>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d001      	beq.n	8006b52 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8006b4e:	f7ff f82d 	bl	8005bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b52:	2300      	movs	r3, #0
 8006b54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b56:	2300      	movs	r3, #0
 8006b58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006b5a:	463b      	mov	r3, r7
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4806      	ldr	r0, [pc, #24]	@ (8006b78 <MX_TIM4_Init+0xa4>)
 8006b60:	f005 ff92 	bl	800ca88 <HAL_TIMEx_MasterConfigSynchronization>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8006b6a:	f7ff f81f 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8006b6e:	bf00      	nop
 8006b70:	3730      	adds	r7, #48	@ 0x30
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	20001b4c 	.word	0x20001b4c
 8006b7c:	40000800 	.word	0x40000800

08006b80 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b08c      	sub	sp, #48	@ 0x30
 8006b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006b86:	f107 030c 	add.w	r3, r7, #12
 8006b8a:	2224      	movs	r2, #36	@ 0x24
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f008 fcc6 	bl	800f520 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006b94:	463b      	mov	r3, r7
 8006b96:	2200      	movs	r2, #0
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	605a      	str	r2, [r3, #4]
 8006b9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8006b9e:	4b21      	ldr	r3, [pc, #132]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006ba0:	4a21      	ldr	r2, [pc, #132]	@ (8006c28 <MX_TIM5_Init+0xa8>)
 8006ba2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8006ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006baa:	4b1e      	ldr	r3, [pc, #120]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006bac:	2200      	movs	r2, #0
 8006bae:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8006bb0:	4b1c      	ldr	r3, [pc, #112]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006bb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006bb6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006bba:	2200      	movs	r2, #0
 8006bbc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006bbe:	4b19      	ldr	r3, [pc, #100]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006be0:	2300      	movs	r3, #0
 8006be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006be4:	2300      	movs	r3, #0
 8006be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8006be8:	f107 030c 	add.w	r3, r7, #12
 8006bec:	4619      	mov	r1, r3
 8006bee:	480d      	ldr	r0, [pc, #52]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006bf0:	f004 fb94 	bl	800b31c <HAL_TIM_Encoder_Init>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8006bfa:	f7fe ffd7 	bl	8005bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c02:	2300      	movs	r3, #0
 8006c04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8006c06:	463b      	mov	r3, r7
 8006c08:	4619      	mov	r1, r3
 8006c0a:	4806      	ldr	r0, [pc, #24]	@ (8006c24 <MX_TIM5_Init+0xa4>)
 8006c0c:	f005 ff3c 	bl	800ca88 <HAL_TIMEx_MasterConfigSynchronization>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8006c16:	f7fe ffc9 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8006c1a:	bf00      	nop
 8006c1c:	3730      	adds	r7, #48	@ 0x30
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	20001c18 	.word	0x20001c18
 8006c28:	40000c00 	.word	0x40000c00

08006c2c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b09c      	sub	sp, #112	@ 0x70
 8006c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006c32:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8006c36:	2200      	movs	r2, #0
 8006c38:	601a      	str	r2, [r3, #0]
 8006c3a:	605a      	str	r2, [r3, #4]
 8006c3c:	609a      	str	r2, [r3, #8]
 8006c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006c40:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006c44:	2200      	movs	r2, #0
 8006c46:	601a      	str	r2, [r3, #0]
 8006c48:	605a      	str	r2, [r3, #4]
 8006c4a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006c4c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006c50:	2200      	movs	r2, #0
 8006c52:	601a      	str	r2, [r3, #0]
 8006c54:	605a      	str	r2, [r3, #4]
 8006c56:	609a      	str	r2, [r3, #8]
 8006c58:	60da      	str	r2, [r3, #12]
 8006c5a:	611a      	str	r2, [r3, #16]
 8006c5c:	615a      	str	r2, [r3, #20]
 8006c5e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006c60:	1d3b      	adds	r3, r7, #4
 8006c62:	2234      	movs	r2, #52	@ 0x34
 8006c64:	2100      	movs	r1, #0
 8006c66:	4618      	mov	r0, r3
 8006c68:	f008 fc5a 	bl	800f520 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006c6c:	4b4c      	ldr	r3, [pc, #304]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c6e:	4a4d      	ldr	r2, [pc, #308]	@ (8006da4 <MX_TIM8_Init+0x178>)
 8006c70:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006c72:	4b4b      	ldr	r3, [pc, #300]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c78:	4b49      	ldr	r3, [pc, #292]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006c7e:	4b48      	ldr	r3, [pc, #288]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006c84:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8006c86:	4b46      	ldr	r3, [pc, #280]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c8c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006c8e:	4b44      	ldr	r3, [pc, #272]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c90:	2200      	movs	r2, #0
 8006c92:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c94:	4b42      	ldr	r3, [pc, #264]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8006c9a:	4841      	ldr	r0, [pc, #260]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006c9c:	f003 ff86 	bl	800abac <HAL_TIM_Base_Init>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8006ca6:	f7fe ff81 	bl	8005bac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006caa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006cae:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8006cb0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	483a      	ldr	r0, [pc, #232]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006cb8:	f004 ff00 	bl	800babc <HAL_TIM_ConfigClockSource>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8006cc2:	f7fe ff73 	bl	8005bac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006cc6:	4836      	ldr	r0, [pc, #216]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006cc8:	f004 f8bc 	bl	800ae44 <HAL_TIM_PWM_Init>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d001      	beq.n	8006cd6 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8006cd2:	f7fe ff6b 	bl	8005bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006ce2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	482d      	ldr	r0, [pc, #180]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006cea:	f005 fecd 	bl	800ca88 <HAL_TIMEx_MasterConfigSynchronization>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8006cf4:	f7fe ff5a 	bl	8005bac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006cf8:	2360      	movs	r3, #96	@ 0x60
 8006cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006d00:	2300      	movs	r3, #0
 8006d02:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006d04:	2300      	movs	r3, #0
 8006d06:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006d10:	2300      	movs	r3, #0
 8006d12:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006d14:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006d18:	2200      	movs	r2, #0
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	4820      	ldr	r0, [pc, #128]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006d1e:	f004 fdb9 	bl	800b894 <HAL_TIM_PWM_ConfigChannel>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d001      	beq.n	8006d2c <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8006d28:	f7fe ff40 	bl	8005bac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006d2c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006d30:	2204      	movs	r2, #4
 8006d32:	4619      	mov	r1, r3
 8006d34:	481a      	ldr	r0, [pc, #104]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006d36:	f004 fdad 	bl	800b894 <HAL_TIM_PWM_ConfigChannel>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8006d40:	f7fe ff34 	bl	8005bac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006d44:	2300      	movs	r3, #0
 8006d46:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006d50:	2300      	movs	r3, #0
 8006d52:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006d54:	2300      	movs	r3, #0
 8006d56:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006d58:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006d5c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006d62:	2300      	movs	r3, #0
 8006d64:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8006d66:	2300      	movs	r3, #0
 8006d68:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006d6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006d70:	2300      	movs	r3, #0
 8006d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006d74:	2300      	movs	r3, #0
 8006d76:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006d7c:	1d3b      	adds	r3, r7, #4
 8006d7e:	4619      	mov	r1, r3
 8006d80:	4807      	ldr	r0, [pc, #28]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006d82:	f005 ff17 	bl	800cbb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d001      	beq.n	8006d90 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 8006d8c:	f7fe ff0e 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8006d90:	4803      	ldr	r0, [pc, #12]	@ (8006da0 <MX_TIM8_Init+0x174>)
 8006d92:	f000 f969 	bl	8007068 <HAL_TIM_MspPostInit>

}
 8006d96:	bf00      	nop
 8006d98:	3770      	adds	r7, #112	@ 0x70
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	bf00      	nop
 8006da0:	20001ce4 	.word	0x20001ce4
 8006da4:	40013400 	.word	0x40013400

08006da8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8006dac:	4b14      	ldr	r3, [pc, #80]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dae:	4a15      	ldr	r2, [pc, #84]	@ (8006e04 <MX_TIM16_Init+0x5c>)
 8006db0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8006db2:	4b13      	ldr	r3, [pc, #76]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006db4:	22a9      	movs	r2, #169	@ 0xa9
 8006db6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006db8:	4b11      	ldr	r3, [pc, #68]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dba:	2200      	movs	r2, #0
 8006dbc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8006dbe:	4b10      	ldr	r3, [pc, #64]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dc0:	f240 4279 	movw	r2, #1145	@ 0x479
 8006dc4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8006dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dce:	2200      	movs	r2, #0
 8006dd0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8006dd8:	4809      	ldr	r0, [pc, #36]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dda:	f003 fee7 	bl	800abac <HAL_TIM_Base_Init>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8006de4:	f7fe fee2 	bl	8005bac <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8006de8:	2108      	movs	r1, #8
 8006dea:	4805      	ldr	r0, [pc, #20]	@ (8006e00 <MX_TIM16_Init+0x58>)
 8006dec:	f004 f9a0 	bl	800b130 <HAL_TIM_OnePulse_Init>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d001      	beq.n	8006dfa <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8006df6:	f7fe fed9 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8006dfa:	bf00      	nop
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	20001db0 	.word	0x20001db0
 8006e04:	40014400 	.word	0x40014400

08006e08 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b084      	sub	sp, #16
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a0d      	ldr	r2, [pc, #52]	@ (8006e4c <HAL_TIM_PWM_MspInit+0x44>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d113      	bne.n	8006e42 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e50 <HAL_TIM_PWM_MspInit+0x48>)
 8006e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8006e50 <HAL_TIM_PWM_MspInit+0x48>)
 8006e20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006e24:	6613      	str	r3, [r2, #96]	@ 0x60
 8006e26:	4b0a      	ldr	r3, [pc, #40]	@ (8006e50 <HAL_TIM_PWM_MspInit+0x48>)
 8006e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e2e:	60fb      	str	r3, [r7, #12]
 8006e30:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8006e32:	2200      	movs	r2, #0
 8006e34:	2100      	movs	r1, #0
 8006e36:	2019      	movs	r0, #25
 8006e38:	f002 f957 	bl	80090ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006e3c:	2019      	movs	r0, #25
 8006e3e:	f002 f96e 	bl	800911e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006e42:	bf00      	nop
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	40012c00 	.word	0x40012c00
 8006e50:	40021000 	.word	0x40021000

08006e54 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b086      	sub	sp, #24
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e64:	d114      	bne.n	8006e90 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006e66:	4b22      	ldr	r3, [pc, #136]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e6a:	4a21      	ldr	r2, [pc, #132]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006e6c:	f043 0301 	orr.w	r3, r3, #1
 8006e70:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e72:	4b1f      	ldr	r3, [pc, #124]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8006e7e:	2200      	movs	r2, #0
 8006e80:	2100      	movs	r1, #0
 8006e82:	201c      	movs	r0, #28
 8006e84:	f002 f931 	bl	80090ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006e88:	201c      	movs	r0, #28
 8006e8a:	f002 f948 	bl	800911e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8006e8e:	e02a      	b.n	8006ee6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM8)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a17      	ldr	r2, [pc, #92]	@ (8006ef4 <HAL_TIM_Base_MspInit+0xa0>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d10c      	bne.n	8006eb4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8006e9a:	4b15      	ldr	r3, [pc, #84]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e9e:	4a14      	ldr	r2, [pc, #80]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006ea0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006ea4:	6613      	str	r3, [r2, #96]	@ 0x60
 8006ea6:	4b12      	ldr	r3, [pc, #72]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006eae:	613b      	str	r3, [r7, #16]
 8006eb0:	693b      	ldr	r3, [r7, #16]
}
 8006eb2:	e018      	b.n	8006ee6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM16)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8006ef8 <HAL_TIM_Base_MspInit+0xa4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d113      	bne.n	8006ee6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8006ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ec2:	4a0b      	ldr	r2, [pc, #44]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006ec4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ec8:	6613      	str	r3, [r2, #96]	@ 0x60
 8006eca:	4b09      	ldr	r3, [pc, #36]	@ (8006ef0 <HAL_TIM_Base_MspInit+0x9c>)
 8006ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ed2:	60fb      	str	r3, [r7, #12]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	2100      	movs	r1, #0
 8006eda:	2019      	movs	r0, #25
 8006edc:	f002 f905 	bl	80090ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006ee0:	2019      	movs	r0, #25
 8006ee2:	f002 f91c 	bl	800911e <HAL_NVIC_EnableIRQ>
}
 8006ee6:	bf00      	nop
 8006ee8:	3718      	adds	r7, #24
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	40021000 	.word	0x40021000
 8006ef4:	40013400 	.word	0x40013400
 8006ef8:	40014400 	.word	0x40014400

08006efc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b08e      	sub	sp, #56	@ 0x38
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f08:	2200      	movs	r2, #0
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	605a      	str	r2, [r3, #4]
 8006f0e:	609a      	str	r2, [r3, #8]
 8006f10:	60da      	str	r2, [r3, #12]
 8006f12:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a4f      	ldr	r2, [pc, #316]	@ (8007058 <HAL_TIM_Encoder_MspInit+0x15c>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d131      	bne.n	8006f82 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006f1e:	4b4f      	ldr	r3, [pc, #316]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f22:	4a4e      	ldr	r2, [pc, #312]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f24:	f043 0302 	orr.w	r3, r3, #2
 8006f28:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f2a:	4b4c      	ldr	r3, [pc, #304]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	623b      	str	r3, [r7, #32]
 8006f34:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f36:	4b49      	ldr	r3, [pc, #292]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f3a:	4a48      	ldr	r2, [pc, #288]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f3c:	f043 0301 	orr.w	r3, r3, #1
 8006f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f42:	4b46      	ldr	r3, [pc, #280]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f46:	f003 0301 	and.w	r3, r3, #1
 8006f4a:	61fb      	str	r3, [r7, #28]
 8006f4c:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006f4e:	23c0      	movs	r3, #192	@ 0xc0
 8006f50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f52:	2302      	movs	r3, #2
 8006f54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f56:	2300      	movs	r3, #0
 8006f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006f5e:	2302      	movs	r3, #2
 8006f60:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f66:	4619      	mov	r1, r3
 8006f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006f6c:	f002 fc24 	bl	80097b8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006f70:	2200      	movs	r2, #0
 8006f72:	2100      	movs	r1, #0
 8006f74:	201d      	movs	r0, #29
 8006f76:	f002 f8b8 	bl	80090ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006f7a:	201d      	movs	r0, #29
 8006f7c:	f002 f8cf 	bl	800911e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8006f80:	e065      	b.n	800704e <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM4)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a36      	ldr	r2, [pc, #216]	@ (8007060 <HAL_TIM_Encoder_MspInit+0x164>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d132      	bne.n	8006ff2 <HAL_TIM_Encoder_MspInit+0xf6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006f8c:	4b33      	ldr	r3, [pc, #204]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f90:	4a32      	ldr	r2, [pc, #200]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f92:	f043 0304 	orr.w	r3, r3, #4
 8006f96:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f98:	4b30      	ldr	r3, [pc, #192]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f9c:	f003 0304 	and.w	r3, r3, #4
 8006fa0:	61bb      	str	r3, [r7, #24]
 8006fa2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fa4:	4b2d      	ldr	r3, [pc, #180]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006fa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fa8:	4a2c      	ldr	r2, [pc, #176]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006faa:	f043 0301 	orr.w	r3, r3, #1
 8006fae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006fb0:	4b2a      	ldr	r3, [pc, #168]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fb4:	f003 0301 	and.w	r3, r3, #1
 8006fb8:	617b      	str	r3, [r7, #20]
 8006fba:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006fbc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8006fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fc2:	2302      	movs	r3, #2
 8006fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8006fce:	230a      	movs	r3, #10
 8006fd0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006fdc:	f002 fbec 	bl	80097b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2100      	movs	r1, #0
 8006fe4:	201e      	movs	r0, #30
 8006fe6:	f002 f880 	bl	80090ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006fea:	201e      	movs	r0, #30
 8006fec:	f002 f897 	bl	800911e <HAL_NVIC_EnableIRQ>
}
 8006ff0:	e02d      	b.n	800704e <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM5)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a1b      	ldr	r2, [pc, #108]	@ (8007064 <HAL_TIM_Encoder_MspInit+0x168>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d128      	bne.n	800704e <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8006ffc:	4b17      	ldr	r3, [pc, #92]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8006ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007000:	4a16      	ldr	r2, [pc, #88]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8007002:	f043 0308 	orr.w	r3, r3, #8
 8007006:	6593      	str	r3, [r2, #88]	@ 0x58
 8007008:	4b14      	ldr	r3, [pc, #80]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 800700a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800700c:	f003 0308 	and.w	r3, r3, #8
 8007010:	613b      	str	r3, [r7, #16]
 8007012:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007014:	4b11      	ldr	r3, [pc, #68]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8007016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007018:	4a10      	ldr	r2, [pc, #64]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 800701a:	f043 0301 	orr.w	r3, r3, #1
 800701e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007020:	4b0e      	ldr	r3, [pc, #56]	@ (800705c <HAL_TIM_Encoder_MspInit+0x160>)
 8007022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	60fb      	str	r3, [r7, #12]
 800702a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800702c:	2303      	movs	r3, #3
 800702e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007030:	2302      	movs	r3, #2
 8007032:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007034:	2300      	movs	r3, #0
 8007036:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007038:	2300      	movs	r3, #0
 800703a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800703c:	2302      	movs	r3, #2
 800703e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007040:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007044:	4619      	mov	r1, r3
 8007046:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800704a:	f002 fbb5 	bl	80097b8 <HAL_GPIO_Init>
}
 800704e:	bf00      	nop
 8007050:	3738      	adds	r7, #56	@ 0x38
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	40000400 	.word	0x40000400
 800705c:	40021000 	.word	0x40021000
 8007060:	40000800 	.word	0x40000800
 8007064:	40000c00 	.word	0x40000c00

08007068 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b08a      	sub	sp, #40	@ 0x28
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007070:	f107 0314 	add.w	r3, r7, #20
 8007074:	2200      	movs	r2, #0
 8007076:	601a      	str	r2, [r3, #0]
 8007078:	605a      	str	r2, [r3, #4]
 800707a:	609a      	str	r2, [r3, #8]
 800707c:	60da      	str	r2, [r3, #12]
 800707e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a22      	ldr	r2, [pc, #136]	@ (8007110 <HAL_TIM_MspPostInit+0xa8>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d11c      	bne.n	80070c4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800708a:	4b22      	ldr	r3, [pc, #136]	@ (8007114 <HAL_TIM_MspPostInit+0xac>)
 800708c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800708e:	4a21      	ldr	r2, [pc, #132]	@ (8007114 <HAL_TIM_MspPostInit+0xac>)
 8007090:	f043 0304 	orr.w	r3, r3, #4
 8007094:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007096:	4b1f      	ldr	r3, [pc, #124]	@ (8007114 <HAL_TIM_MspPostInit+0xac>)
 8007098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800709a:	f003 0304 	and.w	r3, r3, #4
 800709e:	613b      	str	r3, [r7, #16]
 80070a0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80070a2:	2308      	movs	r3, #8
 80070a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070a6:	2302      	movs	r3, #2
 80070a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070aa:	2300      	movs	r3, #0
 80070ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070ae:	2300      	movs	r3, #0
 80070b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80070b2:	2302      	movs	r3, #2
 80070b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070b6:	f107 0314 	add.w	r3, r7, #20
 80070ba:	4619      	mov	r1, r3
 80070bc:	4816      	ldr	r0, [pc, #88]	@ (8007118 <HAL_TIM_MspPostInit+0xb0>)
 80070be:	f002 fb7b 	bl	80097b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80070c2:	e020      	b.n	8007106 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a14      	ldr	r2, [pc, #80]	@ (800711c <HAL_TIM_MspPostInit+0xb4>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d11b      	bne.n	8007106 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80070ce:	4b11      	ldr	r3, [pc, #68]	@ (8007114 <HAL_TIM_MspPostInit+0xac>)
 80070d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070d2:	4a10      	ldr	r2, [pc, #64]	@ (8007114 <HAL_TIM_MspPostInit+0xac>)
 80070d4:	f043 0304 	orr.w	r3, r3, #4
 80070d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80070da:	4b0e      	ldr	r3, [pc, #56]	@ (8007114 <HAL_TIM_MspPostInit+0xac>)
 80070dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070de:	f003 0304 	and.w	r3, r3, #4
 80070e2:	60fb      	str	r3, [r7, #12]
 80070e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80070e6:	23c0      	movs	r3, #192	@ 0xc0
 80070e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070ea:	2302      	movs	r3, #2
 80070ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070ee:	2300      	movs	r3, #0
 80070f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070f2:	2300      	movs	r3, #0
 80070f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80070f6:	2304      	movs	r3, #4
 80070f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070fa:	f107 0314 	add.w	r3, r7, #20
 80070fe:	4619      	mov	r1, r3
 8007100:	4805      	ldr	r0, [pc, #20]	@ (8007118 <HAL_TIM_MspPostInit+0xb0>)
 8007102:	f002 fb59 	bl	80097b8 <HAL_GPIO_Init>
}
 8007106:	bf00      	nop
 8007108:	3728      	adds	r7, #40	@ 0x28
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	40012c00 	.word	0x40012c00
 8007114:	40021000 	.word	0x40021000
 8007118:	48000800 	.word	0x48000800
 800711c:	40013400 	.word	0x40013400

08007120 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8007124:	4b20      	ldr	r3, [pc, #128]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007126:	4a21      	ldr	r2, [pc, #132]	@ (80071ac <MX_LPUART1_UART_Init+0x8c>)
 8007128:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 800712a:	4b1f      	ldr	r3, [pc, #124]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 800712c:	4a20      	ldr	r2, [pc, #128]	@ (80071b0 <MX_LPUART1_UART_Init+0x90>)
 800712e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007130:	4b1d      	ldr	r3, [pc, #116]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007132:	2200      	movs	r2, #0
 8007134:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8007136:	4b1c      	ldr	r3, [pc, #112]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007138:	2200      	movs	r2, #0
 800713a:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800713c:	4b1a      	ldr	r3, [pc, #104]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 800713e:	2200      	movs	r2, #0
 8007140:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8007142:	4b19      	ldr	r3, [pc, #100]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007144:	220c      	movs	r2, #12
 8007146:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007148:	4b17      	ldr	r3, [pc, #92]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 800714a:	2200      	movs	r2, #0
 800714c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800714e:	4b16      	ldr	r3, [pc, #88]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007150:	2200      	movs	r2, #0
 8007152:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007154:	4b14      	ldr	r3, [pc, #80]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007156:	2200      	movs	r2, #0
 8007158:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800715a:	4b13      	ldr	r3, [pc, #76]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 800715c:	2200      	movs	r2, #0
 800715e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8007160:	4811      	ldr	r0, [pc, #68]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007162:	f005 fe0b 	bl	800cd7c <HAL_UART_Init>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 800716c:	f7fe fd1e 	bl	8005bac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007170:	2100      	movs	r1, #0
 8007172:	480d      	ldr	r0, [pc, #52]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007174:	f007 fb5e 	bl	800e834 <HAL_UARTEx_SetTxFifoThreshold>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d001      	beq.n	8007182 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800717e:	f7fe fd15 	bl	8005bac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007182:	2100      	movs	r1, #0
 8007184:	4808      	ldr	r0, [pc, #32]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007186:	f007 fb93 	bl	800e8b0 <HAL_UARTEx_SetRxFifoThreshold>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	d001      	beq.n	8007194 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8007190:	f7fe fd0c 	bl	8005bac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8007194:	4804      	ldr	r0, [pc, #16]	@ (80071a8 <MX_LPUART1_UART_Init+0x88>)
 8007196:	f007 fb14 	bl	800e7c2 <HAL_UARTEx_DisableFifoMode>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d001      	beq.n	80071a4 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80071a0:	f7fe fd04 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80071a4:	bf00      	nop
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	20001e7c 	.word	0x20001e7c
 80071ac:	40008000 	.word	0x40008000
 80071b0:	001e8480 	.word	0x001e8480

080071b4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80071b8:	4b23      	ldr	r3, [pc, #140]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071ba:	4a24      	ldr	r2, [pc, #144]	@ (800724c <MX_USART2_UART_Init+0x98>)
 80071bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80071be:	4b22      	ldr	r3, [pc, #136]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071c0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80071c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80071c6:	4b20      	ldr	r3, [pc, #128]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80071cc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80071ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071d0:	2200      	movs	r2, #0
 80071d2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80071d4:	4b1c      	ldr	r3, [pc, #112]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80071da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80071dc:	4b1a      	ldr	r3, [pc, #104]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071de:	220c      	movs	r2, #12
 80071e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80071e2:	4b19      	ldr	r3, [pc, #100]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071e4:	2200      	movs	r2, #0
 80071e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80071e8:	4b17      	ldr	r3, [pc, #92]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071ea:	2200      	movs	r2, #0
 80071ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80071ee:	4b16      	ldr	r3, [pc, #88]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80071f4:	4b14      	ldr	r3, [pc, #80]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071f6:	2200      	movs	r2, #0
 80071f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80071fa:	4b13      	ldr	r3, [pc, #76]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007200:	4811      	ldr	r0, [pc, #68]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 8007202:	f005 fdbb 	bl	800cd7c <HAL_UART_Init>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d001      	beq.n	8007210 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 800720c:	f7fe fcce 	bl	8005bac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007210:	2100      	movs	r1, #0
 8007212:	480d      	ldr	r0, [pc, #52]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 8007214:	f007 fb0e 	bl	800e834 <HAL_UARTEx_SetTxFifoThreshold>
 8007218:	4603      	mov	r3, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	d001      	beq.n	8007222 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800721e:	f7fe fcc5 	bl	8005bac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007222:	2100      	movs	r1, #0
 8007224:	4808      	ldr	r0, [pc, #32]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 8007226:	f007 fb43 	bl	800e8b0 <HAL_UARTEx_SetRxFifoThreshold>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d001      	beq.n	8007234 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8007230:	f7fe fcbc 	bl	8005bac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8007234:	4804      	ldr	r0, [pc, #16]	@ (8007248 <MX_USART2_UART_Init+0x94>)
 8007236:	f007 fac4 	bl	800e7c2 <HAL_UARTEx_DisableFifoMode>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d001      	beq.n	8007244 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8007240:	f7fe fcb4 	bl	8005bac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007244:	bf00      	nop
 8007246:	bd80      	pop	{r7, pc}
 8007248:	20001f48 	.word	0x20001f48
 800724c:	40004400 	.word	0x40004400

08007250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b0a0      	sub	sp, #128	@ 0x80
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007258:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800725c:	2200      	movs	r2, #0
 800725e:	601a      	str	r2, [r3, #0]
 8007260:	605a      	str	r2, [r3, #4]
 8007262:	609a      	str	r2, [r3, #8]
 8007264:	60da      	str	r2, [r3, #12]
 8007266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007268:	f107 0318 	add.w	r3, r7, #24
 800726c:	2254      	movs	r2, #84	@ 0x54
 800726e:	2100      	movs	r1, #0
 8007270:	4618      	mov	r0, r3
 8007272:	f008 f955 	bl	800f520 <memset>
  if(uartHandle->Instance==LPUART1)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a99      	ldr	r2, [pc, #612]	@ (80074e0 <HAL_UART_MspInit+0x290>)
 800727c:	4293      	cmp	r3, r2
 800727e:	f040 8093 	bne.w	80073a8 <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8007282:	2320      	movs	r3, #32
 8007284:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8007286:	2300      	movs	r3, #0
 8007288:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800728a:	f107 0318 	add.w	r3, r7, #24
 800728e:	4618      	mov	r0, r3
 8007290:	f003 fa3e 	bl	800a710 <HAL_RCCEx_PeriphCLKConfig>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800729a:	f7fe fc87 	bl	8005bac <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800729e:	4b91      	ldr	r3, [pc, #580]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80072a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072a2:	4a90      	ldr	r2, [pc, #576]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80072a4:	f043 0301 	orr.w	r3, r3, #1
 80072a8:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80072aa:	4b8e      	ldr	r3, [pc, #568]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80072ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	617b      	str	r3, [r7, #20]
 80072b4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072b6:	4b8b      	ldr	r3, [pc, #556]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80072b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072ba:	4a8a      	ldr	r2, [pc, #552]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80072bc:	f043 0302 	orr.w	r3, r3, #2
 80072c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072c2:	4b88      	ldr	r3, [pc, #544]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80072c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	613b      	str	r3, [r7, #16]
 80072cc:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80072ce:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80072d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072d4:	2302      	movs	r3, #2
 80072d6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072d8:	2300      	movs	r3, #0
 80072da:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072dc:	2300      	movs	r3, #0
 80072de:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80072e0:	2308      	movs	r3, #8
 80072e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072e4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80072e8:	4619      	mov	r1, r3
 80072ea:	487f      	ldr	r0, [pc, #508]	@ (80074e8 <HAL_UART_MspInit+0x298>)
 80072ec:	f002 fa64 	bl	80097b8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 80072f0:	4b7e      	ldr	r3, [pc, #504]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 80072f2:	4a7f      	ldr	r2, [pc, #508]	@ (80074f0 <HAL_UART_MspInit+0x2a0>)
 80072f4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80072f6:	4b7d      	ldr	r3, [pc, #500]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 80072f8:	2222      	movs	r2, #34	@ 0x22
 80072fa:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80072fc:	4b7b      	ldr	r3, [pc, #492]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 80072fe:	2200      	movs	r2, #0
 8007300:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007302:	4b7a      	ldr	r3, [pc, #488]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 8007304:	2200      	movs	r2, #0
 8007306:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007308:	4b78      	ldr	r3, [pc, #480]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 800730a:	2280      	movs	r2, #128	@ 0x80
 800730c:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800730e:	4b77      	ldr	r3, [pc, #476]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 8007310:	2200      	movs	r2, #0
 8007312:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007314:	4b75      	ldr	r3, [pc, #468]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 8007316:	2200      	movs	r2, #0
 8007318:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 800731a:	4b74      	ldr	r3, [pc, #464]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 800731c:	2200      	movs	r2, #0
 800731e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007320:	4b72      	ldr	r3, [pc, #456]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 8007322:	2200      	movs	r2, #0
 8007324:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8007326:	4871      	ldr	r0, [pc, #452]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 8007328:	f001 ff14 	bl	8009154 <HAL_DMA_Init>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8007332:	f7fe fc3b 	bl	8005bac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a6c      	ldr	r2, [pc, #432]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 800733a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800733e:	4a6b      	ldr	r2, [pc, #428]	@ (80074ec <HAL_UART_MspInit+0x29c>)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 8007344:	4b6b      	ldr	r3, [pc, #428]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 8007346:	4a6c      	ldr	r2, [pc, #432]	@ (80074f8 <HAL_UART_MspInit+0x2a8>)
 8007348:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800734a:	4b6a      	ldr	r3, [pc, #424]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 800734c:	2223      	movs	r2, #35	@ 0x23
 800734e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007350:	4b68      	ldr	r3, [pc, #416]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 8007352:	2210      	movs	r2, #16
 8007354:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007356:	4b67      	ldr	r3, [pc, #412]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 8007358:	2200      	movs	r2, #0
 800735a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800735c:	4b65      	ldr	r3, [pc, #404]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 800735e:	2280      	movs	r2, #128	@ 0x80
 8007360:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007362:	4b64      	ldr	r3, [pc, #400]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 8007364:	2200      	movs	r2, #0
 8007366:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007368:	4b62      	ldr	r3, [pc, #392]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 800736a:	2200      	movs	r2, #0
 800736c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800736e:	4b61      	ldr	r3, [pc, #388]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 8007370:	2200      	movs	r2, #0
 8007372:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007374:	4b5f      	ldr	r3, [pc, #380]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 8007376:	2200      	movs	r2, #0
 8007378:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800737a:	485e      	ldr	r0, [pc, #376]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 800737c:	f001 feea 	bl	8009154 <HAL_DMA_Init>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d001      	beq.n	800738a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8007386:	f7fe fc11 	bl	8005bac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a59      	ldr	r2, [pc, #356]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 800738e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007390:	4a58      	ldr	r2, [pc, #352]	@ (80074f4 <HAL_UART_MspInit+0x2a4>)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8007396:	2200      	movs	r2, #0
 8007398:	2100      	movs	r1, #0
 800739a:	205b      	movs	r0, #91	@ 0x5b
 800739c:	f001 fea5 	bl	80090ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80073a0:	205b      	movs	r0, #91	@ 0x5b
 80073a2:	f001 febc 	bl	800911e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80073a6:	e097      	b.n	80074d8 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a53      	ldr	r2, [pc, #332]	@ (80074fc <HAL_UART_MspInit+0x2ac>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	f040 8092 	bne.w	80074d8 <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80073b4:	2302      	movs	r3, #2
 80073b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80073b8:	2300      	movs	r3, #0
 80073ba:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80073bc:	f107 0318 	add.w	r3, r7, #24
 80073c0:	4618      	mov	r0, r3
 80073c2:	f003 f9a5 	bl	800a710 <HAL_RCCEx_PeriphCLKConfig>
 80073c6:	4603      	mov	r3, r0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d001      	beq.n	80073d0 <HAL_UART_MspInit+0x180>
      Error_Handler();
 80073cc:	f7fe fbee 	bl	8005bac <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80073d0:	4b44      	ldr	r3, [pc, #272]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80073d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d4:	4a43      	ldr	r2, [pc, #268]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80073d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073da:	6593      	str	r3, [r2, #88]	@ 0x58
 80073dc:	4b41      	ldr	r3, [pc, #260]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80073de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073e4:	60fb      	str	r3, [r7, #12]
 80073e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073e8:	4b3e      	ldr	r3, [pc, #248]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80073ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073ec:	4a3d      	ldr	r2, [pc, #244]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80073ee:	f043 0301 	orr.w	r3, r3, #1
 80073f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80073f4:	4b3b      	ldr	r3, [pc, #236]	@ (80074e4 <HAL_UART_MspInit+0x294>)
 80073f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073f8:	f003 0301 	and.w	r3, r3, #1
 80073fc:	60bb      	str	r3, [r7, #8]
 80073fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007400:	230c      	movs	r3, #12
 8007402:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007404:	2302      	movs	r3, #2
 8007406:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007408:	2300      	movs	r3, #0
 800740a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800740c:	2300      	movs	r3, #0
 800740e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007410:	2307      	movs	r3, #7
 8007412:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007414:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007418:	4619      	mov	r1, r3
 800741a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800741e:	f002 f9cb 	bl	80097b8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8007422:	4b37      	ldr	r3, [pc, #220]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 8007424:	4a37      	ldr	r2, [pc, #220]	@ (8007504 <HAL_UART_MspInit+0x2b4>)
 8007426:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8007428:	4b35      	ldr	r3, [pc, #212]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 800742a:	221a      	movs	r2, #26
 800742c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800742e:	4b34      	ldr	r3, [pc, #208]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 8007430:	2200      	movs	r2, #0
 8007432:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007434:	4b32      	ldr	r3, [pc, #200]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 8007436:	2200      	movs	r2, #0
 8007438:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800743a:	4b31      	ldr	r3, [pc, #196]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 800743c:	2280      	movs	r2, #128	@ 0x80
 800743e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007440:	4b2f      	ldr	r3, [pc, #188]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 8007442:	2200      	movs	r2, #0
 8007444:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007446:	4b2e      	ldr	r3, [pc, #184]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 8007448:	2200      	movs	r2, #0
 800744a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800744c:	4b2c      	ldr	r3, [pc, #176]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 800744e:	2200      	movs	r2, #0
 8007450:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007452:	4b2b      	ldr	r3, [pc, #172]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 8007454:	2200      	movs	r2, #0
 8007456:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8007458:	4829      	ldr	r0, [pc, #164]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 800745a:	f001 fe7b 	bl	8009154 <HAL_DMA_Init>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d001      	beq.n	8007468 <HAL_UART_MspInit+0x218>
      Error_Handler();
 8007464:	f7fe fba2 	bl	8005bac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a25      	ldr	r2, [pc, #148]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 800746c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8007470:	4a23      	ldr	r2, [pc, #140]	@ (8007500 <HAL_UART_MspInit+0x2b0>)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8007476:	4b24      	ldr	r3, [pc, #144]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 8007478:	4a24      	ldr	r2, [pc, #144]	@ (800750c <HAL_UART_MspInit+0x2bc>)
 800747a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800747c:	4b22      	ldr	r3, [pc, #136]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 800747e:	221b      	movs	r2, #27
 8007480:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007482:	4b21      	ldr	r3, [pc, #132]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 8007484:	2210      	movs	r2, #16
 8007486:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007488:	4b1f      	ldr	r3, [pc, #124]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 800748a:	2200      	movs	r2, #0
 800748c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800748e:	4b1e      	ldr	r3, [pc, #120]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 8007490:	2280      	movs	r2, #128	@ 0x80
 8007492:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007494:	4b1c      	ldr	r3, [pc, #112]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 8007496:	2200      	movs	r2, #0
 8007498:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800749a:	4b1b      	ldr	r3, [pc, #108]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 800749c:	2200      	movs	r2, #0
 800749e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80074a0:	4b19      	ldr	r3, [pc, #100]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 80074a2:	2200      	movs	r2, #0
 80074a4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80074a6:	4b18      	ldr	r3, [pc, #96]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 80074a8:	2200      	movs	r2, #0
 80074aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80074ac:	4816      	ldr	r0, [pc, #88]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 80074ae:	f001 fe51 	bl	8009154 <HAL_DMA_Init>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d001      	beq.n	80074bc <HAL_UART_MspInit+0x26c>
      Error_Handler();
 80074b8:	f7fe fb78 	bl	8005bac <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a12      	ldr	r2, [pc, #72]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 80074c0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80074c2:	4a11      	ldr	r2, [pc, #68]	@ (8007508 <HAL_UART_MspInit+0x2b8>)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80074c8:	2200      	movs	r2, #0
 80074ca:	2100      	movs	r1, #0
 80074cc:	2026      	movs	r0, #38	@ 0x26
 80074ce:	f001 fe0c 	bl	80090ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80074d2:	2026      	movs	r0, #38	@ 0x26
 80074d4:	f001 fe23 	bl	800911e <HAL_NVIC_EnableIRQ>
}
 80074d8:	bf00      	nop
 80074da:	3780      	adds	r7, #128	@ 0x80
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	40008000 	.word	0x40008000
 80074e4:	40021000 	.word	0x40021000
 80074e8:	48000400 	.word	0x48000400
 80074ec:	20002014 	.word	0x20002014
 80074f0:	40020044 	.word	0x40020044
 80074f4:	20002074 	.word	0x20002074
 80074f8:	40020058 	.word	0x40020058
 80074fc:	40004400 	.word	0x40004400
 8007500:	200020d4 	.word	0x200020d4
 8007504:	4002001c 	.word	0x4002001c
 8007508:	20002134 	.word	0x20002134
 800750c:	40020030 	.word	0x40020030

08007510 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8007510:	480d      	ldr	r0, [pc, #52]	@ (8007548 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007512:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007514:	f7ff f994 	bl	8006840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007518:	480c      	ldr	r0, [pc, #48]	@ (800754c <LoopForever+0x6>)
  ldr r1, =_edata
 800751a:	490d      	ldr	r1, [pc, #52]	@ (8007550 <LoopForever+0xa>)
  ldr r2, =_sidata
 800751c:	4a0d      	ldr	r2, [pc, #52]	@ (8007554 <LoopForever+0xe>)
  movs r3, #0
 800751e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007520:	e002      	b.n	8007528 <LoopCopyDataInit>

08007522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007526:	3304      	adds	r3, #4

08007528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800752a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800752c:	d3f9      	bcc.n	8007522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800752e:	4a0a      	ldr	r2, [pc, #40]	@ (8007558 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007530:	4c0a      	ldr	r4, [pc, #40]	@ (800755c <LoopForever+0x16>)
  movs r3, #0
 8007532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007534:	e001      	b.n	800753a <LoopFillZerobss>

08007536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007538:	3204      	adds	r2, #4

0800753a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800753a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800753c:	d3fb      	bcc.n	8007536 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800753e:	f008 f80d 	bl	800f55c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007542:	f7fd fc4d 	bl	8004de0 <main>

08007546 <LoopForever>:

LoopForever:
    b LoopForever
 8007546:	e7fe      	b.n	8007546 <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 8007548:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800754c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007550:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8007554:	08011a60 	.word	0x08011a60
  ldr r2, =_sbss
 8007558:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 800755c:	200022e0 	.word	0x200022e0

08007560 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007560:	e7fe      	b.n	8007560 <ADC1_2_IRQHandler>

08007562 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b082      	sub	sp, #8
 8007566:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007568:	2300      	movs	r3, #0
 800756a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800756c:	2003      	movs	r0, #3
 800756e:	f001 fdb1 	bl	80090d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007572:	2000      	movs	r0, #0
 8007574:	f000 f80e 	bl	8007594 <HAL_InitTick>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d002      	beq.n	8007584 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	71fb      	strb	r3, [r7, #7]
 8007582:	e001      	b.n	8007588 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007584:	f7ff f83e 	bl	8006604 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007588:	79fb      	ldrb	r3, [r7, #7]

}
 800758a:	4618      	mov	r0, r3
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800759c:	2300      	movs	r3, #0
 800759e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80075a0:	4b16      	ldr	r3, [pc, #88]	@ (80075fc <HAL_InitTick+0x68>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d022      	beq.n	80075ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80075a8:	4b15      	ldr	r3, [pc, #84]	@ (8007600 <HAL_InitTick+0x6c>)
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	4b13      	ldr	r3, [pc, #76]	@ (80075fc <HAL_InitTick+0x68>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80075b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80075b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075bc:	4618      	mov	r0, r3
 80075be:	f001 fdbc 	bl	800913a <HAL_SYSTICK_Config>
 80075c2:	4603      	mov	r3, r0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d10f      	bne.n	80075e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2b0f      	cmp	r3, #15
 80075cc:	d809      	bhi.n	80075e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80075ce:	2200      	movs	r2, #0
 80075d0:	6879      	ldr	r1, [r7, #4]
 80075d2:	f04f 30ff 	mov.w	r0, #4294967295
 80075d6:	f001 fd88 	bl	80090ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80075da:	4a0a      	ldr	r2, [pc, #40]	@ (8007604 <HAL_InitTick+0x70>)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6013      	str	r3, [r2, #0]
 80075e0:	e007      	b.n	80075f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	73fb      	strb	r3, [r7, #15]
 80075e6:	e004      	b.n	80075f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	73fb      	strb	r3, [r7, #15]
 80075ec:	e001      	b.n	80075f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80075f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3710      	adds	r7, #16
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	2000013c 	.word	0x2000013c
 8007600:	20000134 	.word	0x20000134
 8007604:	20000138 	.word	0x20000138

08007608 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800760c:	4b05      	ldr	r3, [pc, #20]	@ (8007624 <HAL_IncTick+0x1c>)
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	4b05      	ldr	r3, [pc, #20]	@ (8007628 <HAL_IncTick+0x20>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4413      	add	r3, r2
 8007616:	4a03      	ldr	r2, [pc, #12]	@ (8007624 <HAL_IncTick+0x1c>)
 8007618:	6013      	str	r3, [r2, #0]
}
 800761a:	bf00      	nop
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr
 8007624:	20002194 	.word	0x20002194
 8007628:	2000013c 	.word	0x2000013c

0800762c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
  return uwTick;
 8007630:	4b03      	ldr	r3, [pc, #12]	@ (8007640 <HAL_GetTick+0x14>)
 8007632:	681b      	ldr	r3, [r3, #0]
}
 8007634:	4618      	mov	r0, r3
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	20002194 	.word	0x20002194

08007644 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	431a      	orrs	r2, r3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	609a      	str	r2, [r3, #8]
}
 800765e:	bf00      	nop
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	431a      	orrs	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	609a      	str	r2, [r3, #8]
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr

08007690 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b087      	sub	sp, #28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
 80076b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	3360      	adds	r3, #96	@ 0x60
 80076be:	461a      	mov	r2, r3
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	4b08      	ldr	r3, [pc, #32]	@ (80076f0 <LL_ADC_SetOffset+0x44>)
 80076ce:	4013      	ands	r3, r2
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80076d6:	683a      	ldr	r2, [r7, #0]
 80076d8:	430a      	orrs	r2, r1
 80076da:	4313      	orrs	r3, r2
 80076dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80076e4:	bf00      	nop
 80076e6:	371c      	adds	r7, #28
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr
 80076f0:	03fff000 	.word	0x03fff000

080076f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	3360      	adds	r3, #96	@ 0x60
 8007702:	461a      	mov	r2, r3
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	4413      	add	r3, r2
 800770a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007714:	4618      	mov	r0, r3
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007720:	b480      	push	{r7}
 8007722:	b087      	sub	sp, #28
 8007724:	af00      	add	r7, sp, #0
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	3360      	adds	r3, #96	@ 0x60
 8007730:	461a      	mov	r2, r3
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	4413      	add	r3, r2
 8007738:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	431a      	orrs	r2, r3
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800774a:	bf00      	nop
 800774c:	371c      	adds	r7, #28
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007756:	b480      	push	{r7}
 8007758:	b087      	sub	sp, #28
 800775a:	af00      	add	r7, sp, #0
 800775c:	60f8      	str	r0, [r7, #12]
 800775e:	60b9      	str	r1, [r7, #8]
 8007760:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3360      	adds	r3, #96	@ 0x60
 8007766:	461a      	mov	r2, r3
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	431a      	orrs	r2, r3
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007780:	bf00      	nop
 8007782:	371c      	adds	r7, #28
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800778c:	b480      	push	{r7}
 800778e:	b087      	sub	sp, #28
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	3360      	adds	r3, #96	@ 0x60
 800779c:	461a      	mov	r2, r3
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	4413      	add	r3, r2
 80077a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	431a      	orrs	r2, r3
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80077b6:	bf00      	nop
 80077b8:	371c      	adds	r7, #28
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr

080077c2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80077c2:	b480      	push	{r7}
 80077c4:	b083      	sub	sp, #12
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	695b      	ldr	r3, [r3, #20]
 80077d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	431a      	orrs	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	615a      	str	r2, [r3, #20]
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d101      	bne.n	8007800 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80077fc:	2301      	movs	r3, #1
 80077fe:	e000      	b.n	8007802 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007800:	2300      	movs	r3, #0
}
 8007802:	4618      	mov	r0, r3
 8007804:	370c      	adds	r7, #12
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr

0800780e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800780e:	b480      	push	{r7}
 8007810:	b087      	sub	sp, #28
 8007812:	af00      	add	r7, sp, #0
 8007814:	60f8      	str	r0, [r7, #12]
 8007816:	60b9      	str	r1, [r7, #8]
 8007818:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	3330      	adds	r3, #48	@ 0x30
 800781e:	461a      	mov	r2, r3
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	0a1b      	lsrs	r3, r3, #8
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	f003 030c 	and.w	r3, r3, #12
 800782a:	4413      	add	r3, r2
 800782c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	f003 031f 	and.w	r3, r3, #31
 8007838:	211f      	movs	r1, #31
 800783a:	fa01 f303 	lsl.w	r3, r1, r3
 800783e:	43db      	mvns	r3, r3
 8007840:	401a      	ands	r2, r3
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	0e9b      	lsrs	r3, r3, #26
 8007846:	f003 011f 	and.w	r1, r3, #31
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	f003 031f 	and.w	r3, r3, #31
 8007850:	fa01 f303 	lsl.w	r3, r1, r3
 8007854:	431a      	orrs	r2, r3
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800785a:	bf00      	nop
 800785c:	371c      	adds	r7, #28
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007866:	b480      	push	{r7}
 8007868:	b087      	sub	sp, #28
 800786a:	af00      	add	r7, sp, #0
 800786c:	60f8      	str	r0, [r7, #12]
 800786e:	60b9      	str	r1, [r7, #8]
 8007870:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	3314      	adds	r3, #20
 8007876:	461a      	mov	r2, r3
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	0e5b      	lsrs	r3, r3, #25
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	f003 0304 	and.w	r3, r3, #4
 8007882:	4413      	add	r3, r2
 8007884:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	0d1b      	lsrs	r3, r3, #20
 800788e:	f003 031f 	and.w	r3, r3, #31
 8007892:	2107      	movs	r1, #7
 8007894:	fa01 f303 	lsl.w	r3, r1, r3
 8007898:	43db      	mvns	r3, r3
 800789a:	401a      	ands	r2, r3
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	0d1b      	lsrs	r3, r3, #20
 80078a0:	f003 031f 	and.w	r3, r3, #31
 80078a4:	6879      	ldr	r1, [r7, #4]
 80078a6:	fa01 f303 	lsl.w	r3, r1, r3
 80078aa:	431a      	orrs	r2, r3
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80078b0:	bf00      	nop
 80078b2:	371c      	adds	r7, #28
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr

080078bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078d4:	43db      	mvns	r3, r3
 80078d6:	401a      	ands	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f003 0318 	and.w	r3, r3, #24
 80078de:	4908      	ldr	r1, [pc, #32]	@ (8007900 <LL_ADC_SetChannelSingleDiff+0x44>)
 80078e0:	40d9      	lsrs	r1, r3
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	400b      	ands	r3, r1
 80078e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078ea:	431a      	orrs	r2, r3
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80078f2:	bf00      	nop
 80078f4:	3714      	adds	r7, #20
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	0007ffff 	.word	0x0007ffff

08007904 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f003 031f 	and.w	r3, r3, #31
}
 8007914:	4618      	mov	r0, r3
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr

08007920 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007930:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	6093      	str	r3, [r2, #8]
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007958:	d101      	bne.n	800795e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800795a:	2301      	movs	r3, #1
 800795c:	e000      	b.n	8007960 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800797c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007980:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007988:	bf00      	nop
 800798a:	370c      	adds	r7, #12
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079a8:	d101      	bne.n	80079ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80079aa:	2301      	movs	r3, #1
 80079ac:	e000      	b.n	80079b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80079d0:	f043 0201 	orr.w	r2, r3, #1
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80079d8:	bf00      	nop
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80079f8:	f043 0202 	orr.w	r2, r3, #2
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007a00:	bf00      	nop
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d101      	bne.n	8007a24 <LL_ADC_IsEnabled+0x18>
 8007a20:	2301      	movs	r3, #1
 8007a22:	e000      	b.n	8007a26 <LL_ADC_IsEnabled+0x1a>
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	370c      	adds	r7, #12
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr

08007a32 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8007a32:	b480      	push	{r7}
 8007a34:	b083      	sub	sp, #12
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f003 0302 	and.w	r3, r3, #2
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d101      	bne.n	8007a4a <LL_ADC_IsDisableOngoing+0x18>
 8007a46:	2301      	movs	r3, #1
 8007a48:	e000      	b.n	8007a4c <LL_ADC_IsDisableOngoing+0x1a>
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007a6c:	f043 0204 	orr.w	r2, r3, #4
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f003 0304 	and.w	r3, r3, #4
 8007a90:	2b04      	cmp	r3, #4
 8007a92:	d101      	bne.n	8007a98 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007a94:	2301      	movs	r3, #1
 8007a96:	e000      	b.n	8007a9a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	370c      	adds	r7, #12
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr

08007aa6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007aa6:	b480      	push	{r7}
 8007aa8:	b083      	sub	sp, #12
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	f003 0308 	and.w	r3, r3, #8
 8007ab6:	2b08      	cmp	r3, #8
 8007ab8:	d101      	bne.n	8007abe <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007aba:	2301      	movs	r3, #1
 8007abc:	e000      	b.n	8007ac0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007acc:	b590      	push	{r4, r7, lr}
 8007ace:	b089      	sub	sp, #36	@ 0x24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d101      	bne.n	8007ae6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e1a9      	b.n	8007e3a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d109      	bne.n	8007b08 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f7fc fcbf 	bl	8004478 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f7ff ff19 	bl	8007944 <LL_ADC_IsDeepPowerDownEnabled>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d004      	beq.n	8007b22 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7ff feff 	bl	8007920 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff ff34 	bl	8007994 <LL_ADC_IsInternalRegulatorEnabled>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d115      	bne.n	8007b5e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7ff ff18 	bl	800796c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007b3c:	4b9c      	ldr	r3, [pc, #624]	@ (8007db0 <HAL_ADC_Init+0x2e4>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	099b      	lsrs	r3, r3, #6
 8007b42:	4a9c      	ldr	r2, [pc, #624]	@ (8007db4 <HAL_ADC_Init+0x2e8>)
 8007b44:	fba2 2303 	umull	r2, r3, r2, r3
 8007b48:	099b      	lsrs	r3, r3, #6
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	005b      	lsls	r3, r3, #1
 8007b4e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007b50:	e002      	b.n	8007b58 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	3b01      	subs	r3, #1
 8007b56:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d1f9      	bne.n	8007b52 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7ff ff16 	bl	8007994 <LL_ADC_IsInternalRegulatorEnabled>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10d      	bne.n	8007b8a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b72:	f043 0210 	orr.w	r2, r3, #16
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b7e:	f043 0201 	orr.w	r2, r3, #1
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f7ff ff76 	bl	8007a80 <LL_ADC_REG_IsConversionOngoing>
 8007b94:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b9a:	f003 0310 	and.w	r3, r3, #16
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f040 8142 	bne.w	8007e28 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f040 813e 	bne.w	8007e28 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bb0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007bb4:	f043 0202 	orr.w	r2, r3, #2
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7ff ff23 	bl	8007a0c <LL_ADC_IsEnabled>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d141      	bne.n	8007c50 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007bd4:	d004      	beq.n	8007be0 <HAL_ADC_Init+0x114>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a77      	ldr	r2, [pc, #476]	@ (8007db8 <HAL_ADC_Init+0x2ec>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d10f      	bne.n	8007c00 <HAL_ADC_Init+0x134>
 8007be0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007be4:	f7ff ff12 	bl	8007a0c <LL_ADC_IsEnabled>
 8007be8:	4604      	mov	r4, r0
 8007bea:	4873      	ldr	r0, [pc, #460]	@ (8007db8 <HAL_ADC_Init+0x2ec>)
 8007bec:	f7ff ff0e 	bl	8007a0c <LL_ADC_IsEnabled>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	4323      	orrs	r3, r4
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	bf0c      	ite	eq
 8007bf8:	2301      	moveq	r3, #1
 8007bfa:	2300      	movne	r3, #0
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	e012      	b.n	8007c26 <HAL_ADC_Init+0x15a>
 8007c00:	486e      	ldr	r0, [pc, #440]	@ (8007dbc <HAL_ADC_Init+0x2f0>)
 8007c02:	f7ff ff03 	bl	8007a0c <LL_ADC_IsEnabled>
 8007c06:	4604      	mov	r4, r0
 8007c08:	486d      	ldr	r0, [pc, #436]	@ (8007dc0 <HAL_ADC_Init+0x2f4>)
 8007c0a:	f7ff feff 	bl	8007a0c <LL_ADC_IsEnabled>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	431c      	orrs	r4, r3
 8007c12:	486c      	ldr	r0, [pc, #432]	@ (8007dc4 <HAL_ADC_Init+0x2f8>)
 8007c14:	f7ff fefa 	bl	8007a0c <LL_ADC_IsEnabled>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	4323      	orrs	r3, r4
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	bf0c      	ite	eq
 8007c20:	2301      	moveq	r3, #1
 8007c22:	2300      	movne	r3, #0
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d012      	beq.n	8007c50 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c32:	d004      	beq.n	8007c3e <HAL_ADC_Init+0x172>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4a5f      	ldr	r2, [pc, #380]	@ (8007db8 <HAL_ADC_Init+0x2ec>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d101      	bne.n	8007c42 <HAL_ADC_Init+0x176>
 8007c3e:	4a62      	ldr	r2, [pc, #392]	@ (8007dc8 <HAL_ADC_Init+0x2fc>)
 8007c40:	e000      	b.n	8007c44 <HAL_ADC_Init+0x178>
 8007c42:	4a62      	ldr	r2, [pc, #392]	@ (8007dcc <HAL_ADC_Init+0x300>)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4610      	mov	r0, r2
 8007c4c:	f7ff fcfa 	bl	8007644 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	7f5b      	ldrb	r3, [r3, #29]
 8007c54:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007c5a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007c60:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007c66:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007c6e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007c70:	4313      	orrs	r3, r2
 8007c72:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d106      	bne.n	8007c8c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c82:	3b01      	subs	r3, #1
 8007c84:	045b      	lsls	r3, r3, #17
 8007c86:	69ba      	ldr	r2, [r7, #24]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d009      	beq.n	8007ca8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c98:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ca0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007ca2:	69ba      	ldr	r2, [r7, #24]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68da      	ldr	r2, [r3, #12]
 8007cae:	4b48      	ldr	r3, [pc, #288]	@ (8007dd0 <HAL_ADC_Init+0x304>)
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	6812      	ldr	r2, [r2, #0]
 8007cb6:	69b9      	ldr	r1, [r7, #24]
 8007cb8:	430b      	orrs	r3, r1
 8007cba:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7ff fee5 	bl	8007aa6 <LL_ADC_INJ_IsConversionOngoing>
 8007cdc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d17f      	bne.n	8007de4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d17c      	bne.n	8007de4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007cee:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007cf6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d06:	f023 0302 	bic.w	r3, r3, #2
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	6812      	ldr	r2, [r2, #0]
 8007d0e:	69b9      	ldr	r1, [r7, #24]
 8007d10:	430b      	orrs	r3, r1
 8007d12:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d017      	beq.n	8007d4c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	691a      	ldr	r2, [r3, #16]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007d2a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007d34:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007d38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	6911      	ldr	r1, [r2, #16]
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	6812      	ldr	r2, [r2, #0]
 8007d44:	430b      	orrs	r3, r1
 8007d46:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8007d4a:	e013      	b.n	8007d74 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	691a      	ldr	r2, [r3, #16]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007d5a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	6812      	ldr	r2, [r2, #0]
 8007d68:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007d6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007d70:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d12a      	bne.n	8007dd4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	691b      	ldr	r3, [r3, #16]
 8007d84:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007d88:	f023 0304 	bic.w	r3, r3, #4
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007d94:	4311      	orrs	r1, r2
 8007d96:	687a      	ldr	r2, [r7, #4]
 8007d98:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007d9a:	4311      	orrs	r1, r2
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007da0:	430a      	orrs	r2, r1
 8007da2:	431a      	orrs	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f042 0201 	orr.w	r2, r2, #1
 8007dac:	611a      	str	r2, [r3, #16]
 8007dae:	e019      	b.n	8007de4 <HAL_ADC_Init+0x318>
 8007db0:	20000134 	.word	0x20000134
 8007db4:	053e2d63 	.word	0x053e2d63
 8007db8:	50000100 	.word	0x50000100
 8007dbc:	50000400 	.word	0x50000400
 8007dc0:	50000500 	.word	0x50000500
 8007dc4:	50000600 	.word	0x50000600
 8007dc8:	50000300 	.word	0x50000300
 8007dcc:	50000700 	.word	0x50000700
 8007dd0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	691a      	ldr	r2, [r3, #16]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f022 0201 	bic.w	r2, r2, #1
 8007de2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d10c      	bne.n	8007e06 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df2:	f023 010f 	bic.w	r1, r3, #15
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	1e5a      	subs	r2, r3, #1
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	430a      	orrs	r2, r1
 8007e02:	631a      	str	r2, [r3, #48]	@ 0x30
 8007e04:	e007      	b.n	8007e16 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f022 020f 	bic.w	r2, r2, #15
 8007e14:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e1a:	f023 0303 	bic.w	r3, r3, #3
 8007e1e:	f043 0201 	orr.w	r2, r3, #1
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007e26:	e007      	b.n	8007e38 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e2c:	f043 0210 	orr.w	r2, r3, #16
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007e38:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3724      	adds	r7, #36	@ 0x24
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd90      	pop	{r4, r7, pc}
 8007e42:	bf00      	nop

08007e44 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b086      	sub	sp, #24
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e58:	d004      	beq.n	8007e64 <HAL_ADC_Start_DMA+0x20>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a5a      	ldr	r2, [pc, #360]	@ (8007fc8 <HAL_ADC_Start_DMA+0x184>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d101      	bne.n	8007e68 <HAL_ADC_Start_DMA+0x24>
 8007e64:	4b59      	ldr	r3, [pc, #356]	@ (8007fcc <HAL_ADC_Start_DMA+0x188>)
 8007e66:	e000      	b.n	8007e6a <HAL_ADC_Start_DMA+0x26>
 8007e68:	4b59      	ldr	r3, [pc, #356]	@ (8007fd0 <HAL_ADC_Start_DMA+0x18c>)
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7ff fd4a 	bl	8007904 <LL_ADC_GetMultimode>
 8007e70:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7ff fe02 	bl	8007a80 <LL_ADC_REG_IsConversionOngoing>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f040 809b 	bne.w	8007fba <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d101      	bne.n	8007e92 <HAL_ADC_Start_DMA+0x4e>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e096      	b.n	8007fc0 <HAL_ADC_Start_DMA+0x17c>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a4d      	ldr	r2, [pc, #308]	@ (8007fd4 <HAL_ADC_Start_DMA+0x190>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d008      	beq.n	8007eb6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d005      	beq.n	8007eb6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	2b05      	cmp	r3, #5
 8007eae:	d002      	beq.n	8007eb6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	2b09      	cmp	r3, #9
 8007eb4:	d17a      	bne.n	8007fac <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f000 fcf6 	bl	80088a8 <ADC_Enable>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007ec0:	7dfb      	ldrb	r3, [r7, #23]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d16d      	bne.n	8007fa2 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007eca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007ece:	f023 0301 	bic.w	r3, r3, #1
 8007ed2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a3a      	ldr	r2, [pc, #232]	@ (8007fc8 <HAL_ADC_Start_DMA+0x184>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d009      	beq.n	8007ef8 <HAL_ADC_Start_DMA+0xb4>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a3b      	ldr	r2, [pc, #236]	@ (8007fd8 <HAL_ADC_Start_DMA+0x194>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d002      	beq.n	8007ef4 <HAL_ADC_Start_DMA+0xb0>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	e003      	b.n	8007efc <HAL_ADC_Start_DMA+0xb8>
 8007ef4:	4b39      	ldr	r3, [pc, #228]	@ (8007fdc <HAL_ADC_Start_DMA+0x198>)
 8007ef6:	e001      	b.n	8007efc <HAL_ADC_Start_DMA+0xb8>
 8007ef8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	6812      	ldr	r2, [r2, #0]
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d002      	beq.n	8007f0a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d105      	bne.n	8007f16 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f0e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d006      	beq.n	8007f30 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f26:	f023 0206 	bic.w	r2, r3, #6
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	661a      	str	r2, [r3, #96]	@ 0x60
 8007f2e:	e002      	b.n	8007f36 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f3a:	4a29      	ldr	r2, [pc, #164]	@ (8007fe0 <HAL_ADC_Start_DMA+0x19c>)
 8007f3c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f42:	4a28      	ldr	r2, [pc, #160]	@ (8007fe4 <HAL_ADC_Start_DMA+0x1a0>)
 8007f44:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f4a:	4a27      	ldr	r2, [pc, #156]	@ (8007fe8 <HAL_ADC_Start_DMA+0x1a4>)
 8007f4c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	221c      	movs	r2, #28
 8007f54:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	685a      	ldr	r2, [r3, #4]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f042 0210 	orr.w	r2, r2, #16
 8007f6c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68da      	ldr	r2, [r3, #12]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f042 0201 	orr.w	r2, r2, #1
 8007f7c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3340      	adds	r3, #64	@ 0x40
 8007f88:	4619      	mov	r1, r3
 8007f8a:	68ba      	ldr	r2, [r7, #8]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f001 f989 	bl	80092a4 <HAL_DMA_Start_IT>
 8007f92:	4603      	mov	r3, r0
 8007f94:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7ff fd5c 	bl	8007a58 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8007fa0:	e00d      	b.n	8007fbe <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8007faa:	e008      	b.n	8007fbe <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8007fac:	2301      	movs	r3, #1
 8007fae:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8007fb8:	e001      	b.n	8007fbe <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007fba:	2302      	movs	r3, #2
 8007fbc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3718      	adds	r7, #24
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}
 8007fc8:	50000100 	.word	0x50000100
 8007fcc:	50000300 	.word	0x50000300
 8007fd0:	50000700 	.word	0x50000700
 8007fd4:	50000600 	.word	0x50000600
 8007fd8:	50000500 	.word	0x50000500
 8007fdc:	50000400 	.word	0x50000400
 8007fe0:	08008a93 	.word	0x08008a93
 8007fe4:	08008b6b 	.word	0x08008b6b
 8007fe8:	08008b87 	.word	0x08008b87

08007fec <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8007ff4:	bf00      	nop
 8007ff6:	370c      	adds	r7, #12
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008000:	b480      	push	{r7}
 8008002:	b083      	sub	sp, #12
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8008008:	bf00      	nop
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800801c:	bf00      	nop
 800801e:	370c      	adds	r7, #12
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b0b6      	sub	sp, #216	@ 0xd8
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008032:	2300      	movs	r3, #0
 8008034:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008038:	2300      	movs	r3, #0
 800803a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008042:	2b01      	cmp	r3, #1
 8008044:	d102      	bne.n	800804c <HAL_ADC_ConfigChannel+0x24>
 8008046:	2302      	movs	r3, #2
 8008048:	f000 bc13 	b.w	8008872 <HAL_ADC_ConfigChannel+0x84a>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4618      	mov	r0, r3
 800805a:	f7ff fd11 	bl	8007a80 <LL_ADC_REG_IsConversionOngoing>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	f040 83f3 	bne.w	800884c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6818      	ldr	r0, [r3, #0]
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	6859      	ldr	r1, [r3, #4]
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	461a      	mov	r2, r3
 8008074:	f7ff fbcb 	bl	800780e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4618      	mov	r0, r3
 800807e:	f7ff fcff 	bl	8007a80 <LL_ADC_REG_IsConversionOngoing>
 8008082:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4618      	mov	r0, r3
 800808c:	f7ff fd0b 	bl	8007aa6 <LL_ADC_INJ_IsConversionOngoing>
 8008090:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008094:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008098:	2b00      	cmp	r3, #0
 800809a:	f040 81d9 	bne.w	8008450 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800809e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f040 81d4 	bne.w	8008450 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080b0:	d10f      	bne.n	80080d2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6818      	ldr	r0, [r3, #0]
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2200      	movs	r2, #0
 80080bc:	4619      	mov	r1, r3
 80080be:	f7ff fbd2 	bl	8007866 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7ff fb79 	bl	80077c2 <LL_ADC_SetSamplingTimeCommonConfig>
 80080d0:	e00e      	b.n	80080f0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6818      	ldr	r0, [r3, #0]
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	6819      	ldr	r1, [r3, #0]
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	461a      	mov	r2, r3
 80080e0:	f7ff fbc1 	bl	8007866 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2100      	movs	r1, #0
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7ff fb69 	bl	80077c2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	695a      	ldr	r2, [r3, #20]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	08db      	lsrs	r3, r3, #3
 80080fc:	f003 0303 	and.w	r3, r3, #3
 8008100:	005b      	lsls	r3, r3, #1
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	2b04      	cmp	r3, #4
 8008110:	d022      	beq.n	8008158 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6818      	ldr	r0, [r3, #0]
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	6919      	ldr	r1, [r3, #16]
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008122:	f7ff fac3 	bl	80076ac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6818      	ldr	r0, [r3, #0]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	6919      	ldr	r1, [r3, #16]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	461a      	mov	r2, r3
 8008134:	f7ff fb0f 	bl	8007756 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6818      	ldr	r0, [r3, #0]
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008144:	2b01      	cmp	r3, #1
 8008146:	d102      	bne.n	800814e <HAL_ADC_ConfigChannel+0x126>
 8008148:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800814c:	e000      	b.n	8008150 <HAL_ADC_ConfigChannel+0x128>
 800814e:	2300      	movs	r3, #0
 8008150:	461a      	mov	r2, r3
 8008152:	f7ff fb1b 	bl	800778c <LL_ADC_SetOffsetSaturation>
 8008156:	e17b      	b.n	8008450 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2100      	movs	r1, #0
 800815e:	4618      	mov	r0, r3
 8008160:	f7ff fac8 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 8008164:	4603      	mov	r3, r0
 8008166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800816a:	2b00      	cmp	r3, #0
 800816c:	d10a      	bne.n	8008184 <HAL_ADC_ConfigChannel+0x15c>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2100      	movs	r1, #0
 8008174:	4618      	mov	r0, r3
 8008176:	f7ff fabd 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 800817a:	4603      	mov	r3, r0
 800817c:	0e9b      	lsrs	r3, r3, #26
 800817e:	f003 021f 	and.w	r2, r3, #31
 8008182:	e01e      	b.n	80081c2 <HAL_ADC_ConfigChannel+0x19a>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2100      	movs	r1, #0
 800818a:	4618      	mov	r0, r3
 800818c:	f7ff fab2 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 8008190:	4603      	mov	r3, r0
 8008192:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008196:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800819a:	fa93 f3a3 	rbit	r3, r3
 800819e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80081a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80081a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80081aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80081b2:	2320      	movs	r3, #32
 80081b4:	e004      	b.n	80081c0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80081b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081ba:	fab3 f383 	clz	r3, r3
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d105      	bne.n	80081da <HAL_ADC_ConfigChannel+0x1b2>
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	0e9b      	lsrs	r3, r3, #26
 80081d4:	f003 031f 	and.w	r3, r3, #31
 80081d8:	e018      	b.n	800820c <HAL_ADC_ConfigChannel+0x1e4>
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80081e6:	fa93 f3a3 	rbit	r3, r3
 80081ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80081ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80081f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d101      	bne.n	8008202 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80081fe:	2320      	movs	r3, #32
 8008200:	e004      	b.n	800820c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008202:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008206:	fab3 f383 	clz	r3, r3
 800820a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800820c:	429a      	cmp	r2, r3
 800820e:	d106      	bne.n	800821e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2200      	movs	r2, #0
 8008216:	2100      	movs	r1, #0
 8008218:	4618      	mov	r0, r3
 800821a:	f7ff fa81 	bl	8007720 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	2101      	movs	r1, #1
 8008224:	4618      	mov	r0, r3
 8008226:	f7ff fa65 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 800822a:	4603      	mov	r3, r0
 800822c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008230:	2b00      	cmp	r3, #0
 8008232:	d10a      	bne.n	800824a <HAL_ADC_ConfigChannel+0x222>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2101      	movs	r1, #1
 800823a:	4618      	mov	r0, r3
 800823c:	f7ff fa5a 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 8008240:	4603      	mov	r3, r0
 8008242:	0e9b      	lsrs	r3, r3, #26
 8008244:	f003 021f 	and.w	r2, r3, #31
 8008248:	e01e      	b.n	8008288 <HAL_ADC_ConfigChannel+0x260>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2101      	movs	r1, #1
 8008250:	4618      	mov	r0, r3
 8008252:	f7ff fa4f 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 8008256:	4603      	mov	r3, r0
 8008258:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800825c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008260:	fa93 f3a3 	rbit	r3, r3
 8008264:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008268:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800826c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008270:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008274:	2b00      	cmp	r3, #0
 8008276:	d101      	bne.n	800827c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8008278:	2320      	movs	r3, #32
 800827a:	e004      	b.n	8008286 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800827c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008280:	fab3 f383 	clz	r3, r3
 8008284:	b2db      	uxtb	r3, r3
 8008286:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008290:	2b00      	cmp	r3, #0
 8008292:	d105      	bne.n	80082a0 <HAL_ADC_ConfigChannel+0x278>
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	0e9b      	lsrs	r3, r3, #26
 800829a:	f003 031f 	and.w	r3, r3, #31
 800829e:	e018      	b.n	80082d2 <HAL_ADC_ConfigChannel+0x2aa>
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80082ac:	fa93 f3a3 	rbit	r3, r3
 80082b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80082b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80082b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80082bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80082c4:	2320      	movs	r3, #32
 80082c6:	e004      	b.n	80082d2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80082c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80082cc:	fab3 f383 	clz	r3, r3
 80082d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d106      	bne.n	80082e4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2200      	movs	r2, #0
 80082dc:	2101      	movs	r1, #1
 80082de:	4618      	mov	r0, r3
 80082e0:	f7ff fa1e 	bl	8007720 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2102      	movs	r1, #2
 80082ea:	4618      	mov	r0, r3
 80082ec:	f7ff fa02 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 80082f0:	4603      	mov	r3, r0
 80082f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10a      	bne.n	8008310 <HAL_ADC_ConfigChannel+0x2e8>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2102      	movs	r1, #2
 8008300:	4618      	mov	r0, r3
 8008302:	f7ff f9f7 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 8008306:	4603      	mov	r3, r0
 8008308:	0e9b      	lsrs	r3, r3, #26
 800830a:	f003 021f 	and.w	r2, r3, #31
 800830e:	e01e      	b.n	800834e <HAL_ADC_ConfigChannel+0x326>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2102      	movs	r1, #2
 8008316:	4618      	mov	r0, r3
 8008318:	f7ff f9ec 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 800831c:	4603      	mov	r3, r0
 800831e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008322:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008326:	fa93 f3a3 	rbit	r3, r3
 800832a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800832e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008336:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800833a:	2b00      	cmp	r3, #0
 800833c:	d101      	bne.n	8008342 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800833e:	2320      	movs	r3, #32
 8008340:	e004      	b.n	800834c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8008342:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008346:	fab3 f383 	clz	r3, r3
 800834a:	b2db      	uxtb	r3, r3
 800834c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008356:	2b00      	cmp	r3, #0
 8008358:	d105      	bne.n	8008366 <HAL_ADC_ConfigChannel+0x33e>
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	0e9b      	lsrs	r3, r3, #26
 8008360:	f003 031f 	and.w	r3, r3, #31
 8008364:	e016      	b.n	8008394 <HAL_ADC_ConfigChannel+0x36c>
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800836e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008372:	fa93 f3a3 	rbit	r3, r3
 8008376:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008378:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800837a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800837e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008382:	2b00      	cmp	r3, #0
 8008384:	d101      	bne.n	800838a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8008386:	2320      	movs	r3, #32
 8008388:	e004      	b.n	8008394 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800838a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800838e:	fab3 f383 	clz	r3, r3
 8008392:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008394:	429a      	cmp	r2, r3
 8008396:	d106      	bne.n	80083a6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2200      	movs	r2, #0
 800839e:	2102      	movs	r1, #2
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7ff f9bd 	bl	8007720 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2103      	movs	r1, #3
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7ff f9a1 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 80083b2:	4603      	mov	r3, r0
 80083b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d10a      	bne.n	80083d2 <HAL_ADC_ConfigChannel+0x3aa>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2103      	movs	r1, #3
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7ff f996 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 80083c8:	4603      	mov	r3, r0
 80083ca:	0e9b      	lsrs	r3, r3, #26
 80083cc:	f003 021f 	and.w	r2, r3, #31
 80083d0:	e017      	b.n	8008402 <HAL_ADC_ConfigChannel+0x3da>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2103      	movs	r1, #3
 80083d8:	4618      	mov	r0, r3
 80083da:	f7ff f98b 	bl	80076f4 <LL_ADC_GetOffsetChannel>
 80083de:	4603      	mov	r3, r0
 80083e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083e4:	fa93 f3a3 	rbit	r3, r3
 80083e8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80083ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083ec:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80083ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d101      	bne.n	80083f8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80083f4:	2320      	movs	r3, #32
 80083f6:	e003      	b.n	8008400 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80083f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083fa:	fab3 f383 	clz	r3, r3
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800840a:	2b00      	cmp	r3, #0
 800840c:	d105      	bne.n	800841a <HAL_ADC_ConfigChannel+0x3f2>
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	0e9b      	lsrs	r3, r3, #26
 8008414:	f003 031f 	and.w	r3, r3, #31
 8008418:	e011      	b.n	800843e <HAL_ADC_ConfigChannel+0x416>
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008420:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008422:	fa93 f3a3 	rbit	r3, r3
 8008426:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800842a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800842c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8008432:	2320      	movs	r3, #32
 8008434:	e003      	b.n	800843e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8008436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008438:	fab3 f383 	clz	r3, r3
 800843c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800843e:	429a      	cmp	r2, r3
 8008440:	d106      	bne.n	8008450 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2200      	movs	r2, #0
 8008448:	2103      	movs	r1, #3
 800844a:	4618      	mov	r0, r3
 800844c:	f7ff f968 	bl	8007720 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4618      	mov	r0, r3
 8008456:	f7ff fad9 	bl	8007a0c <LL_ADC_IsEnabled>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	f040 813d 	bne.w	80086dc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6818      	ldr	r0, [r3, #0]
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	6819      	ldr	r1, [r3, #0]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	461a      	mov	r2, r3
 8008470:	f7ff fa24 	bl	80078bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	4aa2      	ldr	r2, [pc, #648]	@ (8008704 <HAL_ADC_ConfigChannel+0x6dc>)
 800847a:	4293      	cmp	r3, r2
 800847c:	f040 812e 	bne.w	80086dc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800848c:	2b00      	cmp	r3, #0
 800848e:	d10b      	bne.n	80084a8 <HAL_ADC_ConfigChannel+0x480>
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	0e9b      	lsrs	r3, r3, #26
 8008496:	3301      	adds	r3, #1
 8008498:	f003 031f 	and.w	r3, r3, #31
 800849c:	2b09      	cmp	r3, #9
 800849e:	bf94      	ite	ls
 80084a0:	2301      	movls	r3, #1
 80084a2:	2300      	movhi	r3, #0
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	e019      	b.n	80084dc <HAL_ADC_ConfigChannel+0x4b4>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084b0:	fa93 f3a3 	rbit	r3, r3
 80084b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80084b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084b8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80084ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d101      	bne.n	80084c4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80084c0:	2320      	movs	r3, #32
 80084c2:	e003      	b.n	80084cc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80084c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084c6:	fab3 f383 	clz	r3, r3
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	3301      	adds	r3, #1
 80084ce:	f003 031f 	and.w	r3, r3, #31
 80084d2:	2b09      	cmp	r3, #9
 80084d4:	bf94      	ite	ls
 80084d6:	2301      	movls	r3, #1
 80084d8:	2300      	movhi	r3, #0
 80084da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d079      	beq.n	80085d4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d107      	bne.n	80084fc <HAL_ADC_ConfigChannel+0x4d4>
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	0e9b      	lsrs	r3, r3, #26
 80084f2:	3301      	adds	r3, #1
 80084f4:	069b      	lsls	r3, r3, #26
 80084f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80084fa:	e015      	b.n	8008528 <HAL_ADC_ConfigChannel+0x500>
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008504:	fa93 f3a3 	rbit	r3, r3
 8008508:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800850a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800850c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800850e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008510:	2b00      	cmp	r3, #0
 8008512:	d101      	bne.n	8008518 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8008514:	2320      	movs	r3, #32
 8008516:	e003      	b.n	8008520 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8008518:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800851a:	fab3 f383 	clz	r3, r3
 800851e:	b2db      	uxtb	r3, r3
 8008520:	3301      	adds	r3, #1
 8008522:	069b      	lsls	r3, r3, #26
 8008524:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008530:	2b00      	cmp	r3, #0
 8008532:	d109      	bne.n	8008548 <HAL_ADC_ConfigChannel+0x520>
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	0e9b      	lsrs	r3, r3, #26
 800853a:	3301      	adds	r3, #1
 800853c:	f003 031f 	and.w	r3, r3, #31
 8008540:	2101      	movs	r1, #1
 8008542:	fa01 f303 	lsl.w	r3, r1, r3
 8008546:	e017      	b.n	8008578 <HAL_ADC_ConfigChannel+0x550>
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800854e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008550:	fa93 f3a3 	rbit	r3, r3
 8008554:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008558:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800855a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800855c:	2b00      	cmp	r3, #0
 800855e:	d101      	bne.n	8008564 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8008560:	2320      	movs	r3, #32
 8008562:	e003      	b.n	800856c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8008564:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008566:	fab3 f383 	clz	r3, r3
 800856a:	b2db      	uxtb	r3, r3
 800856c:	3301      	adds	r3, #1
 800856e:	f003 031f 	and.w	r3, r3, #31
 8008572:	2101      	movs	r1, #1
 8008574:	fa01 f303 	lsl.w	r3, r1, r3
 8008578:	ea42 0103 	orr.w	r1, r2, r3
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008584:	2b00      	cmp	r3, #0
 8008586:	d10a      	bne.n	800859e <HAL_ADC_ConfigChannel+0x576>
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	0e9b      	lsrs	r3, r3, #26
 800858e:	3301      	adds	r3, #1
 8008590:	f003 021f 	and.w	r2, r3, #31
 8008594:	4613      	mov	r3, r2
 8008596:	005b      	lsls	r3, r3, #1
 8008598:	4413      	add	r3, r2
 800859a:	051b      	lsls	r3, r3, #20
 800859c:	e018      	b.n	80085d0 <HAL_ADC_ConfigChannel+0x5a8>
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a6:	fa93 f3a3 	rbit	r3, r3
 80085aa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80085ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80085b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d101      	bne.n	80085ba <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80085b6:	2320      	movs	r3, #32
 80085b8:	e003      	b.n	80085c2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80085ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085bc:	fab3 f383 	clz	r3, r3
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	3301      	adds	r3, #1
 80085c4:	f003 021f 	and.w	r2, r3, #31
 80085c8:	4613      	mov	r3, r2
 80085ca:	005b      	lsls	r3, r3, #1
 80085cc:	4413      	add	r3, r2
 80085ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80085d0:	430b      	orrs	r3, r1
 80085d2:	e07e      	b.n	80086d2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d107      	bne.n	80085f0 <HAL_ADC_ConfigChannel+0x5c8>
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	0e9b      	lsrs	r3, r3, #26
 80085e6:	3301      	adds	r3, #1
 80085e8:	069b      	lsls	r3, r3, #26
 80085ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80085ee:	e015      	b.n	800861c <HAL_ADC_ConfigChannel+0x5f4>
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085f8:	fa93 f3a3 	rbit	r3, r3
 80085fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80085fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008600:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008604:	2b00      	cmp	r3, #0
 8008606:	d101      	bne.n	800860c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8008608:	2320      	movs	r3, #32
 800860a:	e003      	b.n	8008614 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800860c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860e:	fab3 f383 	clz	r3, r3
 8008612:	b2db      	uxtb	r3, r3
 8008614:	3301      	adds	r3, #1
 8008616:	069b      	lsls	r3, r3, #26
 8008618:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008624:	2b00      	cmp	r3, #0
 8008626:	d109      	bne.n	800863c <HAL_ADC_ConfigChannel+0x614>
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	0e9b      	lsrs	r3, r3, #26
 800862e:	3301      	adds	r3, #1
 8008630:	f003 031f 	and.w	r3, r3, #31
 8008634:	2101      	movs	r1, #1
 8008636:	fa01 f303 	lsl.w	r3, r1, r3
 800863a:	e017      	b.n	800866c <HAL_ADC_ConfigChannel+0x644>
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008642:	6a3b      	ldr	r3, [r7, #32]
 8008644:	fa93 f3a3 	rbit	r3, r3
 8008648:	61fb      	str	r3, [r7, #28]
  return result;
 800864a:	69fb      	ldr	r3, [r7, #28]
 800864c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800864e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008650:	2b00      	cmp	r3, #0
 8008652:	d101      	bne.n	8008658 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8008654:	2320      	movs	r3, #32
 8008656:	e003      	b.n	8008660 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8008658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865a:	fab3 f383 	clz	r3, r3
 800865e:	b2db      	uxtb	r3, r3
 8008660:	3301      	adds	r3, #1
 8008662:	f003 031f 	and.w	r3, r3, #31
 8008666:	2101      	movs	r1, #1
 8008668:	fa01 f303 	lsl.w	r3, r1, r3
 800866c:	ea42 0103 	orr.w	r1, r2, r3
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10d      	bne.n	8008698 <HAL_ADC_ConfigChannel+0x670>
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	0e9b      	lsrs	r3, r3, #26
 8008682:	3301      	adds	r3, #1
 8008684:	f003 021f 	and.w	r2, r3, #31
 8008688:	4613      	mov	r3, r2
 800868a:	005b      	lsls	r3, r3, #1
 800868c:	4413      	add	r3, r2
 800868e:	3b1e      	subs	r3, #30
 8008690:	051b      	lsls	r3, r3, #20
 8008692:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008696:	e01b      	b.n	80086d0 <HAL_ADC_ConfigChannel+0x6a8>
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	fa93 f3a3 	rbit	r3, r3
 80086a4:	613b      	str	r3, [r7, #16]
  return result;
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d101      	bne.n	80086b4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80086b0:	2320      	movs	r3, #32
 80086b2:	e003      	b.n	80086bc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80086b4:	69bb      	ldr	r3, [r7, #24]
 80086b6:	fab3 f383 	clz	r3, r3
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	3301      	adds	r3, #1
 80086be:	f003 021f 	and.w	r2, r3, #31
 80086c2:	4613      	mov	r3, r2
 80086c4:	005b      	lsls	r3, r3, #1
 80086c6:	4413      	add	r3, r2
 80086c8:	3b1e      	subs	r3, #30
 80086ca:	051b      	lsls	r3, r3, #20
 80086cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80086d0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80086d2:	683a      	ldr	r2, [r7, #0]
 80086d4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80086d6:	4619      	mov	r1, r3
 80086d8:	f7ff f8c5 	bl	8007866 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	4b09      	ldr	r3, [pc, #36]	@ (8008708 <HAL_ADC_ConfigChannel+0x6e0>)
 80086e2:	4013      	ands	r3, r2
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	f000 80be 	beq.w	8008866 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086f2:	d004      	beq.n	80086fe <HAL_ADC_ConfigChannel+0x6d6>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a04      	ldr	r2, [pc, #16]	@ (800870c <HAL_ADC_ConfigChannel+0x6e4>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d10a      	bne.n	8008714 <HAL_ADC_ConfigChannel+0x6ec>
 80086fe:	4b04      	ldr	r3, [pc, #16]	@ (8008710 <HAL_ADC_ConfigChannel+0x6e8>)
 8008700:	e009      	b.n	8008716 <HAL_ADC_ConfigChannel+0x6ee>
 8008702:	bf00      	nop
 8008704:	407f0000 	.word	0x407f0000
 8008708:	80080000 	.word	0x80080000
 800870c:	50000100 	.word	0x50000100
 8008710:	50000300 	.word	0x50000300
 8008714:	4b59      	ldr	r3, [pc, #356]	@ (800887c <HAL_ADC_ConfigChannel+0x854>)
 8008716:	4618      	mov	r0, r3
 8008718:	f7fe ffba 	bl	8007690 <LL_ADC_GetCommonPathInternalCh>
 800871c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a56      	ldr	r2, [pc, #344]	@ (8008880 <HAL_ADC_ConfigChannel+0x858>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d004      	beq.n	8008734 <HAL_ADC_ConfigChannel+0x70c>
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a55      	ldr	r2, [pc, #340]	@ (8008884 <HAL_ADC_ConfigChannel+0x85c>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d13a      	bne.n	80087aa <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008734:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008738:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d134      	bne.n	80087aa <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008748:	d005      	beq.n	8008756 <HAL_ADC_ConfigChannel+0x72e>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a4e      	ldr	r2, [pc, #312]	@ (8008888 <HAL_ADC_ConfigChannel+0x860>)
 8008750:	4293      	cmp	r3, r2
 8008752:	f040 8085 	bne.w	8008860 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800875e:	d004      	beq.n	800876a <HAL_ADC_ConfigChannel+0x742>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a49      	ldr	r2, [pc, #292]	@ (800888c <HAL_ADC_ConfigChannel+0x864>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d101      	bne.n	800876e <HAL_ADC_ConfigChannel+0x746>
 800876a:	4a49      	ldr	r2, [pc, #292]	@ (8008890 <HAL_ADC_ConfigChannel+0x868>)
 800876c:	e000      	b.n	8008770 <HAL_ADC_ConfigChannel+0x748>
 800876e:	4a43      	ldr	r2, [pc, #268]	@ (800887c <HAL_ADC_ConfigChannel+0x854>)
 8008770:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008774:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008778:	4619      	mov	r1, r3
 800877a:	4610      	mov	r0, r2
 800877c:	f7fe ff75 	bl	800766a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008780:	4b44      	ldr	r3, [pc, #272]	@ (8008894 <HAL_ADC_ConfigChannel+0x86c>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	099b      	lsrs	r3, r3, #6
 8008786:	4a44      	ldr	r2, [pc, #272]	@ (8008898 <HAL_ADC_ConfigChannel+0x870>)
 8008788:	fba2 2303 	umull	r2, r3, r2, r3
 800878c:	099b      	lsrs	r3, r3, #6
 800878e:	1c5a      	adds	r2, r3, #1
 8008790:	4613      	mov	r3, r2
 8008792:	005b      	lsls	r3, r3, #1
 8008794:	4413      	add	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800879a:	e002      	b.n	80087a2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	3b01      	subs	r3, #1
 80087a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d1f9      	bne.n	800879c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80087a8:	e05a      	b.n	8008860 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a3b      	ldr	r2, [pc, #236]	@ (800889c <HAL_ADC_ConfigChannel+0x874>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d125      	bne.n	8008800 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80087b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80087b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d11f      	bne.n	8008800 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a31      	ldr	r2, [pc, #196]	@ (800888c <HAL_ADC_ConfigChannel+0x864>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d104      	bne.n	80087d4 <HAL_ADC_ConfigChannel+0x7ac>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a34      	ldr	r2, [pc, #208]	@ (80088a0 <HAL_ADC_ConfigChannel+0x878>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d047      	beq.n	8008864 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80087dc:	d004      	beq.n	80087e8 <HAL_ADC_ConfigChannel+0x7c0>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a2a      	ldr	r2, [pc, #168]	@ (800888c <HAL_ADC_ConfigChannel+0x864>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d101      	bne.n	80087ec <HAL_ADC_ConfigChannel+0x7c4>
 80087e8:	4a29      	ldr	r2, [pc, #164]	@ (8008890 <HAL_ADC_ConfigChannel+0x868>)
 80087ea:	e000      	b.n	80087ee <HAL_ADC_ConfigChannel+0x7c6>
 80087ec:	4a23      	ldr	r2, [pc, #140]	@ (800887c <HAL_ADC_ConfigChannel+0x854>)
 80087ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80087f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80087f6:	4619      	mov	r1, r3
 80087f8:	4610      	mov	r0, r2
 80087fa:	f7fe ff36 	bl	800766a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80087fe:	e031      	b.n	8008864 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a27      	ldr	r2, [pc, #156]	@ (80088a4 <HAL_ADC_ConfigChannel+0x87c>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d12d      	bne.n	8008866 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800880a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800880e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d127      	bne.n	8008866 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a1c      	ldr	r2, [pc, #112]	@ (800888c <HAL_ADC_ConfigChannel+0x864>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d022      	beq.n	8008866 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008828:	d004      	beq.n	8008834 <HAL_ADC_ConfigChannel+0x80c>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a17      	ldr	r2, [pc, #92]	@ (800888c <HAL_ADC_ConfigChannel+0x864>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d101      	bne.n	8008838 <HAL_ADC_ConfigChannel+0x810>
 8008834:	4a16      	ldr	r2, [pc, #88]	@ (8008890 <HAL_ADC_ConfigChannel+0x868>)
 8008836:	e000      	b.n	800883a <HAL_ADC_ConfigChannel+0x812>
 8008838:	4a10      	ldr	r2, [pc, #64]	@ (800887c <HAL_ADC_ConfigChannel+0x854>)
 800883a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800883e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008842:	4619      	mov	r1, r3
 8008844:	4610      	mov	r0, r2
 8008846:	f7fe ff10 	bl	800766a <LL_ADC_SetCommonPathInternalCh>
 800884a:	e00c      	b.n	8008866 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008850:	f043 0220 	orr.w	r2, r3, #32
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008858:	2301      	movs	r3, #1
 800885a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800885e:	e002      	b.n	8008866 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008860:	bf00      	nop
 8008862:	e000      	b.n	8008866 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008864:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800886e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008872:	4618      	mov	r0, r3
 8008874:	37d8      	adds	r7, #216	@ 0xd8
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	50000700 	.word	0x50000700
 8008880:	c3210000 	.word	0xc3210000
 8008884:	90c00010 	.word	0x90c00010
 8008888:	50000600 	.word	0x50000600
 800888c:	50000100 	.word	0x50000100
 8008890:	50000300 	.word	0x50000300
 8008894:	20000134 	.word	0x20000134
 8008898:	053e2d63 	.word	0x053e2d63
 800889c:	c7520000 	.word	0xc7520000
 80088a0:	50000500 	.word	0x50000500
 80088a4:	cb840000 	.word	0xcb840000

080088a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80088b0:	2300      	movs	r3, #0
 80088b2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7ff f8a7 	bl	8007a0c <LL_ADC_IsEnabled>
 80088be:	4603      	mov	r3, r0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d176      	bne.n	80089b2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	689a      	ldr	r2, [r3, #8]
 80088ca:	4b3c      	ldr	r3, [pc, #240]	@ (80089bc <ADC_Enable+0x114>)
 80088cc:	4013      	ands	r3, r2
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00d      	beq.n	80088ee <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088d6:	f043 0210 	orr.w	r2, r3, #16
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088e2:	f043 0201 	orr.w	r2, r3, #1
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80088ea:	2301      	movs	r3, #1
 80088ec:	e062      	b.n	80089b4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4618      	mov	r0, r3
 80088f4:	f7ff f862 	bl	80079bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008900:	d004      	beq.n	800890c <ADC_Enable+0x64>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a2e      	ldr	r2, [pc, #184]	@ (80089c0 <ADC_Enable+0x118>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d101      	bne.n	8008910 <ADC_Enable+0x68>
 800890c:	4b2d      	ldr	r3, [pc, #180]	@ (80089c4 <ADC_Enable+0x11c>)
 800890e:	e000      	b.n	8008912 <ADC_Enable+0x6a>
 8008910:	4b2d      	ldr	r3, [pc, #180]	@ (80089c8 <ADC_Enable+0x120>)
 8008912:	4618      	mov	r0, r3
 8008914:	f7fe febc 	bl	8007690 <LL_ADC_GetCommonPathInternalCh>
 8008918:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800891a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800891e:	2b00      	cmp	r3, #0
 8008920:	d013      	beq.n	800894a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008922:	4b2a      	ldr	r3, [pc, #168]	@ (80089cc <ADC_Enable+0x124>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	099b      	lsrs	r3, r3, #6
 8008928:	4a29      	ldr	r2, [pc, #164]	@ (80089d0 <ADC_Enable+0x128>)
 800892a:	fba2 2303 	umull	r2, r3, r2, r3
 800892e:	099b      	lsrs	r3, r3, #6
 8008930:	1c5a      	adds	r2, r3, #1
 8008932:	4613      	mov	r3, r2
 8008934:	005b      	lsls	r3, r3, #1
 8008936:	4413      	add	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800893c:	e002      	b.n	8008944 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	3b01      	subs	r3, #1
 8008942:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1f9      	bne.n	800893e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800894a:	f7fe fe6f 	bl	800762c <HAL_GetTick>
 800894e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008950:	e028      	b.n	80089a4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	f7ff f858 	bl	8007a0c <LL_ADC_IsEnabled>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d104      	bne.n	800896c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4618      	mov	r0, r3
 8008968:	f7ff f828 	bl	80079bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800896c:	f7fe fe5e 	bl	800762c <HAL_GetTick>
 8008970:	4602      	mov	r2, r0
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	2b02      	cmp	r3, #2
 8008978:	d914      	bls.n	80089a4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 0301 	and.w	r3, r3, #1
 8008984:	2b01      	cmp	r3, #1
 8008986:	d00d      	beq.n	80089a4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800898c:	f043 0210 	orr.w	r2, r3, #16
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008998:	f043 0201 	orr.w	r2, r3, #1
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	e007      	b.n	80089b4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f003 0301 	and.w	r3, r3, #1
 80089ae:	2b01      	cmp	r3, #1
 80089b0:	d1cf      	bne.n	8008952 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3710      	adds	r7, #16
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}
 80089bc:	8000003f 	.word	0x8000003f
 80089c0:	50000100 	.word	0x50000100
 80089c4:	50000300 	.word	0x50000300
 80089c8:	50000700 	.word	0x50000700
 80089cc:	20000134 	.word	0x20000134
 80089d0:	053e2d63 	.word	0x053e2d63

080089d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7ff f826 	bl	8007a32 <LL_ADC_IsDisableOngoing>
 80089e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7ff f80d 	bl	8007a0c <LL_ADC_IsEnabled>
 80089f2:	4603      	mov	r3, r0
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d047      	beq.n	8008a88 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d144      	bne.n	8008a88 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	f003 030d 	and.w	r3, r3, #13
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d10c      	bne.n	8008a26 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4618      	mov	r0, r3
 8008a12:	f7fe ffe7 	bl	80079e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2203      	movs	r2, #3
 8008a1c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008a1e:	f7fe fe05 	bl	800762c <HAL_GetTick>
 8008a22:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008a24:	e029      	b.n	8008a7a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a2a:	f043 0210 	orr.w	r2, r3, #16
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a36:	f043 0201 	orr.w	r2, r3, #1
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	e023      	b.n	8008a8a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008a42:	f7fe fdf3 	bl	800762c <HAL_GetTick>
 8008a46:	4602      	mov	r2, r0
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	1ad3      	subs	r3, r2, r3
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	d914      	bls.n	8008a7a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f003 0301 	and.w	r3, r3, #1
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00d      	beq.n	8008a7a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a62:	f043 0210 	orr.w	r2, r3, #16
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a6e:	f043 0201 	orr.w	r2, r3, #1
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	e007      	b.n	8008a8a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	f003 0301 	and.w	r3, r3, #1
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d1dc      	bne.n	8008a42 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b084      	sub	sp, #16
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a9e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aa4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d14b      	bne.n	8008b44 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ab0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f003 0308 	and.w	r3, r3, #8
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d021      	beq.n	8008b0a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7fe fe8c 	bl	80077e8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d032      	beq.n	8008b3c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d12b      	bne.n	8008b3c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ae8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008af4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d11f      	bne.n	8008b3c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b00:	f043 0201 	orr.w	r2, r3, #1
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b08:	e018      	b.n	8008b3c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	f003 0302 	and.w	r3, r3, #2
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d111      	bne.n	8008b3c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d105      	bne.n	8008b3c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b34:	f043 0201 	orr.w	r2, r3, #1
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008b3c:	68f8      	ldr	r0, [r7, #12]
 8008b3e:	f7ff fa55 	bl	8007fec <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008b42:	e00e      	b.n	8008b62 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b48:	f003 0310 	and.w	r3, r3, #16
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d003      	beq.n	8008b58 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f7ff fa5f 	bl	8008014 <HAL_ADC_ErrorCallback>
}
 8008b56:	e004      	b.n	8008b62 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	4798      	blx	r3
}
 8008b62:	bf00      	nop
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b084      	sub	sp, #16
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b76:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f7ff fa41 	bl	8008000 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008b7e:	bf00      	nop
 8008b80:	3710      	adds	r7, #16
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b084      	sub	sp, #16
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b98:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ba4:	f043 0204 	orr.w	r2, r3, #4
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f7ff fa31 	bl	8008014 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008bb2:	bf00      	nop
 8008bb4:	3710      	adds	r7, #16
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}

08008bba <LL_ADC_IsEnabled>:
{
 8008bba:	b480      	push	{r7}
 8008bbc:	b083      	sub	sp, #12
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	f003 0301 	and.w	r3, r3, #1
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d101      	bne.n	8008bd2 <LL_ADC_IsEnabled+0x18>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e000      	b.n	8008bd4 <LL_ADC_IsEnabled+0x1a>
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	370c      	adds	r7, #12
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <LL_ADC_StartCalibration>:
{
 8008be0:	b480      	push	{r7}
 8008be2:	b083      	sub	sp, #12
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8008bf2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008bf6:	683a      	ldr	r2, [r7, #0]
 8008bf8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	609a      	str	r2, [r3, #8]
}
 8008c06:	bf00      	nop
 8008c08:	370c      	adds	r7, #12
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <LL_ADC_IsCalibrationOnGoing>:
{
 8008c12:	b480      	push	{r7}
 8008c14:	b083      	sub	sp, #12
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c26:	d101      	bne.n	8008c2c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8008c28:	2301      	movs	r3, #1
 8008c2a:	e000      	b.n	8008c2e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008c2c:	2300      	movs	r3, #0
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	370c      	adds	r7, #12
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr

08008c3a <LL_ADC_REG_IsConversionOngoing>:
{
 8008c3a:	b480      	push	{r7}
 8008c3c:	b083      	sub	sp, #12
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	f003 0304 	and.w	r3, r3, #4
 8008c4a:	2b04      	cmp	r3, #4
 8008c4c:	d101      	bne.n	8008c52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e000      	b.n	8008c54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d101      	bne.n	8008c7c <HAL_ADCEx_Calibration_Start+0x1c>
 8008c78:	2302      	movs	r3, #2
 8008c7a:	e04d      	b.n	8008d18 <HAL_ADCEx_Calibration_Start+0xb8>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f7ff fea5 	bl	80089d4 <ADC_Disable>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008c8e:	7bfb      	ldrb	r3, [r7, #15]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d136      	bne.n	8008d02 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c98:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008c9c:	f023 0302 	bic.w	r3, r3, #2
 8008ca0:	f043 0202 	orr.w	r2, r3, #2
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	6839      	ldr	r1, [r7, #0]
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f7ff ff96 	bl	8008be0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008cb4:	e014      	b.n	8008ce0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	4a18      	ldr	r2, [pc, #96]	@ (8008d20 <HAL_ADCEx_Calibration_Start+0xc0>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d90d      	bls.n	8008ce0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cc8:	f023 0312 	bic.w	r3, r3, #18
 8008ccc:	f043 0210 	orr.w	r2, r3, #16
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	e01b      	b.n	8008d18 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7ff ff94 	bl	8008c12 <LL_ADC_IsCalibrationOnGoing>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d1e2      	bne.n	8008cb6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cf4:	f023 0303 	bic.w	r3, r3, #3
 8008cf8:	f043 0201 	orr.w	r2, r3, #1
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008d00:	e005      	b.n	8008d0e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d06:	f043 0210 	orr.w	r2, r3, #16
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3710      	adds	r7, #16
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}
 8008d20:	0004de01 	.word	0x0004de01

08008d24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008d24:	b590      	push	{r4, r7, lr}
 8008d26:	b0a1      	sub	sp, #132	@ 0x84
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d101      	bne.n	8008d42 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008d3e:	2302      	movs	r3, #2
 8008d40:	e0e7      	b.n	8008f12 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2201      	movs	r2, #1
 8008d46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8008d4e:	2300      	movs	r3, #0
 8008d50:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d5a:	d102      	bne.n	8008d62 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008d5c:	4b6f      	ldr	r3, [pc, #444]	@ (8008f1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008d5e:	60bb      	str	r3, [r7, #8]
 8008d60:	e009      	b.n	8008d76 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a6e      	ldr	r2, [pc, #440]	@ (8008f20 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d102      	bne.n	8008d72 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8008d6c:	4b6d      	ldr	r3, [pc, #436]	@ (8008f24 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008d6e:	60bb      	str	r3, [r7, #8]
 8008d70:	e001      	b.n	8008d76 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008d72:	2300      	movs	r3, #0
 8008d74:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d10b      	bne.n	8008d94 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d80:	f043 0220 	orr.w	r2, r3, #32
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8008d90:	2301      	movs	r3, #1
 8008d92:	e0be      	b.n	8008f12 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7ff ff4f 	bl	8008c3a <LL_ADC_REG_IsConversionOngoing>
 8008d9c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7ff ff49 	bl	8008c3a <LL_ADC_REG_IsConversionOngoing>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	f040 80a0 	bne.w	8008ef0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8008db0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	f040 809c 	bne.w	8008ef0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008dc0:	d004      	beq.n	8008dcc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a55      	ldr	r2, [pc, #340]	@ (8008f1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d101      	bne.n	8008dd0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8008dcc:	4b56      	ldr	r3, [pc, #344]	@ (8008f28 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8008dce:	e000      	b.n	8008dd2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8008dd0:	4b56      	ldr	r3, [pc, #344]	@ (8008f2c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8008dd2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d04b      	beq.n	8008e74 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8008ddc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	6859      	ldr	r1, [r3, #4]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008dee:	035b      	lsls	r3, r3, #13
 8008df0:	430b      	orrs	r3, r1
 8008df2:	431a      	orrs	r2, r3
 8008df4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008df6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e00:	d004      	beq.n	8008e0c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a45      	ldr	r2, [pc, #276]	@ (8008f1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d10f      	bne.n	8008e2c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8008e0c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008e10:	f7ff fed3 	bl	8008bba <LL_ADC_IsEnabled>
 8008e14:	4604      	mov	r4, r0
 8008e16:	4841      	ldr	r0, [pc, #260]	@ (8008f1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008e18:	f7ff fecf 	bl	8008bba <LL_ADC_IsEnabled>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	4323      	orrs	r3, r4
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	bf0c      	ite	eq
 8008e24:	2301      	moveq	r3, #1
 8008e26:	2300      	movne	r3, #0
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	e012      	b.n	8008e52 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8008e2c:	483c      	ldr	r0, [pc, #240]	@ (8008f20 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008e2e:	f7ff fec4 	bl	8008bba <LL_ADC_IsEnabled>
 8008e32:	4604      	mov	r4, r0
 8008e34:	483b      	ldr	r0, [pc, #236]	@ (8008f24 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008e36:	f7ff fec0 	bl	8008bba <LL_ADC_IsEnabled>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	431c      	orrs	r4, r3
 8008e3e:	483c      	ldr	r0, [pc, #240]	@ (8008f30 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8008e40:	f7ff febb 	bl	8008bba <LL_ADC_IsEnabled>
 8008e44:	4603      	mov	r3, r0
 8008e46:	4323      	orrs	r3, r4
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	bf0c      	ite	eq
 8008e4c:	2301      	moveq	r3, #1
 8008e4e:	2300      	movne	r3, #0
 8008e50:	b2db      	uxtb	r3, r3
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d056      	beq.n	8008f04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008e56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8008e5e:	f023 030f 	bic.w	r3, r3, #15
 8008e62:	683a      	ldr	r2, [r7, #0]
 8008e64:	6811      	ldr	r1, [r2, #0]
 8008e66:	683a      	ldr	r2, [r7, #0]
 8008e68:	6892      	ldr	r2, [r2, #8]
 8008e6a:	430a      	orrs	r2, r1
 8008e6c:	431a      	orrs	r2, r3
 8008e6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e70:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008e72:	e047      	b.n	8008f04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008e74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008e7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e7e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e88:	d004      	beq.n	8008e94 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a23      	ldr	r2, [pc, #140]	@ (8008f1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d10f      	bne.n	8008eb4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8008e94:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008e98:	f7ff fe8f 	bl	8008bba <LL_ADC_IsEnabled>
 8008e9c:	4604      	mov	r4, r0
 8008e9e:	481f      	ldr	r0, [pc, #124]	@ (8008f1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008ea0:	f7ff fe8b 	bl	8008bba <LL_ADC_IsEnabled>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	4323      	orrs	r3, r4
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	bf0c      	ite	eq
 8008eac:	2301      	moveq	r3, #1
 8008eae:	2300      	movne	r3, #0
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	e012      	b.n	8008eda <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8008eb4:	481a      	ldr	r0, [pc, #104]	@ (8008f20 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008eb6:	f7ff fe80 	bl	8008bba <LL_ADC_IsEnabled>
 8008eba:	4604      	mov	r4, r0
 8008ebc:	4819      	ldr	r0, [pc, #100]	@ (8008f24 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008ebe:	f7ff fe7c 	bl	8008bba <LL_ADC_IsEnabled>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	431c      	orrs	r4, r3
 8008ec6:	481a      	ldr	r0, [pc, #104]	@ (8008f30 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8008ec8:	f7ff fe77 	bl	8008bba <LL_ADC_IsEnabled>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	4323      	orrs	r3, r4
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	bf0c      	ite	eq
 8008ed4:	2301      	moveq	r3, #1
 8008ed6:	2300      	movne	r3, #0
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d012      	beq.n	8008f04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008ede:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8008ee6:	f023 030f 	bic.w	r3, r3, #15
 8008eea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008eec:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008eee:	e009      	b.n	8008f04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ef4:	f043 0220 	orr.w	r2, r3, #32
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8008f02:	e000      	b.n	8008f06 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008f04:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008f0e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3784      	adds	r7, #132	@ 0x84
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd90      	pop	{r4, r7, pc}
 8008f1a:	bf00      	nop
 8008f1c:	50000100 	.word	0x50000100
 8008f20:	50000400 	.word	0x50000400
 8008f24:	50000500 	.word	0x50000500
 8008f28:	50000300 	.word	0x50000300
 8008f2c:	50000700 	.word	0x50000700
 8008f30:	50000600 	.word	0x50000600

08008f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f003 0307 	and.w	r3, r3, #7
 8008f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008f44:	4b0c      	ldr	r3, [pc, #48]	@ (8008f78 <__NVIC_SetPriorityGrouping+0x44>)
 8008f46:	68db      	ldr	r3, [r3, #12]
 8008f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008f50:	4013      	ands	r3, r2
 8008f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008f5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008f66:	4a04      	ldr	r2, [pc, #16]	@ (8008f78 <__NVIC_SetPriorityGrouping+0x44>)
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	60d3      	str	r3, [r2, #12]
}
 8008f6c:	bf00      	nop
 8008f6e:	3714      	adds	r7, #20
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr
 8008f78:	e000ed00 	.word	0xe000ed00

08008f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008f80:	4b04      	ldr	r3, [pc, #16]	@ (8008f94 <__NVIC_GetPriorityGrouping+0x18>)
 8008f82:	68db      	ldr	r3, [r3, #12]
 8008f84:	0a1b      	lsrs	r3, r3, #8
 8008f86:	f003 0307 	and.w	r3, r3, #7
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr
 8008f94:	e000ed00 	.word	0xe000ed00

08008f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	db0b      	blt.n	8008fc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008faa:	79fb      	ldrb	r3, [r7, #7]
 8008fac:	f003 021f 	and.w	r2, r3, #31
 8008fb0:	4907      	ldr	r1, [pc, #28]	@ (8008fd0 <__NVIC_EnableIRQ+0x38>)
 8008fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008fb6:	095b      	lsrs	r3, r3, #5
 8008fb8:	2001      	movs	r0, #1
 8008fba:	fa00 f202 	lsl.w	r2, r0, r2
 8008fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008fc2:	bf00      	nop
 8008fc4:	370c      	adds	r7, #12
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop
 8008fd0:	e000e100 	.word	0xe000e100

08008fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	4603      	mov	r3, r0
 8008fdc:	6039      	str	r1, [r7, #0]
 8008fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	db0a      	blt.n	8008ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	b2da      	uxtb	r2, r3
 8008fec:	490c      	ldr	r1, [pc, #48]	@ (8009020 <__NVIC_SetPriority+0x4c>)
 8008fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ff2:	0112      	lsls	r2, r2, #4
 8008ff4:	b2d2      	uxtb	r2, r2
 8008ff6:	440b      	add	r3, r1
 8008ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008ffc:	e00a      	b.n	8009014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	b2da      	uxtb	r2, r3
 8009002:	4908      	ldr	r1, [pc, #32]	@ (8009024 <__NVIC_SetPriority+0x50>)
 8009004:	79fb      	ldrb	r3, [r7, #7]
 8009006:	f003 030f 	and.w	r3, r3, #15
 800900a:	3b04      	subs	r3, #4
 800900c:	0112      	lsls	r2, r2, #4
 800900e:	b2d2      	uxtb	r2, r2
 8009010:	440b      	add	r3, r1
 8009012:	761a      	strb	r2, [r3, #24]
}
 8009014:	bf00      	nop
 8009016:	370c      	adds	r7, #12
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr
 8009020:	e000e100 	.word	0xe000e100
 8009024:	e000ed00 	.word	0xe000ed00

08009028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009028:	b480      	push	{r7}
 800902a:	b089      	sub	sp, #36	@ 0x24
 800902c:	af00      	add	r7, sp, #0
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f003 0307 	and.w	r3, r3, #7
 800903a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	f1c3 0307 	rsb	r3, r3, #7
 8009042:	2b04      	cmp	r3, #4
 8009044:	bf28      	it	cs
 8009046:	2304      	movcs	r3, #4
 8009048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800904a:	69fb      	ldr	r3, [r7, #28]
 800904c:	3304      	adds	r3, #4
 800904e:	2b06      	cmp	r3, #6
 8009050:	d902      	bls.n	8009058 <NVIC_EncodePriority+0x30>
 8009052:	69fb      	ldr	r3, [r7, #28]
 8009054:	3b03      	subs	r3, #3
 8009056:	e000      	b.n	800905a <NVIC_EncodePriority+0x32>
 8009058:	2300      	movs	r3, #0
 800905a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800905c:	f04f 32ff 	mov.w	r2, #4294967295
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	fa02 f303 	lsl.w	r3, r2, r3
 8009066:	43da      	mvns	r2, r3
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	401a      	ands	r2, r3
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009070:	f04f 31ff 	mov.w	r1, #4294967295
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	fa01 f303 	lsl.w	r3, r1, r3
 800907a:	43d9      	mvns	r1, r3
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009080:	4313      	orrs	r3, r2
         );
}
 8009082:	4618      	mov	r0, r3
 8009084:	3724      	adds	r7, #36	@ 0x24
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr
	...

08009090 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b082      	sub	sp, #8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	3b01      	subs	r3, #1
 800909c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090a0:	d301      	bcc.n	80090a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80090a2:	2301      	movs	r3, #1
 80090a4:	e00f      	b.n	80090c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80090a6:	4a0a      	ldr	r2, [pc, #40]	@ (80090d0 <SysTick_Config+0x40>)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	3b01      	subs	r3, #1
 80090ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80090ae:	210f      	movs	r1, #15
 80090b0:	f04f 30ff 	mov.w	r0, #4294967295
 80090b4:	f7ff ff8e 	bl	8008fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80090b8:	4b05      	ldr	r3, [pc, #20]	@ (80090d0 <SysTick_Config+0x40>)
 80090ba:	2200      	movs	r2, #0
 80090bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80090be:	4b04      	ldr	r3, [pc, #16]	@ (80090d0 <SysTick_Config+0x40>)
 80090c0:	2207      	movs	r2, #7
 80090c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	e000e010 	.word	0xe000e010

080090d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f7ff ff29 	bl	8008f34 <__NVIC_SetPriorityGrouping>
}
 80090e2:	bf00      	nop
 80090e4:	3708      	adds	r7, #8
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}

080090ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80090ea:	b580      	push	{r7, lr}
 80090ec:	b086      	sub	sp, #24
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	4603      	mov	r3, r0
 80090f2:	60b9      	str	r1, [r7, #8]
 80090f4:	607a      	str	r2, [r7, #4]
 80090f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80090f8:	f7ff ff40 	bl	8008f7c <__NVIC_GetPriorityGrouping>
 80090fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80090fe:	687a      	ldr	r2, [r7, #4]
 8009100:	68b9      	ldr	r1, [r7, #8]
 8009102:	6978      	ldr	r0, [r7, #20]
 8009104:	f7ff ff90 	bl	8009028 <NVIC_EncodePriority>
 8009108:	4602      	mov	r2, r0
 800910a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800910e:	4611      	mov	r1, r2
 8009110:	4618      	mov	r0, r3
 8009112:	f7ff ff5f 	bl	8008fd4 <__NVIC_SetPriority>
}
 8009116:	bf00      	nop
 8009118:	3718      	adds	r7, #24
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}

0800911e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800911e:	b580      	push	{r7, lr}
 8009120:	b082      	sub	sp, #8
 8009122:	af00      	add	r7, sp, #0
 8009124:	4603      	mov	r3, r0
 8009126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800912c:	4618      	mov	r0, r3
 800912e:	f7ff ff33 	bl	8008f98 <__NVIC_EnableIRQ>
}
 8009132:	bf00      	nop
 8009134:	3708      	adds	r7, #8
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b082      	sub	sp, #8
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f7ff ffa4 	bl	8009090 <SysTick_Config>
 8009148:	4603      	mov	r3, r0
}
 800914a:	4618      	mov	r0, r3
 800914c:	3708      	adds	r7, #8
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
	...

08009154 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d101      	bne.n	8009166 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e08d      	b.n	8009282 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	461a      	mov	r2, r3
 800916c:	4b47      	ldr	r3, [pc, #284]	@ (800928c <HAL_DMA_Init+0x138>)
 800916e:	429a      	cmp	r2, r3
 8009170:	d80f      	bhi.n	8009192 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	461a      	mov	r2, r3
 8009178:	4b45      	ldr	r3, [pc, #276]	@ (8009290 <HAL_DMA_Init+0x13c>)
 800917a:	4413      	add	r3, r2
 800917c:	4a45      	ldr	r2, [pc, #276]	@ (8009294 <HAL_DMA_Init+0x140>)
 800917e:	fba2 2303 	umull	r2, r3, r2, r3
 8009182:	091b      	lsrs	r3, r3, #4
 8009184:	009a      	lsls	r2, r3, #2
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a42      	ldr	r2, [pc, #264]	@ (8009298 <HAL_DMA_Init+0x144>)
 800918e:	641a      	str	r2, [r3, #64]	@ 0x40
 8009190:	e00e      	b.n	80091b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	461a      	mov	r2, r3
 8009198:	4b40      	ldr	r3, [pc, #256]	@ (800929c <HAL_DMA_Init+0x148>)
 800919a:	4413      	add	r3, r2
 800919c:	4a3d      	ldr	r2, [pc, #244]	@ (8009294 <HAL_DMA_Init+0x140>)
 800919e:	fba2 2303 	umull	r2, r3, r2, r3
 80091a2:	091b      	lsrs	r3, r3, #4
 80091a4:	009a      	lsls	r2, r3, #2
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	4a3c      	ldr	r2, [pc, #240]	@ (80092a0 <HAL_DMA_Init+0x14c>)
 80091ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2202      	movs	r2, #2
 80091b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80091c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80091d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	691b      	ldr	r3, [r3, #16]
 80091da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80091e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	699b      	ldr	r3, [r3, #24]
 80091e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80091ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a1b      	ldr	r3, [r3, #32]
 80091f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80091f4:	68fa      	ldr	r2, [r7, #12]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f000 fa76 	bl	80096f4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	689b      	ldr	r3, [r3, #8]
 800920c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009210:	d102      	bne.n	8009218 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	685a      	ldr	r2, [r3, #4]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009220:	b2d2      	uxtb	r2, r2
 8009222:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800922c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d010      	beq.n	8009258 <HAL_DMA_Init+0x104>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	2b04      	cmp	r3, #4
 800923c:	d80c      	bhi.n	8009258 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 fa96 	bl	8009770 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009248:	2200      	movs	r2, #0
 800924a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009254:	605a      	str	r2, [r3, #4]
 8009256:	e008      	b.n	800926a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2200      	movs	r2, #0
 800925c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2200      	movs	r2, #0
 8009268:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2200      	movs	r2, #0
 800926e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2201      	movs	r2, #1
 8009274:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	40020407 	.word	0x40020407
 8009290:	bffdfff8 	.word	0xbffdfff8
 8009294:	cccccccd 	.word	0xcccccccd
 8009298:	40020000 	.word	0x40020000
 800929c:	bffdfbf8 	.word	0xbffdfbf8
 80092a0:	40020400 	.word	0x40020400

080092a4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b086      	sub	sp, #24
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	60b9      	str	r1, [r7, #8]
 80092ae:	607a      	str	r2, [r7, #4]
 80092b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d101      	bne.n	80092c4 <HAL_DMA_Start_IT+0x20>
 80092c0:	2302      	movs	r3, #2
 80092c2:	e066      	b.n	8009392 <HAL_DMA_Start_IT+0xee>
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2201      	movs	r2, #1
 80092c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d155      	bne.n	8009384 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2202      	movs	r2, #2
 80092dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2200      	movs	r2, #0
 80092e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f022 0201 	bic.w	r2, r2, #1
 80092f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	68b9      	ldr	r1, [r7, #8]
 80092fc:	68f8      	ldr	r0, [r7, #12]
 80092fe:	f000 f9bb 	bl	8009678 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009306:	2b00      	cmp	r3, #0
 8009308:	d008      	beq.n	800931c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	681a      	ldr	r2, [r3, #0]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f042 020e 	orr.w	r2, r2, #14
 8009318:	601a      	str	r2, [r3, #0]
 800931a:	e00f      	b.n	800933c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	681a      	ldr	r2, [r3, #0]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f022 0204 	bic.w	r2, r2, #4
 800932a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	681a      	ldr	r2, [r3, #0]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f042 020a 	orr.w	r2, r2, #10
 800933a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009346:	2b00      	cmp	r3, #0
 8009348:	d007      	beq.n	800935a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009354:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009358:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800935e:	2b00      	cmp	r3, #0
 8009360:	d007      	beq.n	8009372 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009366:	681a      	ldr	r2, [r3, #0]
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800936c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009370:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f042 0201 	orr.w	r2, r2, #1
 8009380:	601a      	str	r2, [r3, #0]
 8009382:	e005      	b.n	8009390 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2200      	movs	r2, #0
 8009388:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800938c:	2302      	movs	r3, #2
 800938e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009390:	7dfb      	ldrb	r3, [r7, #23]
}
 8009392:	4618      	mov	r0, r3
 8009394:	3718      	adds	r7, #24
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800939a:	b480      	push	{r7}
 800939c:	b085      	sub	sp, #20
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093a2:	2300      	movs	r3, #0
 80093a4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	2b02      	cmp	r3, #2
 80093b0:	d005      	beq.n	80093be <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2204      	movs	r2, #4
 80093b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80093b8:	2301      	movs	r3, #1
 80093ba:	73fb      	strb	r3, [r7, #15]
 80093bc:	e037      	b.n	800942e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f022 020e 	bic.w	r2, r2, #14
 80093cc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80093dc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f022 0201 	bic.w	r2, r2, #1
 80093ec:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093f2:	f003 021f 	and.w	r2, r3, #31
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093fa:	2101      	movs	r1, #1
 80093fc:	fa01 f202 	lsl.w	r2, r1, r2
 8009400:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800940a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00c      	beq.n	800942e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800941e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009422:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009428:	687a      	ldr	r2, [r7, #4]
 800942a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800942c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2201      	movs	r2, #1
 8009432:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800943e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009440:	4618      	mov	r0, r3
 8009442:	3714      	adds	r7, #20
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr

0800944c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009454:	2300      	movs	r3, #0
 8009456:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800945e:	b2db      	uxtb	r3, r3
 8009460:	2b02      	cmp	r3, #2
 8009462:	d00d      	beq.n	8009480 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2204      	movs	r2, #4
 8009468:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2201      	movs	r2, #1
 800946e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	73fb      	strb	r3, [r7, #15]
 800947e:	e047      	b.n	8009510 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f022 020e 	bic.w	r2, r2, #14
 800948e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f022 0201 	bic.w	r2, r2, #1
 800949e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094b4:	f003 021f 	and.w	r2, r3, #31
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094bc:	2101      	movs	r1, #1
 80094be:	fa01 f202 	lsl.w	r2, r1, r2
 80094c2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094c8:	687a      	ldr	r2, [r7, #4]
 80094ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80094cc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00c      	beq.n	80094f0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094ea:	687a      	ldr	r2, [r7, #4]
 80094ec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80094ee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009504:	2b00      	cmp	r3, #0
 8009506:	d003      	beq.n	8009510 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	4798      	blx	r3
    }
  }
  return status;
 8009510:	7bfb      	ldrb	r3, [r7, #15]
}
 8009512:	4618      	mov	r0, r3
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b084      	sub	sp, #16
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009536:	f003 031f 	and.w	r3, r3, #31
 800953a:	2204      	movs	r2, #4
 800953c:	409a      	lsls	r2, r3
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	4013      	ands	r3, r2
 8009542:	2b00      	cmp	r3, #0
 8009544:	d026      	beq.n	8009594 <HAL_DMA_IRQHandler+0x7a>
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	f003 0304 	and.w	r3, r3, #4
 800954c:	2b00      	cmp	r3, #0
 800954e:	d021      	beq.n	8009594 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f003 0320 	and.w	r3, r3, #32
 800955a:	2b00      	cmp	r3, #0
 800955c:	d107      	bne.n	800956e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f022 0204 	bic.w	r2, r2, #4
 800956c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009572:	f003 021f 	and.w	r2, r3, #31
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957a:	2104      	movs	r1, #4
 800957c:	fa01 f202 	lsl.w	r2, r1, r2
 8009580:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009586:	2b00      	cmp	r3, #0
 8009588:	d071      	beq.n	800966e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009592:	e06c      	b.n	800966e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009598:	f003 031f 	and.w	r3, r3, #31
 800959c:	2202      	movs	r2, #2
 800959e:	409a      	lsls	r2, r3
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	4013      	ands	r3, r2
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d02e      	beq.n	8009606 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	f003 0302 	and.w	r3, r3, #2
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d029      	beq.n	8009606 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f003 0320 	and.w	r3, r3, #32
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10b      	bne.n	80095d8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f022 020a 	bic.w	r2, r2, #10
 80095ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095dc:	f003 021f 	and.w	r2, r3, #31
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095e4:	2102      	movs	r1, #2
 80095e6:	fa01 f202 	lsl.w	r2, r1, r2
 80095ea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d038      	beq.n	800966e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009604:	e033      	b.n	800966e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800960a:	f003 031f 	and.w	r3, r3, #31
 800960e:	2208      	movs	r2, #8
 8009610:	409a      	lsls	r2, r3
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	4013      	ands	r3, r2
 8009616:	2b00      	cmp	r3, #0
 8009618:	d02a      	beq.n	8009670 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	f003 0308 	and.w	r3, r3, #8
 8009620:	2b00      	cmp	r3, #0
 8009622:	d025      	beq.n	8009670 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f022 020e 	bic.w	r2, r2, #14
 8009632:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009638:	f003 021f 	and.w	r2, r3, #31
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009640:	2101      	movs	r1, #1
 8009642:	fa01 f202 	lsl.w	r2, r1, r2
 8009646:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2201      	movs	r2, #1
 8009652:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009662:	2b00      	cmp	r3, #0
 8009664:	d004      	beq.n	8009670 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800966e:	bf00      	nop
 8009670:	bf00      	nop
}
 8009672:	3710      	adds	r7, #16
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009678:	b480      	push	{r7}
 800967a:	b085      	sub	sp, #20
 800967c:	af00      	add	r7, sp, #0
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	60b9      	str	r1, [r7, #8]
 8009682:	607a      	str	r2, [r7, #4]
 8009684:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800968a:	68fa      	ldr	r2, [r7, #12]
 800968c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800968e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009694:	2b00      	cmp	r3, #0
 8009696:	d004      	beq.n	80096a2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800969c:	68fa      	ldr	r2, [r7, #12]
 800969e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80096a0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096a6:	f003 021f 	and.w	r2, r3, #31
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ae:	2101      	movs	r1, #1
 80096b0:	fa01 f202 	lsl.w	r2, r1, r2
 80096b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	683a      	ldr	r2, [r7, #0]
 80096bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	2b10      	cmp	r3, #16
 80096c4:	d108      	bne.n	80096d8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80096d6:	e007      	b.n	80096e8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	60da      	str	r2, [r3, #12]
}
 80096e8:	bf00      	nop
 80096ea:	3714      	adds	r7, #20
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b087      	sub	sp, #28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	461a      	mov	r2, r3
 8009702:	4b16      	ldr	r3, [pc, #88]	@ (800975c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009704:	429a      	cmp	r2, r3
 8009706:	d802      	bhi.n	800970e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009708:	4b15      	ldr	r3, [pc, #84]	@ (8009760 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800970a:	617b      	str	r3, [r7, #20]
 800970c:	e001      	b.n	8009712 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800970e:	4b15      	ldr	r3, [pc, #84]	@ (8009764 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009710:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	b2db      	uxtb	r3, r3
 800971c:	3b08      	subs	r3, #8
 800971e:	4a12      	ldr	r2, [pc, #72]	@ (8009768 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009720:	fba2 2303 	umull	r2, r3, r2, r3
 8009724:	091b      	lsrs	r3, r3, #4
 8009726:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800972c:	089b      	lsrs	r3, r3, #2
 800972e:	009a      	lsls	r2, r3, #2
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	4413      	add	r3, r2
 8009734:	461a      	mov	r2, r3
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	4a0b      	ldr	r2, [pc, #44]	@ (800976c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800973e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f003 031f 	and.w	r3, r3, #31
 8009746:	2201      	movs	r2, #1
 8009748:	409a      	lsls	r2, r3
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800974e:	bf00      	nop
 8009750:	371c      	adds	r7, #28
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	40020407 	.word	0x40020407
 8009760:	40020800 	.word	0x40020800
 8009764:	40020820 	.word	0x40020820
 8009768:	cccccccd 	.word	0xcccccccd
 800976c:	40020880 	.word	0x40020880

08009770 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009770:	b480      	push	{r7}
 8009772:	b085      	sub	sp, #20
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	b2db      	uxtb	r3, r3
 800977e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	4b0b      	ldr	r3, [pc, #44]	@ (80097b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009784:	4413      	add	r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	461a      	mov	r2, r3
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a08      	ldr	r2, [pc, #32]	@ (80097b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009792:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	3b01      	subs	r3, #1
 8009798:	f003 031f 	and.w	r3, r3, #31
 800979c:	2201      	movs	r2, #1
 800979e:	409a      	lsls	r2, r3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80097a4:	bf00      	nop
 80097a6:	3714      	adds	r7, #20
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	1000823f 	.word	0x1000823f
 80097b4:	40020940 	.word	0x40020940

080097b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b087      	sub	sp, #28
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80097c2:	2300      	movs	r3, #0
 80097c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80097c6:	e15a      	b.n	8009a7e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	2101      	movs	r1, #1
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	fa01 f303 	lsl.w	r3, r1, r3
 80097d4:	4013      	ands	r3, r2
 80097d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	f000 814c 	beq.w	8009a78 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	f003 0303 	and.w	r3, r3, #3
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d005      	beq.n	80097f8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80097f4:	2b02      	cmp	r3, #2
 80097f6:	d130      	bne.n	800985a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	005b      	lsls	r3, r3, #1
 8009802:	2203      	movs	r2, #3
 8009804:	fa02 f303 	lsl.w	r3, r2, r3
 8009808:	43db      	mvns	r3, r3
 800980a:	693a      	ldr	r2, [r7, #16]
 800980c:	4013      	ands	r3, r2
 800980e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	68da      	ldr	r2, [r3, #12]
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	005b      	lsls	r3, r3, #1
 8009818:	fa02 f303 	lsl.w	r3, r2, r3
 800981c:	693a      	ldr	r2, [r7, #16]
 800981e:	4313      	orrs	r3, r2
 8009820:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800982e:	2201      	movs	r2, #1
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	fa02 f303 	lsl.w	r3, r2, r3
 8009836:	43db      	mvns	r3, r3
 8009838:	693a      	ldr	r2, [r7, #16]
 800983a:	4013      	ands	r3, r2
 800983c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	091b      	lsrs	r3, r3, #4
 8009844:	f003 0201 	and.w	r2, r3, #1
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	fa02 f303 	lsl.w	r3, r2, r3
 800984e:	693a      	ldr	r2, [r7, #16]
 8009850:	4313      	orrs	r3, r2
 8009852:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	693a      	ldr	r2, [r7, #16]
 8009858:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	f003 0303 	and.w	r3, r3, #3
 8009862:	2b03      	cmp	r3, #3
 8009864:	d017      	beq.n	8009896 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	68db      	ldr	r3, [r3, #12]
 800986a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	005b      	lsls	r3, r3, #1
 8009870:	2203      	movs	r2, #3
 8009872:	fa02 f303 	lsl.w	r3, r2, r3
 8009876:	43db      	mvns	r3, r3
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	4013      	ands	r3, r2
 800987c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	689a      	ldr	r2, [r3, #8]
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	005b      	lsls	r3, r3, #1
 8009886:	fa02 f303 	lsl.w	r3, r2, r3
 800988a:	693a      	ldr	r2, [r7, #16]
 800988c:	4313      	orrs	r3, r2
 800988e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	693a      	ldr	r2, [r7, #16]
 8009894:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f003 0303 	and.w	r3, r3, #3
 800989e:	2b02      	cmp	r3, #2
 80098a0:	d123      	bne.n	80098ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	08da      	lsrs	r2, r3, #3
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	3208      	adds	r2, #8
 80098aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	f003 0307 	and.w	r3, r3, #7
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	220f      	movs	r2, #15
 80098ba:	fa02 f303 	lsl.w	r3, r2, r3
 80098be:	43db      	mvns	r3, r3
 80098c0:	693a      	ldr	r2, [r7, #16]
 80098c2:	4013      	ands	r3, r2
 80098c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	691a      	ldr	r2, [r3, #16]
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	f003 0307 	and.w	r3, r3, #7
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	fa02 f303 	lsl.w	r3, r2, r3
 80098d6:	693a      	ldr	r2, [r7, #16]
 80098d8:	4313      	orrs	r3, r2
 80098da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	08da      	lsrs	r2, r3, #3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	3208      	adds	r2, #8
 80098e4:	6939      	ldr	r1, [r7, #16]
 80098e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	005b      	lsls	r3, r3, #1
 80098f4:	2203      	movs	r2, #3
 80098f6:	fa02 f303 	lsl.w	r3, r2, r3
 80098fa:	43db      	mvns	r3, r3
 80098fc:	693a      	ldr	r2, [r7, #16]
 80098fe:	4013      	ands	r3, r2
 8009900:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	f003 0203 	and.w	r2, r3, #3
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	005b      	lsls	r3, r3, #1
 800990e:	fa02 f303 	lsl.w	r3, r2, r3
 8009912:	693a      	ldr	r2, [r7, #16]
 8009914:	4313      	orrs	r3, r2
 8009916:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009926:	2b00      	cmp	r3, #0
 8009928:	f000 80a6 	beq.w	8009a78 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800992c:	4b5b      	ldr	r3, [pc, #364]	@ (8009a9c <HAL_GPIO_Init+0x2e4>)
 800992e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009930:	4a5a      	ldr	r2, [pc, #360]	@ (8009a9c <HAL_GPIO_Init+0x2e4>)
 8009932:	f043 0301 	orr.w	r3, r3, #1
 8009936:	6613      	str	r3, [r2, #96]	@ 0x60
 8009938:	4b58      	ldr	r3, [pc, #352]	@ (8009a9c <HAL_GPIO_Init+0x2e4>)
 800993a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800993c:	f003 0301 	and.w	r3, r3, #1
 8009940:	60bb      	str	r3, [r7, #8]
 8009942:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009944:	4a56      	ldr	r2, [pc, #344]	@ (8009aa0 <HAL_GPIO_Init+0x2e8>)
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	089b      	lsrs	r3, r3, #2
 800994a:	3302      	adds	r3, #2
 800994c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009950:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	f003 0303 	and.w	r3, r3, #3
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	220f      	movs	r2, #15
 800995c:	fa02 f303 	lsl.w	r3, r2, r3
 8009960:	43db      	mvns	r3, r3
 8009962:	693a      	ldr	r2, [r7, #16]
 8009964:	4013      	ands	r3, r2
 8009966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800996e:	d01f      	beq.n	80099b0 <HAL_GPIO_Init+0x1f8>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a4c      	ldr	r2, [pc, #304]	@ (8009aa4 <HAL_GPIO_Init+0x2ec>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d019      	beq.n	80099ac <HAL_GPIO_Init+0x1f4>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a4b      	ldr	r2, [pc, #300]	@ (8009aa8 <HAL_GPIO_Init+0x2f0>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d013      	beq.n	80099a8 <HAL_GPIO_Init+0x1f0>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a4a      	ldr	r2, [pc, #296]	@ (8009aac <HAL_GPIO_Init+0x2f4>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d00d      	beq.n	80099a4 <HAL_GPIO_Init+0x1ec>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	4a49      	ldr	r2, [pc, #292]	@ (8009ab0 <HAL_GPIO_Init+0x2f8>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d007      	beq.n	80099a0 <HAL_GPIO_Init+0x1e8>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	4a48      	ldr	r2, [pc, #288]	@ (8009ab4 <HAL_GPIO_Init+0x2fc>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d101      	bne.n	800999c <HAL_GPIO_Init+0x1e4>
 8009998:	2305      	movs	r3, #5
 800999a:	e00a      	b.n	80099b2 <HAL_GPIO_Init+0x1fa>
 800999c:	2306      	movs	r3, #6
 800999e:	e008      	b.n	80099b2 <HAL_GPIO_Init+0x1fa>
 80099a0:	2304      	movs	r3, #4
 80099a2:	e006      	b.n	80099b2 <HAL_GPIO_Init+0x1fa>
 80099a4:	2303      	movs	r3, #3
 80099a6:	e004      	b.n	80099b2 <HAL_GPIO_Init+0x1fa>
 80099a8:	2302      	movs	r3, #2
 80099aa:	e002      	b.n	80099b2 <HAL_GPIO_Init+0x1fa>
 80099ac:	2301      	movs	r3, #1
 80099ae:	e000      	b.n	80099b2 <HAL_GPIO_Init+0x1fa>
 80099b0:	2300      	movs	r3, #0
 80099b2:	697a      	ldr	r2, [r7, #20]
 80099b4:	f002 0203 	and.w	r2, r2, #3
 80099b8:	0092      	lsls	r2, r2, #2
 80099ba:	4093      	lsls	r3, r2
 80099bc:	693a      	ldr	r2, [r7, #16]
 80099be:	4313      	orrs	r3, r2
 80099c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80099c2:	4937      	ldr	r1, [pc, #220]	@ (8009aa0 <HAL_GPIO_Init+0x2e8>)
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	089b      	lsrs	r3, r3, #2
 80099c8:	3302      	adds	r3, #2
 80099ca:	693a      	ldr	r2, [r7, #16]
 80099cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80099d0:	4b39      	ldr	r3, [pc, #228]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	43db      	mvns	r3, r3
 80099da:	693a      	ldr	r2, [r7, #16]
 80099dc:	4013      	ands	r3, r2
 80099de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d003      	beq.n	80099f4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80099ec:	693a      	ldr	r2, [r7, #16]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	4313      	orrs	r3, r2
 80099f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80099f4:	4a30      	ldr	r2, [pc, #192]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80099fa:	4b2f      	ldr	r3, [pc, #188]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	43db      	mvns	r3, r3
 8009a04:	693a      	ldr	r2, [r7, #16]
 8009a06:	4013      	ands	r3, r2
 8009a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d003      	beq.n	8009a1e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009a16:	693a      	ldr	r2, [r7, #16]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009a1e:	4a26      	ldr	r2, [pc, #152]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009a24:	4b24      	ldr	r3, [pc, #144]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	43db      	mvns	r3, r3
 8009a2e:	693a      	ldr	r2, [r7, #16]
 8009a30:	4013      	ands	r3, r2
 8009a32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d003      	beq.n	8009a48 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009a40:	693a      	ldr	r2, [r7, #16]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	4313      	orrs	r3, r2
 8009a46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009a48:	4a1b      	ldr	r2, [pc, #108]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	43db      	mvns	r3, r3
 8009a58:	693a      	ldr	r2, [r7, #16]
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d003      	beq.n	8009a72 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009a72:	4a11      	ldr	r2, [pc, #68]	@ (8009ab8 <HAL_GPIO_Init+0x300>)
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	fa22 f303 	lsr.w	r3, r2, r3
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	f47f ae9d 	bne.w	80097c8 <HAL_GPIO_Init+0x10>
  }
}
 8009a8e:	bf00      	nop
 8009a90:	bf00      	nop
 8009a92:	371c      	adds	r7, #28
 8009a94:	46bd      	mov	sp, r7
 8009a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9a:	4770      	bx	lr
 8009a9c:	40021000 	.word	0x40021000
 8009aa0:	40010000 	.word	0x40010000
 8009aa4:	48000400 	.word	0x48000400
 8009aa8:	48000800 	.word	0x48000800
 8009aac:	48000c00 	.word	0x48000c00
 8009ab0:	48001000 	.word	0x48001000
 8009ab4:	48001400 	.word	0x48001400
 8009ab8:	40010400 	.word	0x40010400

08009abc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	691a      	ldr	r2, [r3, #16]
 8009acc:	887b      	ldrh	r3, [r7, #2]
 8009ace:	4013      	ands	r3, r2
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d002      	beq.n	8009ada <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	73fb      	strb	r3, [r7, #15]
 8009ad8:	e001      	b.n	8009ade <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009ada:	2300      	movs	r3, #0
 8009adc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3714      	adds	r7, #20
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b083      	sub	sp, #12
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	460b      	mov	r3, r1
 8009af6:	807b      	strh	r3, [r7, #2]
 8009af8:	4613      	mov	r3, r2
 8009afa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009afc:	787b      	ldrb	r3, [r7, #1]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d003      	beq.n	8009b0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009b02:	887a      	ldrh	r2, [r7, #2]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009b08:	e002      	b.n	8009b10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009b0a:	887a      	ldrh	r2, [r7, #2]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b082      	sub	sp, #8
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	4603      	mov	r3, r0
 8009b24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009b26:	4b08      	ldr	r3, [pc, #32]	@ (8009b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009b28:	695a      	ldr	r2, [r3, #20]
 8009b2a:	88fb      	ldrh	r3, [r7, #6]
 8009b2c:	4013      	ands	r3, r2
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d006      	beq.n	8009b40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009b32:	4a05      	ldr	r2, [pc, #20]	@ (8009b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009b34:	88fb      	ldrh	r3, [r7, #6]
 8009b36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009b38:	88fb      	ldrh	r3, [r7, #6]
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f7fb ff58 	bl	80059f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8009b40:	bf00      	nop
 8009b42:	3708      	adds	r7, #8
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}
 8009b48:	40010400 	.word	0x40010400

08009b4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b085      	sub	sp, #20
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d141      	bne.n	8009bde <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009b5a:	4b4b      	ldr	r3, [pc, #300]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009b62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b66:	d131      	bne.n	8009bcc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009b68:	4b47      	ldr	r3, [pc, #284]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b6e:	4a46      	ldr	r2, [pc, #280]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009b78:	4b43      	ldr	r3, [pc, #268]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009b80:	4a41      	ldr	r2, [pc, #260]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009b86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009b88:	4b40      	ldr	r3, [pc, #256]	@ (8009c8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	2232      	movs	r2, #50	@ 0x32
 8009b8e:	fb02 f303 	mul.w	r3, r2, r3
 8009b92:	4a3f      	ldr	r2, [pc, #252]	@ (8009c90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009b94:	fba2 2303 	umull	r2, r3, r2, r3
 8009b98:	0c9b      	lsrs	r3, r3, #18
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009b9e:	e002      	b.n	8009ba6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	3b01      	subs	r3, #1
 8009ba4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009ba6:	4b38      	ldr	r3, [pc, #224]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ba8:	695b      	ldr	r3, [r3, #20]
 8009baa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bb2:	d102      	bne.n	8009bba <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d1f2      	bne.n	8009ba0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009bba:	4b33      	ldr	r3, [pc, #204]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bbc:	695b      	ldr	r3, [r3, #20]
 8009bbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bc6:	d158      	bne.n	8009c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	e057      	b.n	8009c7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bd2:	4a2d      	ldr	r2, [pc, #180]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bd8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009bdc:	e04d      	b.n	8009c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009be4:	d141      	bne.n	8009c6a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009be6:	4b28      	ldr	r3, [pc, #160]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bf2:	d131      	bne.n	8009c58 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009bf4:	4b24      	ldr	r3, [pc, #144]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bfa:	4a23      	ldr	r2, [pc, #140]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c04:	4b20      	ldr	r3, [pc, #128]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009c12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009c14:	4b1d      	ldr	r3, [pc, #116]	@ (8009c8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	2232      	movs	r2, #50	@ 0x32
 8009c1a:	fb02 f303 	mul.w	r3, r2, r3
 8009c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8009c90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009c20:	fba2 2303 	umull	r2, r3, r2, r3
 8009c24:	0c9b      	lsrs	r3, r3, #18
 8009c26:	3301      	adds	r3, #1
 8009c28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c2a:	e002      	b.n	8009c32 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c32:	4b15      	ldr	r3, [pc, #84]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c3e:	d102      	bne.n	8009c46 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1f2      	bne.n	8009c2c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009c46:	4b10      	ldr	r3, [pc, #64]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c48:	695b      	ldr	r3, [r3, #20]
 8009c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c52:	d112      	bne.n	8009c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009c54:	2303      	movs	r3, #3
 8009c56:	e011      	b.n	8009c7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009c58:	4b0b      	ldr	r3, [pc, #44]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009c68:	e007      	b.n	8009c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009c6a:	4b07      	ldr	r3, [pc, #28]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009c72:	4a05      	ldr	r2, [pc, #20]	@ (8009c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009c78:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3714      	adds	r7, #20
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr
 8009c88:	40007000 	.word	0x40007000
 8009c8c:	20000134 	.word	0x20000134
 8009c90:	431bde83 	.word	0x431bde83

08009c94 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009c94:	b480      	push	{r7}
 8009c96:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009c98:	4b05      	ldr	r3, [pc, #20]	@ (8009cb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	4a04      	ldr	r2, [pc, #16]	@ (8009cb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009c9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009ca2:	6093      	str	r3, [r2, #8]
}
 8009ca4:	bf00      	nop
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop
 8009cb0:	40007000 	.word	0x40007000

08009cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b088      	sub	sp, #32
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d101      	bne.n	8009cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	e2fe      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f003 0301 	and.w	r3, r3, #1
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d075      	beq.n	8009dbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009cd2:	4b97      	ldr	r3, [pc, #604]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	f003 030c 	and.w	r3, r3, #12
 8009cda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009cdc:	4b94      	ldr	r3, [pc, #592]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	f003 0303 	and.w	r3, r3, #3
 8009ce4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	2b0c      	cmp	r3, #12
 8009cea:	d102      	bne.n	8009cf2 <HAL_RCC_OscConfig+0x3e>
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	2b03      	cmp	r3, #3
 8009cf0:	d002      	beq.n	8009cf8 <HAL_RCC_OscConfig+0x44>
 8009cf2:	69bb      	ldr	r3, [r7, #24]
 8009cf4:	2b08      	cmp	r3, #8
 8009cf6:	d10b      	bne.n	8009d10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009cf8:	4b8d      	ldr	r3, [pc, #564]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d05b      	beq.n	8009dbc <HAL_RCC_OscConfig+0x108>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d157      	bne.n	8009dbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e2d9      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d18:	d106      	bne.n	8009d28 <HAL_RCC_OscConfig+0x74>
 8009d1a:	4b85      	ldr	r3, [pc, #532]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a84      	ldr	r2, [pc, #528]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d24:	6013      	str	r3, [r2, #0]
 8009d26:	e01d      	b.n	8009d64 <HAL_RCC_OscConfig+0xb0>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009d30:	d10c      	bne.n	8009d4c <HAL_RCC_OscConfig+0x98>
 8009d32:	4b7f      	ldr	r3, [pc, #508]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a7e      	ldr	r2, [pc, #504]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009d3c:	6013      	str	r3, [r2, #0]
 8009d3e:	4b7c      	ldr	r3, [pc, #496]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a7b      	ldr	r2, [pc, #492]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d48:	6013      	str	r3, [r2, #0]
 8009d4a:	e00b      	b.n	8009d64 <HAL_RCC_OscConfig+0xb0>
 8009d4c:	4b78      	ldr	r3, [pc, #480]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a77      	ldr	r2, [pc, #476]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d56:	6013      	str	r3, [r2, #0]
 8009d58:	4b75      	ldr	r3, [pc, #468]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a74      	ldr	r2, [pc, #464]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d013      	beq.n	8009d94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d6c:	f7fd fc5e 	bl	800762c <HAL_GetTick>
 8009d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d72:	e008      	b.n	8009d86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d74:	f7fd fc5a 	bl	800762c <HAL_GetTick>
 8009d78:	4602      	mov	r2, r0
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	1ad3      	subs	r3, r2, r3
 8009d7e:	2b64      	cmp	r3, #100	@ 0x64
 8009d80:	d901      	bls.n	8009d86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009d82:	2303      	movs	r3, #3
 8009d84:	e29e      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d86:	4b6a      	ldr	r3, [pc, #424]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d0f0      	beq.n	8009d74 <HAL_RCC_OscConfig+0xc0>
 8009d92:	e014      	b.n	8009dbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d94:	f7fd fc4a 	bl	800762c <HAL_GetTick>
 8009d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009d9a:	e008      	b.n	8009dae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d9c:	f7fd fc46 	bl	800762c <HAL_GetTick>
 8009da0:	4602      	mov	r2, r0
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	1ad3      	subs	r3, r2, r3
 8009da6:	2b64      	cmp	r3, #100	@ 0x64
 8009da8:	d901      	bls.n	8009dae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009daa:	2303      	movs	r3, #3
 8009dac:	e28a      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009dae:	4b60      	ldr	r3, [pc, #384]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1f0      	bne.n	8009d9c <HAL_RCC_OscConfig+0xe8>
 8009dba:	e000      	b.n	8009dbe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f003 0302 	and.w	r3, r3, #2
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d075      	beq.n	8009eb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009dca:	4b59      	ldr	r3, [pc, #356]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f003 030c 	and.w	r3, r3, #12
 8009dd2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009dd4:	4b56      	ldr	r3, [pc, #344]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	f003 0303 	and.w	r3, r3, #3
 8009ddc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	2b0c      	cmp	r3, #12
 8009de2:	d102      	bne.n	8009dea <HAL_RCC_OscConfig+0x136>
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	2b02      	cmp	r3, #2
 8009de8:	d002      	beq.n	8009df0 <HAL_RCC_OscConfig+0x13c>
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	2b04      	cmp	r3, #4
 8009dee:	d11f      	bne.n	8009e30 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009df0:	4b4f      	ldr	r3, [pc, #316]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d005      	beq.n	8009e08 <HAL_RCC_OscConfig+0x154>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	68db      	ldr	r3, [r3, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d101      	bne.n	8009e08 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009e04:	2301      	movs	r3, #1
 8009e06:	e25d      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e08:	4b49      	ldr	r3, [pc, #292]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	691b      	ldr	r3, [r3, #16]
 8009e14:	061b      	lsls	r3, r3, #24
 8009e16:	4946      	ldr	r1, [pc, #280]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009e1c:	4b45      	ldr	r3, [pc, #276]	@ (8009f34 <HAL_RCC_OscConfig+0x280>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7fd fbb7 	bl	8007594 <HAL_InitTick>
 8009e26:	4603      	mov	r3, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d043      	beq.n	8009eb4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	e249      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d023      	beq.n	8009e80 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009e38:	4b3d      	ldr	r3, [pc, #244]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a3c      	ldr	r2, [pc, #240]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e44:	f7fd fbf2 	bl	800762c <HAL_GetTick>
 8009e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009e4a:	e008      	b.n	8009e5e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e4c:	f7fd fbee 	bl	800762c <HAL_GetTick>
 8009e50:	4602      	mov	r2, r0
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	1ad3      	subs	r3, r2, r3
 8009e56:	2b02      	cmp	r3, #2
 8009e58:	d901      	bls.n	8009e5e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	e232      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009e5e:	4b34      	ldr	r3, [pc, #208]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d0f0      	beq.n	8009e4c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e6a:	4b31      	ldr	r3, [pc, #196]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	691b      	ldr	r3, [r3, #16]
 8009e76:	061b      	lsls	r3, r3, #24
 8009e78:	492d      	ldr	r1, [pc, #180]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	604b      	str	r3, [r1, #4]
 8009e7e:	e01a      	b.n	8009eb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e80:	4b2b      	ldr	r3, [pc, #172]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a2a      	ldr	r2, [pc, #168]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009e86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e8c:	f7fd fbce 	bl	800762c <HAL_GetTick>
 8009e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009e92:	e008      	b.n	8009ea6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e94:	f7fd fbca 	bl	800762c <HAL_GetTick>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	d901      	bls.n	8009ea6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009ea2:	2303      	movs	r3, #3
 8009ea4:	e20e      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009ea6:	4b22      	ldr	r3, [pc, #136]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1f0      	bne.n	8009e94 <HAL_RCC_OscConfig+0x1e0>
 8009eb2:	e000      	b.n	8009eb6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009eb4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f003 0308 	and.w	r3, r3, #8
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d041      	beq.n	8009f46 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	695b      	ldr	r3, [r3, #20]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d01c      	beq.n	8009f04 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009eca:	4b19      	ldr	r3, [pc, #100]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ed0:	4a17      	ldr	r2, [pc, #92]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009ed2:	f043 0301 	orr.w	r3, r3, #1
 8009ed6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009eda:	f7fd fba7 	bl	800762c <HAL_GetTick>
 8009ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ee0:	e008      	b.n	8009ef4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ee2:	f7fd fba3 	bl	800762c <HAL_GetTick>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	1ad3      	subs	r3, r2, r3
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d901      	bls.n	8009ef4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	e1e7      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009efa:	f003 0302 	and.w	r3, r3, #2
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d0ef      	beq.n	8009ee2 <HAL_RCC_OscConfig+0x22e>
 8009f02:	e020      	b.n	8009f46 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009f04:	4b0a      	ldr	r3, [pc, #40]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f0a:	4a09      	ldr	r2, [pc, #36]	@ (8009f30 <HAL_RCC_OscConfig+0x27c>)
 8009f0c:	f023 0301 	bic.w	r3, r3, #1
 8009f10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f14:	f7fd fb8a 	bl	800762c <HAL_GetTick>
 8009f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009f1a:	e00d      	b.n	8009f38 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009f1c:	f7fd fb86 	bl	800762c <HAL_GetTick>
 8009f20:	4602      	mov	r2, r0
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	1ad3      	subs	r3, r2, r3
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d906      	bls.n	8009f38 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009f2a:	2303      	movs	r3, #3
 8009f2c:	e1ca      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
 8009f2e:	bf00      	nop
 8009f30:	40021000 	.word	0x40021000
 8009f34:	20000138 	.word	0x20000138
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009f38:	4b8c      	ldr	r3, [pc, #560]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f3e:	f003 0302 	and.w	r3, r3, #2
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d1ea      	bne.n	8009f1c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 0304 	and.w	r3, r3, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	f000 80a6 	beq.w	800a0a0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f54:	2300      	movs	r3, #0
 8009f56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009f58:	4b84      	ldr	r3, [pc, #528]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d101      	bne.n	8009f68 <HAL_RCC_OscConfig+0x2b4>
 8009f64:	2301      	movs	r3, #1
 8009f66:	e000      	b.n	8009f6a <HAL_RCC_OscConfig+0x2b6>
 8009f68:	2300      	movs	r3, #0
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00d      	beq.n	8009f8a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f6e:	4b7f      	ldr	r3, [pc, #508]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f72:	4a7e      	ldr	r2, [pc, #504]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f78:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f7a:	4b7c      	ldr	r3, [pc, #496]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f82:	60fb      	str	r3, [r7, #12]
 8009f84:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009f86:	2301      	movs	r3, #1
 8009f88:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f8a:	4b79      	ldr	r3, [pc, #484]	@ (800a170 <HAL_RCC_OscConfig+0x4bc>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d118      	bne.n	8009fc8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f96:	4b76      	ldr	r3, [pc, #472]	@ (800a170 <HAL_RCC_OscConfig+0x4bc>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a75      	ldr	r2, [pc, #468]	@ (800a170 <HAL_RCC_OscConfig+0x4bc>)
 8009f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009fa2:	f7fd fb43 	bl	800762c <HAL_GetTick>
 8009fa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fa8:	e008      	b.n	8009fbc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009faa:	f7fd fb3f 	bl	800762c <HAL_GetTick>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	1ad3      	subs	r3, r2, r3
 8009fb4:	2b02      	cmp	r3, #2
 8009fb6:	d901      	bls.n	8009fbc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009fb8:	2303      	movs	r3, #3
 8009fba:	e183      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fbc:	4b6c      	ldr	r3, [pc, #432]	@ (800a170 <HAL_RCC_OscConfig+0x4bc>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d0f0      	beq.n	8009faa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d108      	bne.n	8009fe2 <HAL_RCC_OscConfig+0x32e>
 8009fd0:	4b66      	ldr	r3, [pc, #408]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fd6:	4a65      	ldr	r2, [pc, #404]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009fd8:	f043 0301 	orr.w	r3, r3, #1
 8009fdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009fe0:	e024      	b.n	800a02c <HAL_RCC_OscConfig+0x378>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	689b      	ldr	r3, [r3, #8]
 8009fe6:	2b05      	cmp	r3, #5
 8009fe8:	d110      	bne.n	800a00c <HAL_RCC_OscConfig+0x358>
 8009fea:	4b60      	ldr	r3, [pc, #384]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ff0:	4a5e      	ldr	r2, [pc, #376]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009ff2:	f043 0304 	orr.w	r3, r3, #4
 8009ff6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 8009ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a000:	4a5a      	ldr	r2, [pc, #360]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a002:	f043 0301 	orr.w	r3, r3, #1
 800a006:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a00a:	e00f      	b.n	800a02c <HAL_RCC_OscConfig+0x378>
 800a00c:	4b57      	ldr	r3, [pc, #348]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a00e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a012:	4a56      	ldr	r2, [pc, #344]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a014:	f023 0301 	bic.w	r3, r3, #1
 800a018:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a01c:	4b53      	ldr	r3, [pc, #332]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a01e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a022:	4a52      	ldr	r2, [pc, #328]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a024:	f023 0304 	bic.w	r3, r3, #4
 800a028:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d016      	beq.n	800a062 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a034:	f7fd fafa 	bl	800762c <HAL_GetTick>
 800a038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a03a:	e00a      	b.n	800a052 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a03c:	f7fd faf6 	bl	800762c <HAL_GetTick>
 800a040:	4602      	mov	r2, r0
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	1ad3      	subs	r3, r2, r3
 800a046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d901      	bls.n	800a052 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a04e:	2303      	movs	r3, #3
 800a050:	e138      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a052:	4b46      	ldr	r3, [pc, #280]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a058:	f003 0302 	and.w	r3, r3, #2
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d0ed      	beq.n	800a03c <HAL_RCC_OscConfig+0x388>
 800a060:	e015      	b.n	800a08e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a062:	f7fd fae3 	bl	800762c <HAL_GetTick>
 800a066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a068:	e00a      	b.n	800a080 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a06a:	f7fd fadf 	bl	800762c <HAL_GetTick>
 800a06e:	4602      	mov	r2, r0
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	1ad3      	subs	r3, r2, r3
 800a074:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a078:	4293      	cmp	r3, r2
 800a07a:	d901      	bls.n	800a080 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a07c:	2303      	movs	r3, #3
 800a07e:	e121      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a080:	4b3a      	ldr	r3, [pc, #232]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a086:	f003 0302 	and.w	r3, r3, #2
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d1ed      	bne.n	800a06a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a08e:	7ffb      	ldrb	r3, [r7, #31]
 800a090:	2b01      	cmp	r3, #1
 800a092:	d105      	bne.n	800a0a0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a094:	4b35      	ldr	r3, [pc, #212]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a098:	4a34      	ldr	r2, [pc, #208]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a09a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a09e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f003 0320 	and.w	r3, r3, #32
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d03c      	beq.n	800a126 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	699b      	ldr	r3, [r3, #24]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d01c      	beq.n	800a0ee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a0b4:	4b2d      	ldr	r3, [pc, #180]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a0b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0ba:	4a2c      	ldr	r2, [pc, #176]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a0bc:	f043 0301 	orr.w	r3, r3, #1
 800a0c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0c4:	f7fd fab2 	bl	800762c <HAL_GetTick>
 800a0c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a0ca:	e008      	b.n	800a0de <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a0cc:	f7fd faae 	bl	800762c <HAL_GetTick>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	1ad3      	subs	r3, r2, r3
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d901      	bls.n	800a0de <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e0f2      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a0de:	4b23      	ldr	r3, [pc, #140]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a0e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0e4:	f003 0302 	and.w	r3, r3, #2
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d0ef      	beq.n	800a0cc <HAL_RCC_OscConfig+0x418>
 800a0ec:	e01b      	b.n	800a126 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a0ee:	4b1f      	ldr	r3, [pc, #124]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a0f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0f4:	4a1d      	ldr	r2, [pc, #116]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a0f6:	f023 0301 	bic.w	r3, r3, #1
 800a0fa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0fe:	f7fd fa95 	bl	800762c <HAL_GetTick>
 800a102:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a104:	e008      	b.n	800a118 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a106:	f7fd fa91 	bl	800762c <HAL_GetTick>
 800a10a:	4602      	mov	r2, r0
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	2b02      	cmp	r3, #2
 800a112:	d901      	bls.n	800a118 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a114:	2303      	movs	r3, #3
 800a116:	e0d5      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a118:	4b14      	ldr	r3, [pc, #80]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a11a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a11e:	f003 0302 	and.w	r3, r3, #2
 800a122:	2b00      	cmp	r3, #0
 800a124:	d1ef      	bne.n	800a106 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	69db      	ldr	r3, [r3, #28]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	f000 80c9 	beq.w	800a2c2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a130:	4b0e      	ldr	r3, [pc, #56]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	f003 030c 	and.w	r3, r3, #12
 800a138:	2b0c      	cmp	r3, #12
 800a13a:	f000 8083 	beq.w	800a244 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	69db      	ldr	r3, [r3, #28]
 800a142:	2b02      	cmp	r3, #2
 800a144:	d15e      	bne.n	800a204 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a146:	4b09      	ldr	r3, [pc, #36]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a08      	ldr	r2, [pc, #32]	@ (800a16c <HAL_RCC_OscConfig+0x4b8>)
 800a14c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a152:	f7fd fa6b 	bl	800762c <HAL_GetTick>
 800a156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a158:	e00c      	b.n	800a174 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a15a:	f7fd fa67 	bl	800762c <HAL_GetTick>
 800a15e:	4602      	mov	r2, r0
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	1ad3      	subs	r3, r2, r3
 800a164:	2b02      	cmp	r3, #2
 800a166:	d905      	bls.n	800a174 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a168:	2303      	movs	r3, #3
 800a16a:	e0ab      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
 800a16c:	40021000 	.word	0x40021000
 800a170:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a174:	4b55      	ldr	r3, [pc, #340]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1ec      	bne.n	800a15a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a180:	4b52      	ldr	r3, [pc, #328]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a182:	68da      	ldr	r2, [r3, #12]
 800a184:	4b52      	ldr	r3, [pc, #328]	@ (800a2d0 <HAL_RCC_OscConfig+0x61c>)
 800a186:	4013      	ands	r3, r2
 800a188:	687a      	ldr	r2, [r7, #4]
 800a18a:	6a11      	ldr	r1, [r2, #32]
 800a18c:	687a      	ldr	r2, [r7, #4]
 800a18e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a190:	3a01      	subs	r2, #1
 800a192:	0112      	lsls	r2, r2, #4
 800a194:	4311      	orrs	r1, r2
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a19a:	0212      	lsls	r2, r2, #8
 800a19c:	4311      	orrs	r1, r2
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a1a2:	0852      	lsrs	r2, r2, #1
 800a1a4:	3a01      	subs	r2, #1
 800a1a6:	0552      	lsls	r2, r2, #21
 800a1a8:	4311      	orrs	r1, r2
 800a1aa:	687a      	ldr	r2, [r7, #4]
 800a1ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a1ae:	0852      	lsrs	r2, r2, #1
 800a1b0:	3a01      	subs	r2, #1
 800a1b2:	0652      	lsls	r2, r2, #25
 800a1b4:	4311      	orrs	r1, r2
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a1ba:	06d2      	lsls	r2, r2, #27
 800a1bc:	430a      	orrs	r2, r1
 800a1be:	4943      	ldr	r1, [pc, #268]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a1c4:	4b41      	ldr	r3, [pc, #260]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a40      	ldr	r2, [pc, #256]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a1ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a1ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a1d0:	4b3e      	ldr	r3, [pc, #248]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	4a3d      	ldr	r2, [pc, #244]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a1d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a1da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1dc:	f7fd fa26 	bl	800762c <HAL_GetTick>
 800a1e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a1e2:	e008      	b.n	800a1f6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1e4:	f7fd fa22 	bl	800762c <HAL_GetTick>
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	1ad3      	subs	r3, r2, r3
 800a1ee:	2b02      	cmp	r3, #2
 800a1f0:	d901      	bls.n	800a1f6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a1f2:	2303      	movs	r3, #3
 800a1f4:	e066      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a1f6:	4b35      	ldr	r3, [pc, #212]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d0f0      	beq.n	800a1e4 <HAL_RCC_OscConfig+0x530>
 800a202:	e05e      	b.n	800a2c2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a204:	4b31      	ldr	r3, [pc, #196]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	4a30      	ldr	r2, [pc, #192]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a20a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a20e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a210:	f7fd fa0c 	bl	800762c <HAL_GetTick>
 800a214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a216:	e008      	b.n	800a22a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a218:	f7fd fa08 	bl	800762c <HAL_GetTick>
 800a21c:	4602      	mov	r2, r0
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	1ad3      	subs	r3, r2, r3
 800a222:	2b02      	cmp	r3, #2
 800a224:	d901      	bls.n	800a22a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a226:	2303      	movs	r3, #3
 800a228:	e04c      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a22a:	4b28      	ldr	r3, [pc, #160]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a232:	2b00      	cmp	r3, #0
 800a234:	d1f0      	bne.n	800a218 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a236:	4b25      	ldr	r3, [pc, #148]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a238:	68da      	ldr	r2, [r3, #12]
 800a23a:	4924      	ldr	r1, [pc, #144]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a23c:	4b25      	ldr	r3, [pc, #148]	@ (800a2d4 <HAL_RCC_OscConfig+0x620>)
 800a23e:	4013      	ands	r3, r2
 800a240:	60cb      	str	r3, [r1, #12]
 800a242:	e03e      	b.n	800a2c2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	69db      	ldr	r3, [r3, #28]
 800a248:	2b01      	cmp	r3, #1
 800a24a:	d101      	bne.n	800a250 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	e039      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a250:	4b1e      	ldr	r3, [pc, #120]	@ (800a2cc <HAL_RCC_OscConfig+0x618>)
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	f003 0203 	and.w	r2, r3, #3
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6a1b      	ldr	r3, [r3, #32]
 800a260:	429a      	cmp	r2, r3
 800a262:	d12c      	bne.n	800a2be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a26e:	3b01      	subs	r3, #1
 800a270:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a272:	429a      	cmp	r2, r3
 800a274:	d123      	bne.n	800a2be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a280:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a282:	429a      	cmp	r2, r3
 800a284:	d11b      	bne.n	800a2be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a290:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a292:	429a      	cmp	r2, r3
 800a294:	d113      	bne.n	800a2be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2a0:	085b      	lsrs	r3, r3, #1
 800a2a2:	3b01      	subs	r3, #1
 800a2a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	d109      	bne.n	800a2be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2b4:	085b      	lsrs	r3, r3, #1
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a2ba:	429a      	cmp	r2, r3
 800a2bc:	d001      	beq.n	800a2c2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	e000      	b.n	800a2c4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3720      	adds	r7, #32
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}
 800a2cc:	40021000 	.word	0x40021000
 800a2d0:	019f800c 	.word	0x019f800c
 800a2d4:	feeefffc 	.word	0xfeeefffc

0800a2d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b086      	sub	sp, #24
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e11e      	b.n	800a52e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a2f0:	4b91      	ldr	r3, [pc, #580]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f003 030f 	and.w	r3, r3, #15
 800a2f8:	683a      	ldr	r2, [r7, #0]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d910      	bls.n	800a320 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2fe:	4b8e      	ldr	r3, [pc, #568]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f023 020f 	bic.w	r2, r3, #15
 800a306:	498c      	ldr	r1, [pc, #560]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	4313      	orrs	r3, r2
 800a30c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a30e:	4b8a      	ldr	r3, [pc, #552]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f003 030f 	and.w	r3, r3, #15
 800a316:	683a      	ldr	r2, [r7, #0]
 800a318:	429a      	cmp	r2, r3
 800a31a:	d001      	beq.n	800a320 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a31c:	2301      	movs	r3, #1
 800a31e:	e106      	b.n	800a52e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0301 	and.w	r3, r3, #1
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d073      	beq.n	800a414 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	2b03      	cmp	r3, #3
 800a332:	d129      	bne.n	800a388 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a334:	4b81      	ldr	r3, [pc, #516]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d101      	bne.n	800a344 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a340:	2301      	movs	r3, #1
 800a342:	e0f4      	b.n	800a52e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a344:	f000 f99e 	bl	800a684 <RCC_GetSysClockFreqFromPLLSource>
 800a348:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	4a7c      	ldr	r2, [pc, #496]	@ (800a540 <HAL_RCC_ClockConfig+0x268>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d93f      	bls.n	800a3d2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a352:	4b7a      	ldr	r3, [pc, #488]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d009      	beq.n	800a372 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a366:	2b00      	cmp	r3, #0
 800a368:	d033      	beq.n	800a3d2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d12f      	bne.n	800a3d2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a372:	4b72      	ldr	r3, [pc, #456]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a37a:	4a70      	ldr	r2, [pc, #448]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a37c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a380:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a382:	2380      	movs	r3, #128	@ 0x80
 800a384:	617b      	str	r3, [r7, #20]
 800a386:	e024      	b.n	800a3d2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	2b02      	cmp	r3, #2
 800a38e:	d107      	bne.n	800a3a0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a390:	4b6a      	ldr	r3, [pc, #424]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d109      	bne.n	800a3b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	e0c6      	b.n	800a52e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a3a0:	4b66      	ldr	r3, [pc, #408]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d101      	bne.n	800a3b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	e0be      	b.n	800a52e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a3b0:	f000 f8ce 	bl	800a550 <HAL_RCC_GetSysClockFreq>
 800a3b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	4a61      	ldr	r2, [pc, #388]	@ (800a540 <HAL_RCC_ClockConfig+0x268>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d909      	bls.n	800a3d2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a3be:	4b5f      	ldr	r3, [pc, #380]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a3c6:	4a5d      	ldr	r2, [pc, #372]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a3c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3cc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a3ce:	2380      	movs	r3, #128	@ 0x80
 800a3d0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a3d2:	4b5a      	ldr	r3, [pc, #360]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a3d4:	689b      	ldr	r3, [r3, #8]
 800a3d6:	f023 0203 	bic.w	r2, r3, #3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	4957      	ldr	r1, [pc, #348]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3e4:	f7fd f922 	bl	800762c <HAL_GetTick>
 800a3e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3ea:	e00a      	b.n	800a402 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3ec:	f7fd f91e 	bl	800762c <HAL_GetTick>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	1ad3      	subs	r3, r2, r3
 800a3f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d901      	bls.n	800a402 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a3fe:	2303      	movs	r3, #3
 800a400:	e095      	b.n	800a52e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a402:	4b4e      	ldr	r3, [pc, #312]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	f003 020c 	and.w	r2, r3, #12
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	009b      	lsls	r3, r3, #2
 800a410:	429a      	cmp	r2, r3
 800a412:	d1eb      	bne.n	800a3ec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f003 0302 	and.w	r3, r3, #2
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d023      	beq.n	800a468 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f003 0304 	and.w	r3, r3, #4
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d005      	beq.n	800a438 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a42c:	4b43      	ldr	r3, [pc, #268]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a42e:	689b      	ldr	r3, [r3, #8]
 800a430:	4a42      	ldr	r2, [pc, #264]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a432:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a436:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f003 0308 	and.w	r3, r3, #8
 800a440:	2b00      	cmp	r3, #0
 800a442:	d007      	beq.n	800a454 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a444:	4b3d      	ldr	r3, [pc, #244]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a44c:	4a3b      	ldr	r2, [pc, #236]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a44e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a452:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a454:	4b39      	ldr	r3, [pc, #228]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	689b      	ldr	r3, [r3, #8]
 800a460:	4936      	ldr	r1, [pc, #216]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a462:	4313      	orrs	r3, r2
 800a464:	608b      	str	r3, [r1, #8]
 800a466:	e008      	b.n	800a47a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	2b80      	cmp	r3, #128	@ 0x80
 800a46c:	d105      	bne.n	800a47a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a46e:	4b33      	ldr	r3, [pc, #204]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	4a32      	ldr	r2, [pc, #200]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a474:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a478:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a47a:	4b2f      	ldr	r3, [pc, #188]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f003 030f 	and.w	r3, r3, #15
 800a482:	683a      	ldr	r2, [r7, #0]
 800a484:	429a      	cmp	r2, r3
 800a486:	d21d      	bcs.n	800a4c4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a488:	4b2b      	ldr	r3, [pc, #172]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f023 020f 	bic.w	r2, r3, #15
 800a490:	4929      	ldr	r1, [pc, #164]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	4313      	orrs	r3, r2
 800a496:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a498:	f7fd f8c8 	bl	800762c <HAL_GetTick>
 800a49c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a49e:	e00a      	b.n	800a4b6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a4a0:	f7fd f8c4 	bl	800762c <HAL_GetTick>
 800a4a4:	4602      	mov	r2, r0
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	1ad3      	subs	r3, r2, r3
 800a4aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d901      	bls.n	800a4b6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a4b2:	2303      	movs	r3, #3
 800a4b4:	e03b      	b.n	800a52e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4b6:	4b20      	ldr	r3, [pc, #128]	@ (800a538 <HAL_RCC_ClockConfig+0x260>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f003 030f 	and.w	r3, r3, #15
 800a4be:	683a      	ldr	r2, [r7, #0]
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d1ed      	bne.n	800a4a0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f003 0304 	and.w	r3, r3, #4
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d008      	beq.n	800a4e2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a4d0:	4b1a      	ldr	r3, [pc, #104]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	68db      	ldr	r3, [r3, #12]
 800a4dc:	4917      	ldr	r1, [pc, #92]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f003 0308 	and.w	r3, r3, #8
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d009      	beq.n	800a502 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a4ee:	4b13      	ldr	r3, [pc, #76]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a4f0:	689b      	ldr	r3, [r3, #8]
 800a4f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	691b      	ldr	r3, [r3, #16]
 800a4fa:	00db      	lsls	r3, r3, #3
 800a4fc:	490f      	ldr	r1, [pc, #60]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a4fe:	4313      	orrs	r3, r2
 800a500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a502:	f000 f825 	bl	800a550 <HAL_RCC_GetSysClockFreq>
 800a506:	4602      	mov	r2, r0
 800a508:	4b0c      	ldr	r3, [pc, #48]	@ (800a53c <HAL_RCC_ClockConfig+0x264>)
 800a50a:	689b      	ldr	r3, [r3, #8]
 800a50c:	091b      	lsrs	r3, r3, #4
 800a50e:	f003 030f 	and.w	r3, r3, #15
 800a512:	490c      	ldr	r1, [pc, #48]	@ (800a544 <HAL_RCC_ClockConfig+0x26c>)
 800a514:	5ccb      	ldrb	r3, [r1, r3]
 800a516:	f003 031f 	and.w	r3, r3, #31
 800a51a:	fa22 f303 	lsr.w	r3, r2, r3
 800a51e:	4a0a      	ldr	r2, [pc, #40]	@ (800a548 <HAL_RCC_ClockConfig+0x270>)
 800a520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a522:	4b0a      	ldr	r3, [pc, #40]	@ (800a54c <HAL_RCC_ClockConfig+0x274>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4618      	mov	r0, r3
 800a528:	f7fd f834 	bl	8007594 <HAL_InitTick>
 800a52c:	4603      	mov	r3, r0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3718      	adds	r7, #24
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	40022000 	.word	0x40022000
 800a53c:	40021000 	.word	0x40021000
 800a540:	04c4b400 	.word	0x04c4b400
 800a544:	08011460 	.word	0x08011460
 800a548:	20000134 	.word	0x20000134
 800a54c:	20000138 	.word	0x20000138

0800a550 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a550:	b480      	push	{r7}
 800a552:	b087      	sub	sp, #28
 800a554:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a556:	4b2c      	ldr	r3, [pc, #176]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a558:	689b      	ldr	r3, [r3, #8]
 800a55a:	f003 030c 	and.w	r3, r3, #12
 800a55e:	2b04      	cmp	r3, #4
 800a560:	d102      	bne.n	800a568 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a562:	4b2a      	ldr	r3, [pc, #168]	@ (800a60c <HAL_RCC_GetSysClockFreq+0xbc>)
 800a564:	613b      	str	r3, [r7, #16]
 800a566:	e047      	b.n	800a5f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a568:	4b27      	ldr	r3, [pc, #156]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a56a:	689b      	ldr	r3, [r3, #8]
 800a56c:	f003 030c 	and.w	r3, r3, #12
 800a570:	2b08      	cmp	r3, #8
 800a572:	d102      	bne.n	800a57a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a574:	4b26      	ldr	r3, [pc, #152]	@ (800a610 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a576:	613b      	str	r3, [r7, #16]
 800a578:	e03e      	b.n	800a5f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a57a:	4b23      	ldr	r3, [pc, #140]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a57c:	689b      	ldr	r3, [r3, #8]
 800a57e:	f003 030c 	and.w	r3, r3, #12
 800a582:	2b0c      	cmp	r3, #12
 800a584:	d136      	bne.n	800a5f4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a586:	4b20      	ldr	r3, [pc, #128]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a588:	68db      	ldr	r3, [r3, #12]
 800a58a:	f003 0303 	and.w	r3, r3, #3
 800a58e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a590:	4b1d      	ldr	r3, [pc, #116]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	091b      	lsrs	r3, r3, #4
 800a596:	f003 030f 	and.w	r3, r3, #15
 800a59a:	3301      	adds	r3, #1
 800a59c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2b03      	cmp	r3, #3
 800a5a2:	d10c      	bne.n	800a5be <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a5a4:	4a1a      	ldr	r2, [pc, #104]	@ (800a610 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5ac:	4a16      	ldr	r2, [pc, #88]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a5ae:	68d2      	ldr	r2, [r2, #12]
 800a5b0:	0a12      	lsrs	r2, r2, #8
 800a5b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a5b6:	fb02 f303 	mul.w	r3, r2, r3
 800a5ba:	617b      	str	r3, [r7, #20]
      break;
 800a5bc:	e00c      	b.n	800a5d8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a5be:	4a13      	ldr	r2, [pc, #76]	@ (800a60c <HAL_RCC_GetSysClockFreq+0xbc>)
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5c6:	4a10      	ldr	r2, [pc, #64]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a5c8:	68d2      	ldr	r2, [r2, #12]
 800a5ca:	0a12      	lsrs	r2, r2, #8
 800a5cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a5d0:	fb02 f303 	mul.w	r3, r2, r3
 800a5d4:	617b      	str	r3, [r7, #20]
      break;
 800a5d6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a5d8:	4b0b      	ldr	r3, [pc, #44]	@ (800a608 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	0e5b      	lsrs	r3, r3, #25
 800a5de:	f003 0303 	and.w	r3, r3, #3
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	005b      	lsls	r3, r3, #1
 800a5e6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a5e8:	697a      	ldr	r2, [r7, #20]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5f0:	613b      	str	r3, [r7, #16]
 800a5f2:	e001      	b.n	800a5f8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a5f8:	693b      	ldr	r3, [r7, #16]
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	371c      	adds	r7, #28
 800a5fe:	46bd      	mov	sp, r7
 800a600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a604:	4770      	bx	lr
 800a606:	bf00      	nop
 800a608:	40021000 	.word	0x40021000
 800a60c:	00f42400 	.word	0x00f42400
 800a610:	016e3600 	.word	0x016e3600

0800a614 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a614:	b480      	push	{r7}
 800a616:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a618:	4b03      	ldr	r3, [pc, #12]	@ (800a628 <HAL_RCC_GetHCLKFreq+0x14>)
 800a61a:	681b      	ldr	r3, [r3, #0]
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	20000134 	.word	0x20000134

0800a62c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a630:	f7ff fff0 	bl	800a614 <HAL_RCC_GetHCLKFreq>
 800a634:	4602      	mov	r2, r0
 800a636:	4b06      	ldr	r3, [pc, #24]	@ (800a650 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	0a1b      	lsrs	r3, r3, #8
 800a63c:	f003 0307 	and.w	r3, r3, #7
 800a640:	4904      	ldr	r1, [pc, #16]	@ (800a654 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a642:	5ccb      	ldrb	r3, [r1, r3]
 800a644:	f003 031f 	and.w	r3, r3, #31
 800a648:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	bd80      	pop	{r7, pc}
 800a650:	40021000 	.word	0x40021000
 800a654:	08011470 	.word	0x08011470

0800a658 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a65c:	f7ff ffda 	bl	800a614 <HAL_RCC_GetHCLKFreq>
 800a660:	4602      	mov	r2, r0
 800a662:	4b06      	ldr	r3, [pc, #24]	@ (800a67c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a664:	689b      	ldr	r3, [r3, #8]
 800a666:	0adb      	lsrs	r3, r3, #11
 800a668:	f003 0307 	and.w	r3, r3, #7
 800a66c:	4904      	ldr	r1, [pc, #16]	@ (800a680 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a66e:	5ccb      	ldrb	r3, [r1, r3]
 800a670:	f003 031f 	and.w	r3, r3, #31
 800a674:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a678:	4618      	mov	r0, r3
 800a67a:	bd80      	pop	{r7, pc}
 800a67c:	40021000 	.word	0x40021000
 800a680:	08011470 	.word	0x08011470

0800a684 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a684:	b480      	push	{r7}
 800a686:	b087      	sub	sp, #28
 800a688:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a68a:	4b1e      	ldr	r3, [pc, #120]	@ (800a704 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a68c:	68db      	ldr	r3, [r3, #12]
 800a68e:	f003 0303 	and.w	r3, r3, #3
 800a692:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a694:	4b1b      	ldr	r3, [pc, #108]	@ (800a704 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	091b      	lsrs	r3, r3, #4
 800a69a:	f003 030f 	and.w	r3, r3, #15
 800a69e:	3301      	adds	r3, #1
 800a6a0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	2b03      	cmp	r3, #3
 800a6a6:	d10c      	bne.n	800a6c2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6a8:	4a17      	ldr	r2, [pc, #92]	@ (800a708 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6b0:	4a14      	ldr	r2, [pc, #80]	@ (800a704 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a6b2:	68d2      	ldr	r2, [r2, #12]
 800a6b4:	0a12      	lsrs	r2, r2, #8
 800a6b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a6ba:	fb02 f303 	mul.w	r3, r2, r3
 800a6be:	617b      	str	r3, [r7, #20]
    break;
 800a6c0:	e00c      	b.n	800a6dc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6c2:	4a12      	ldr	r2, [pc, #72]	@ (800a70c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6ca:	4a0e      	ldr	r2, [pc, #56]	@ (800a704 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a6cc:	68d2      	ldr	r2, [r2, #12]
 800a6ce:	0a12      	lsrs	r2, r2, #8
 800a6d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a6d4:	fb02 f303 	mul.w	r3, r2, r3
 800a6d8:	617b      	str	r3, [r7, #20]
    break;
 800a6da:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a6dc:	4b09      	ldr	r3, [pc, #36]	@ (800a704 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a6de:	68db      	ldr	r3, [r3, #12]
 800a6e0:	0e5b      	lsrs	r3, r3, #25
 800a6e2:	f003 0303 	and.w	r3, r3, #3
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	005b      	lsls	r3, r3, #1
 800a6ea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a6ec:	697a      	ldr	r2, [r7, #20]
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6f4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a6f6:	687b      	ldr	r3, [r7, #4]
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	371c      	adds	r7, #28
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr
 800a704:	40021000 	.word	0x40021000
 800a708:	016e3600 	.word	0x016e3600
 800a70c:	00f42400 	.word	0x00f42400

0800a710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a718:	2300      	movs	r3, #0
 800a71a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a71c:	2300      	movs	r3, #0
 800a71e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a728:	2b00      	cmp	r3, #0
 800a72a:	f000 8098 	beq.w	800a85e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a72e:	2300      	movs	r3, #0
 800a730:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a732:	4b43      	ldr	r3, [pc, #268]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a736:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d10d      	bne.n	800a75a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a73e:	4b40      	ldr	r3, [pc, #256]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a742:	4a3f      	ldr	r2, [pc, #252]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a748:	6593      	str	r3, [r2, #88]	@ 0x58
 800a74a:	4b3d      	ldr	r3, [pc, #244]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a74c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a74e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a752:	60bb      	str	r3, [r7, #8]
 800a754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a756:	2301      	movs	r3, #1
 800a758:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a75a:	4b3a      	ldr	r3, [pc, #232]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a39      	ldr	r2, [pc, #228]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a764:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a766:	f7fc ff61 	bl	800762c <HAL_GetTick>
 800a76a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a76c:	e009      	b.n	800a782 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a76e:	f7fc ff5d 	bl	800762c <HAL_GetTick>
 800a772:	4602      	mov	r2, r0
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	1ad3      	subs	r3, r2, r3
 800a778:	2b02      	cmp	r3, #2
 800a77a:	d902      	bls.n	800a782 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a77c:	2303      	movs	r3, #3
 800a77e:	74fb      	strb	r3, [r7, #19]
        break;
 800a780:	e005      	b.n	800a78e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a782:	4b30      	ldr	r3, [pc, #192]	@ (800a844 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d0ef      	beq.n	800a76e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a78e:	7cfb      	ldrb	r3, [r7, #19]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d159      	bne.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a794:	4b2a      	ldr	r3, [pc, #168]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a79a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a79e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d01e      	beq.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7aa:	697a      	ldr	r2, [r7, #20]
 800a7ac:	429a      	cmp	r2, r3
 800a7ae:	d019      	beq.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a7b0:	4b23      	ldr	r3, [pc, #140]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a7ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a7bc:	4b20      	ldr	r3, [pc, #128]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7c2:	4a1f      	ldr	r2, [pc, #124]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a7cc:	4b1c      	ldr	r3, [pc, #112]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7d2:	4a1b      	ldr	r2, [pc, #108]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a7d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a7dc:	4a18      	ldr	r2, [pc, #96]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	f003 0301 	and.w	r3, r3, #1
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d016      	beq.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7ee:	f7fc ff1d 	bl	800762c <HAL_GetTick>
 800a7f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a7f4:	e00b      	b.n	800a80e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a7f6:	f7fc ff19 	bl	800762c <HAL_GetTick>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	1ad3      	subs	r3, r2, r3
 800a800:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a804:	4293      	cmp	r3, r2
 800a806:	d902      	bls.n	800a80e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a808:	2303      	movs	r3, #3
 800a80a:	74fb      	strb	r3, [r7, #19]
            break;
 800a80c:	e006      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a80e:	4b0c      	ldr	r3, [pc, #48]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a810:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a814:	f003 0302 	and.w	r3, r3, #2
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d0ec      	beq.n	800a7f6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a81c:	7cfb      	ldrb	r3, [r7, #19]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10b      	bne.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a822:	4b07      	ldr	r3, [pc, #28]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a828:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a830:	4903      	ldr	r1, [pc, #12]	@ (800a840 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a832:	4313      	orrs	r3, r2
 800a834:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a838:	e008      	b.n	800a84c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a83a:	7cfb      	ldrb	r3, [r7, #19]
 800a83c:	74bb      	strb	r3, [r7, #18]
 800a83e:	e005      	b.n	800a84c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a840:	40021000 	.word	0x40021000
 800a844:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a848:	7cfb      	ldrb	r3, [r7, #19]
 800a84a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a84c:	7c7b      	ldrb	r3, [r7, #17]
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d105      	bne.n	800a85e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a852:	4ba7      	ldr	r3, [pc, #668]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a856:	4aa6      	ldr	r2, [pc, #664]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a858:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a85c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f003 0301 	and.w	r3, r3, #1
 800a866:	2b00      	cmp	r3, #0
 800a868:	d00a      	beq.n	800a880 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a86a:	4ba1      	ldr	r3, [pc, #644]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a86c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a870:	f023 0203 	bic.w	r2, r3, #3
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	499d      	ldr	r1, [pc, #628]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a87a:	4313      	orrs	r3, r2
 800a87c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 0302 	and.w	r3, r3, #2
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d00a      	beq.n	800a8a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a88c:	4b98      	ldr	r3, [pc, #608]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a88e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a892:	f023 020c 	bic.w	r2, r3, #12
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	4995      	ldr	r1, [pc, #596]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a89c:	4313      	orrs	r3, r2
 800a89e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f003 0304 	and.w	r3, r3, #4
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d00a      	beq.n	800a8c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a8ae:	4b90      	ldr	r3, [pc, #576]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a8b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	498c      	ldr	r1, [pc, #560]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f003 0308 	and.w	r3, r3, #8
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d00a      	beq.n	800a8e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a8d0:	4b87      	ldr	r3, [pc, #540]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a8d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	691b      	ldr	r3, [r3, #16]
 800a8de:	4984      	ldr	r1, [pc, #528]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f003 0310 	and.w	r3, r3, #16
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d00a      	beq.n	800a908 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a8f2:	4b7f      	ldr	r3, [pc, #508]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a8f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	695b      	ldr	r3, [r3, #20]
 800a900:	497b      	ldr	r1, [pc, #492]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a902:	4313      	orrs	r3, r2
 800a904:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f003 0320 	and.w	r3, r3, #32
 800a910:	2b00      	cmp	r3, #0
 800a912:	d00a      	beq.n	800a92a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a914:	4b76      	ldr	r3, [pc, #472]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a91a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	699b      	ldr	r3, [r3, #24]
 800a922:	4973      	ldr	r1, [pc, #460]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a924:	4313      	orrs	r3, r2
 800a926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00a      	beq.n	800a94c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a936:	4b6e      	ldr	r3, [pc, #440]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a93c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	69db      	ldr	r3, [r3, #28]
 800a944:	496a      	ldr	r1, [pc, #424]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a946:	4313      	orrs	r3, r2
 800a948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a954:	2b00      	cmp	r3, #0
 800a956:	d00a      	beq.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a958:	4b65      	ldr	r3, [pc, #404]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a95a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a95e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6a1b      	ldr	r3, [r3, #32]
 800a966:	4962      	ldr	r1, [pc, #392]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a968:	4313      	orrs	r3, r2
 800a96a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a976:	2b00      	cmp	r3, #0
 800a978:	d00a      	beq.n	800a990 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a97a:	4b5d      	ldr	r3, [pc, #372]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a97c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a980:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a988:	4959      	ldr	r1, [pc, #356]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a98a:	4313      	orrs	r3, r2
 800a98c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d00a      	beq.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a99c:	4b54      	ldr	r3, [pc, #336]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a99e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a9a2:	f023 0203 	bic.w	r2, r3, #3
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9aa:	4951      	ldr	r1, [pc, #324]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d00a      	beq.n	800a9d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a9be:	4b4c      	ldr	r3, [pc, #304]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9cc:	4948      	ldr	r1, [pc, #288]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d015      	beq.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a9e0:	4b43      	ldr	r3, [pc, #268]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ee:	4940      	ldr	r1, [pc, #256]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9f0:	4313      	orrs	r3, r2
 800a9f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9fe:	d105      	bne.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa00:	4b3b      	ldr	r3, [pc, #236]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa02:	68db      	ldr	r3, [r3, #12]
 800aa04:	4a3a      	ldr	r2, [pc, #232]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa0a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d015      	beq.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800aa18:	4b35      	ldr	r3, [pc, #212]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa1e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa26:	4932      	ldr	r1, [pc, #200]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa36:	d105      	bne.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa38:	4b2d      	ldr	r3, [pc, #180]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa3a:	68db      	ldr	r3, [r3, #12]
 800aa3c:	4a2c      	ldr	r2, [pc, #176]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa42:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d015      	beq.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800aa50:	4b27      	ldr	r3, [pc, #156]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa56:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa5e:	4924      	ldr	r1, [pc, #144]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa60:	4313      	orrs	r3, r2
 800aa62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa6e:	d105      	bne.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa70:	4b1f      	ldr	r3, [pc, #124]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	4a1e      	ldr	r2, [pc, #120]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa7a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d015      	beq.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800aa88:	4b19      	ldr	r3, [pc, #100]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa8e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa96:	4916      	ldr	r1, [pc, #88]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aaa6:	d105      	bne.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aaa8:	4b11      	ldr	r3, [pc, #68]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	4a10      	ldr	r2, [pc, #64]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aaae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aab2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d019      	beq.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800aac0:	4b0b      	ldr	r3, [pc, #44]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aac6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aace:	4908      	ldr	r1, [pc, #32]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aad0:	4313      	orrs	r3, r2
 800aad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aada:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aade:	d109      	bne.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aae0:	4b03      	ldr	r3, [pc, #12]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aae2:	68db      	ldr	r3, [r3, #12]
 800aae4:	4a02      	ldr	r2, [pc, #8]	@ (800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aae6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aaea:	60d3      	str	r3, [r2, #12]
 800aaec:	e002      	b.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800aaee:	bf00      	nop
 800aaf0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d015      	beq.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ab00:	4b29      	ldr	r3, [pc, #164]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab06:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab0e:	4926      	ldr	r1, [pc, #152]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab10:	4313      	orrs	r3, r2
 800ab12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab1e:	d105      	bne.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ab20:	4b21      	ldr	r3, [pc, #132]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab22:	68db      	ldr	r3, [r3, #12]
 800ab24:	4a20      	ldr	r2, [pc, #128]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab2a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d015      	beq.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800ab38:	4b1b      	ldr	r3, [pc, #108]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab3e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab46:	4918      	ldr	r1, [pc, #96]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab48:	4313      	orrs	r3, r2
 800ab4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab56:	d105      	bne.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ab58:	4b13      	ldr	r3, [pc, #76]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab5a:	68db      	ldr	r3, [r3, #12]
 800ab5c:	4a12      	ldr	r2, [pc, #72]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab62:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d015      	beq.n	800ab9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ab70:	4b0d      	ldr	r3, [pc, #52]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab7e:	490a      	ldr	r1, [pc, #40]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab80:	4313      	orrs	r3, r2
 800ab82:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab8e:	d105      	bne.n	800ab9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab90:	4b05      	ldr	r3, [pc, #20]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab92:	68db      	ldr	r3, [r3, #12]
 800ab94:	4a04      	ldr	r2, [pc, #16]	@ (800aba8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab9a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ab9c:	7cbb      	ldrb	r3, [r7, #18]
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	3718      	adds	r7, #24
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop
 800aba8:	40021000 	.word	0x40021000

0800abac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b082      	sub	sp, #8
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d101      	bne.n	800abbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800abba:	2301      	movs	r3, #1
 800abbc:	e054      	b.n	800ac68 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800abc4:	b2db      	uxtb	r3, r3
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d111      	bne.n	800abee <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2200      	movs	r2, #0
 800abce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f001 fee2 	bl	800c99c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d102      	bne.n	800abe6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	4a23      	ldr	r2, [pc, #140]	@ (800ac70 <HAL_TIM_Base_Init+0xc4>)
 800abe4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2202      	movs	r2, #2
 800abf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681a      	ldr	r2, [r3, #0]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	3304      	adds	r3, #4
 800abfe:	4619      	mov	r1, r3
 800ac00:	4610      	mov	r0, r2
 800ac02:	f001 fa2b 	bl	800c05c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2201      	movs	r2, #1
 800ac0a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2201      	movs	r2, #1
 800ac12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2201      	movs	r2, #1
 800ac1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2201      	movs	r2, #1
 800ac22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2201      	movs	r2, #1
 800ac2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2201      	movs	r2, #1
 800ac32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2201      	movs	r2, #1
 800ac3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2201      	movs	r2, #1
 800ac42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2201      	movs	r2, #1
 800ac4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2201      	movs	r2, #1
 800ac52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2201      	movs	r2, #1
 800ac5a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2201      	movs	r2, #1
 800ac62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3708      	adds	r7, #8
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	08006e55 	.word	0x08006e55

0800ac74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b085      	sub	sp, #20
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac82:	b2db      	uxtb	r3, r3
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d001      	beq.n	800ac8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e04c      	b.n	800ad26 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2202      	movs	r2, #2
 800ac90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4a26      	ldr	r2, [pc, #152]	@ (800ad34 <HAL_TIM_Base_Start+0xc0>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d022      	beq.n	800ace4 <HAL_TIM_Base_Start+0x70>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aca6:	d01d      	beq.n	800ace4 <HAL_TIM_Base_Start+0x70>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4a22      	ldr	r2, [pc, #136]	@ (800ad38 <HAL_TIM_Base_Start+0xc4>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d018      	beq.n	800ace4 <HAL_TIM_Base_Start+0x70>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a21      	ldr	r2, [pc, #132]	@ (800ad3c <HAL_TIM_Base_Start+0xc8>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d013      	beq.n	800ace4 <HAL_TIM_Base_Start+0x70>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4a1f      	ldr	r2, [pc, #124]	@ (800ad40 <HAL_TIM_Base_Start+0xcc>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d00e      	beq.n	800ace4 <HAL_TIM_Base_Start+0x70>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	4a1e      	ldr	r2, [pc, #120]	@ (800ad44 <HAL_TIM_Base_Start+0xd0>)
 800accc:	4293      	cmp	r3, r2
 800acce:	d009      	beq.n	800ace4 <HAL_TIM_Base_Start+0x70>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	4a1c      	ldr	r2, [pc, #112]	@ (800ad48 <HAL_TIM_Base_Start+0xd4>)
 800acd6:	4293      	cmp	r3, r2
 800acd8:	d004      	beq.n	800ace4 <HAL_TIM_Base_Start+0x70>
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	4a1b      	ldr	r2, [pc, #108]	@ (800ad4c <HAL_TIM_Base_Start+0xd8>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d115      	bne.n	800ad10 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	689a      	ldr	r2, [r3, #8]
 800acea:	4b19      	ldr	r3, [pc, #100]	@ (800ad50 <HAL_TIM_Base_Start+0xdc>)
 800acec:	4013      	ands	r3, r2
 800acee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2b06      	cmp	r3, #6
 800acf4:	d015      	beq.n	800ad22 <HAL_TIM_Base_Start+0xae>
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acfc:	d011      	beq.n	800ad22 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	681a      	ldr	r2, [r3, #0]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f042 0201 	orr.w	r2, r2, #1
 800ad0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad0e:	e008      	b.n	800ad22 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	681a      	ldr	r2, [r3, #0]
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f042 0201 	orr.w	r2, r2, #1
 800ad1e:	601a      	str	r2, [r3, #0]
 800ad20:	e000      	b.n	800ad24 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad22:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ad24:	2300      	movs	r3, #0
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3714      	adds	r7, #20
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr
 800ad32:	bf00      	nop
 800ad34:	40012c00 	.word	0x40012c00
 800ad38:	40000400 	.word	0x40000400
 800ad3c:	40000800 	.word	0x40000800
 800ad40:	40000c00 	.word	0x40000c00
 800ad44:	40013400 	.word	0x40013400
 800ad48:	40014000 	.word	0x40014000
 800ad4c:	40015000 	.word	0x40015000
 800ad50:	00010007 	.word	0x00010007

0800ad54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b085      	sub	sp, #20
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad62:	b2db      	uxtb	r3, r3
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d001      	beq.n	800ad6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	e054      	b.n	800ae16 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2202      	movs	r2, #2
 800ad70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	68da      	ldr	r2, [r3, #12]
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f042 0201 	orr.w	r2, r2, #1
 800ad82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	4a26      	ldr	r2, [pc, #152]	@ (800ae24 <HAL_TIM_Base_Start_IT+0xd0>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d022      	beq.n	800add4 <HAL_TIM_Base_Start_IT+0x80>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad96:	d01d      	beq.n	800add4 <HAL_TIM_Base_Start_IT+0x80>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	4a22      	ldr	r2, [pc, #136]	@ (800ae28 <HAL_TIM_Base_Start_IT+0xd4>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d018      	beq.n	800add4 <HAL_TIM_Base_Start_IT+0x80>
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	4a21      	ldr	r2, [pc, #132]	@ (800ae2c <HAL_TIM_Base_Start_IT+0xd8>)
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d013      	beq.n	800add4 <HAL_TIM_Base_Start_IT+0x80>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4a1f      	ldr	r2, [pc, #124]	@ (800ae30 <HAL_TIM_Base_Start_IT+0xdc>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d00e      	beq.n	800add4 <HAL_TIM_Base_Start_IT+0x80>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	4a1e      	ldr	r2, [pc, #120]	@ (800ae34 <HAL_TIM_Base_Start_IT+0xe0>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d009      	beq.n	800add4 <HAL_TIM_Base_Start_IT+0x80>
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a1c      	ldr	r2, [pc, #112]	@ (800ae38 <HAL_TIM_Base_Start_IT+0xe4>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d004      	beq.n	800add4 <HAL_TIM_Base_Start_IT+0x80>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	4a1b      	ldr	r2, [pc, #108]	@ (800ae3c <HAL_TIM_Base_Start_IT+0xe8>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d115      	bne.n	800ae00 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	689a      	ldr	r2, [r3, #8]
 800adda:	4b19      	ldr	r3, [pc, #100]	@ (800ae40 <HAL_TIM_Base_Start_IT+0xec>)
 800addc:	4013      	ands	r3, r2
 800adde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	2b06      	cmp	r3, #6
 800ade4:	d015      	beq.n	800ae12 <HAL_TIM_Base_Start_IT+0xbe>
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800adec:	d011      	beq.n	800ae12 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f042 0201 	orr.w	r2, r2, #1
 800adfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adfe:	e008      	b.n	800ae12 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	681a      	ldr	r2, [r3, #0]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f042 0201 	orr.w	r2, r2, #1
 800ae0e:	601a      	str	r2, [r3, #0]
 800ae10:	e000      	b.n	800ae14 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ae12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ae14:	2300      	movs	r3, #0
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3714      	adds	r7, #20
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop
 800ae24:	40012c00 	.word	0x40012c00
 800ae28:	40000400 	.word	0x40000400
 800ae2c:	40000800 	.word	0x40000800
 800ae30:	40000c00 	.word	0x40000c00
 800ae34:	40013400 	.word	0x40013400
 800ae38:	40014000 	.word	0x40014000
 800ae3c:	40015000 	.word	0x40015000
 800ae40:	00010007 	.word	0x00010007

0800ae44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b082      	sub	sp, #8
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d101      	bne.n	800ae56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	e054      	b.n	800af00 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d111      	bne.n	800ae86 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2200      	movs	r2, #0
 800ae66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f001 fd96 	bl	800c99c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d102      	bne.n	800ae7e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	4a23      	ldr	r2, [pc, #140]	@ (800af08 <HAL_TIM_PWM_Init+0xc4>)
 800ae7c:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2202      	movs	r2, #2
 800ae8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	3304      	adds	r3, #4
 800ae96:	4619      	mov	r1, r3
 800ae98:	4610      	mov	r0, r2
 800ae9a:	f001 f8df 	bl	800c05c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2201      	movs	r2, #1
 800aea2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2201      	movs	r2, #1
 800aeaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2201      	movs	r2, #1
 800aec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2201      	movs	r2, #1
 800aeca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2201      	movs	r2, #1
 800aed2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2201      	movs	r2, #1
 800aeda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2201      	movs	r2, #1
 800aee2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2201      	movs	r2, #1
 800aeea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2201      	movs	r2, #1
 800aef2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2201      	movs	r2, #1
 800aefa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aefe:	2300      	movs	r3, #0
}
 800af00:	4618      	mov	r0, r3
 800af02:	3708      	adds	r7, #8
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}
 800af08:	08006e09 	.word	0x08006e09

0800af0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d109      	bne.n	800af30 <HAL_TIM_PWM_Start+0x24>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800af22:	b2db      	uxtb	r3, r3
 800af24:	2b01      	cmp	r3, #1
 800af26:	bf14      	ite	ne
 800af28:	2301      	movne	r3, #1
 800af2a:	2300      	moveq	r3, #0
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	e03c      	b.n	800afaa <HAL_TIM_PWM_Start+0x9e>
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	2b04      	cmp	r3, #4
 800af34:	d109      	bne.n	800af4a <HAL_TIM_PWM_Start+0x3e>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800af3c:	b2db      	uxtb	r3, r3
 800af3e:	2b01      	cmp	r3, #1
 800af40:	bf14      	ite	ne
 800af42:	2301      	movne	r3, #1
 800af44:	2300      	moveq	r3, #0
 800af46:	b2db      	uxtb	r3, r3
 800af48:	e02f      	b.n	800afaa <HAL_TIM_PWM_Start+0x9e>
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	2b08      	cmp	r3, #8
 800af4e:	d109      	bne.n	800af64 <HAL_TIM_PWM_Start+0x58>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af56:	b2db      	uxtb	r3, r3
 800af58:	2b01      	cmp	r3, #1
 800af5a:	bf14      	ite	ne
 800af5c:	2301      	movne	r3, #1
 800af5e:	2300      	moveq	r3, #0
 800af60:	b2db      	uxtb	r3, r3
 800af62:	e022      	b.n	800afaa <HAL_TIM_PWM_Start+0x9e>
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	2b0c      	cmp	r3, #12
 800af68:	d109      	bne.n	800af7e <HAL_TIM_PWM_Start+0x72>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af70:	b2db      	uxtb	r3, r3
 800af72:	2b01      	cmp	r3, #1
 800af74:	bf14      	ite	ne
 800af76:	2301      	movne	r3, #1
 800af78:	2300      	moveq	r3, #0
 800af7a:	b2db      	uxtb	r3, r3
 800af7c:	e015      	b.n	800afaa <HAL_TIM_PWM_Start+0x9e>
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	2b10      	cmp	r3, #16
 800af82:	d109      	bne.n	800af98 <HAL_TIM_PWM_Start+0x8c>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800af8a:	b2db      	uxtb	r3, r3
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	bf14      	ite	ne
 800af90:	2301      	movne	r3, #1
 800af92:	2300      	moveq	r3, #0
 800af94:	b2db      	uxtb	r3, r3
 800af96:	e008      	b.n	800afaa <HAL_TIM_PWM_Start+0x9e>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800af9e:	b2db      	uxtb	r3, r3
 800afa0:	2b01      	cmp	r3, #1
 800afa2:	bf14      	ite	ne
 800afa4:	2301      	movne	r3, #1
 800afa6:	2300      	moveq	r3, #0
 800afa8:	b2db      	uxtb	r3, r3
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d001      	beq.n	800afb2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	e0a6      	b.n	800b100 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d104      	bne.n	800afc2 <HAL_TIM_PWM_Start+0xb6>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2202      	movs	r2, #2
 800afbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800afc0:	e023      	b.n	800b00a <HAL_TIM_PWM_Start+0xfe>
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	2b04      	cmp	r3, #4
 800afc6:	d104      	bne.n	800afd2 <HAL_TIM_PWM_Start+0xc6>
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2202      	movs	r2, #2
 800afcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800afd0:	e01b      	b.n	800b00a <HAL_TIM_PWM_Start+0xfe>
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	2b08      	cmp	r3, #8
 800afd6:	d104      	bne.n	800afe2 <HAL_TIM_PWM_Start+0xd6>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2202      	movs	r2, #2
 800afdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800afe0:	e013      	b.n	800b00a <HAL_TIM_PWM_Start+0xfe>
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	2b0c      	cmp	r3, #12
 800afe6:	d104      	bne.n	800aff2 <HAL_TIM_PWM_Start+0xe6>
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2202      	movs	r2, #2
 800afec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aff0:	e00b      	b.n	800b00a <HAL_TIM_PWM_Start+0xfe>
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	2b10      	cmp	r3, #16
 800aff6:	d104      	bne.n	800b002 <HAL_TIM_PWM_Start+0xf6>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2202      	movs	r2, #2
 800affc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b000:	e003      	b.n	800b00a <HAL_TIM_PWM_Start+0xfe>
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2202      	movs	r2, #2
 800b006:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2201      	movs	r2, #1
 800b010:	6839      	ldr	r1, [r7, #0]
 800b012:	4618      	mov	r0, r3
 800b014:	f001 fc9c 	bl	800c950 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a3a      	ldr	r2, [pc, #232]	@ (800b108 <HAL_TIM_PWM_Start+0x1fc>)
 800b01e:	4293      	cmp	r3, r2
 800b020:	d018      	beq.n	800b054 <HAL_TIM_PWM_Start+0x148>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	4a39      	ldr	r2, [pc, #228]	@ (800b10c <HAL_TIM_PWM_Start+0x200>)
 800b028:	4293      	cmp	r3, r2
 800b02a:	d013      	beq.n	800b054 <HAL_TIM_PWM_Start+0x148>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a37      	ldr	r2, [pc, #220]	@ (800b110 <HAL_TIM_PWM_Start+0x204>)
 800b032:	4293      	cmp	r3, r2
 800b034:	d00e      	beq.n	800b054 <HAL_TIM_PWM_Start+0x148>
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	4a36      	ldr	r2, [pc, #216]	@ (800b114 <HAL_TIM_PWM_Start+0x208>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d009      	beq.n	800b054 <HAL_TIM_PWM_Start+0x148>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a34      	ldr	r2, [pc, #208]	@ (800b118 <HAL_TIM_PWM_Start+0x20c>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d004      	beq.n	800b054 <HAL_TIM_PWM_Start+0x148>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	4a33      	ldr	r2, [pc, #204]	@ (800b11c <HAL_TIM_PWM_Start+0x210>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d101      	bne.n	800b058 <HAL_TIM_PWM_Start+0x14c>
 800b054:	2301      	movs	r3, #1
 800b056:	e000      	b.n	800b05a <HAL_TIM_PWM_Start+0x14e>
 800b058:	2300      	movs	r3, #0
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d007      	beq.n	800b06e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b06c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	4a25      	ldr	r2, [pc, #148]	@ (800b108 <HAL_TIM_PWM_Start+0x1fc>)
 800b074:	4293      	cmp	r3, r2
 800b076:	d022      	beq.n	800b0be <HAL_TIM_PWM_Start+0x1b2>
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b080:	d01d      	beq.n	800b0be <HAL_TIM_PWM_Start+0x1b2>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	4a26      	ldr	r2, [pc, #152]	@ (800b120 <HAL_TIM_PWM_Start+0x214>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d018      	beq.n	800b0be <HAL_TIM_PWM_Start+0x1b2>
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4a24      	ldr	r2, [pc, #144]	@ (800b124 <HAL_TIM_PWM_Start+0x218>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d013      	beq.n	800b0be <HAL_TIM_PWM_Start+0x1b2>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	4a23      	ldr	r2, [pc, #140]	@ (800b128 <HAL_TIM_PWM_Start+0x21c>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d00e      	beq.n	800b0be <HAL_TIM_PWM_Start+0x1b2>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	4a19      	ldr	r2, [pc, #100]	@ (800b10c <HAL_TIM_PWM_Start+0x200>)
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	d009      	beq.n	800b0be <HAL_TIM_PWM_Start+0x1b2>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4a18      	ldr	r2, [pc, #96]	@ (800b110 <HAL_TIM_PWM_Start+0x204>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d004      	beq.n	800b0be <HAL_TIM_PWM_Start+0x1b2>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4a18      	ldr	r2, [pc, #96]	@ (800b11c <HAL_TIM_PWM_Start+0x210>)
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d115      	bne.n	800b0ea <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	689a      	ldr	r2, [r3, #8]
 800b0c4:	4b19      	ldr	r3, [pc, #100]	@ (800b12c <HAL_TIM_PWM_Start+0x220>)
 800b0c6:	4013      	ands	r3, r2
 800b0c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2b06      	cmp	r3, #6
 800b0ce:	d015      	beq.n	800b0fc <HAL_TIM_PWM_Start+0x1f0>
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0d6:	d011      	beq.n	800b0fc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	681a      	ldr	r2, [r3, #0]
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f042 0201 	orr.w	r2, r2, #1
 800b0e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0e8:	e008      	b.n	800b0fc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f042 0201 	orr.w	r2, r2, #1
 800b0f8:	601a      	str	r2, [r3, #0]
 800b0fa:	e000      	b.n	800b0fe <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b0fe:	2300      	movs	r3, #0
}
 800b100:	4618      	mov	r0, r3
 800b102:	3710      	adds	r7, #16
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}
 800b108:	40012c00 	.word	0x40012c00
 800b10c:	40013400 	.word	0x40013400
 800b110:	40014000 	.word	0x40014000
 800b114:	40014400 	.word	0x40014400
 800b118:	40014800 	.word	0x40014800
 800b11c:	40015000 	.word	0x40015000
 800b120:	40000400 	.word	0x40000400
 800b124:	40000800 	.word	0x40000800
 800b128:	40000c00 	.word	0x40000c00
 800b12c:	00010007 	.word	0x00010007

0800b130 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b082      	sub	sp, #8
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d101      	bne.n	800b144 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800b140:	2301      	movs	r3, #1
 800b142:	e04c      	b.n	800b1de <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b14a:	b2db      	uxtb	r3, r3
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d111      	bne.n	800b174 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f001 fc1f 	bl	800c99c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b162:	2b00      	cmp	r3, #0
 800b164:	d102      	bne.n	800b16c <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4a1f      	ldr	r2, [pc, #124]	@ (800b1e8 <HAL_TIM_OnePulse_Init+0xb8>)
 800b16a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2202      	movs	r2, #2
 800b178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681a      	ldr	r2, [r3, #0]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	3304      	adds	r3, #4
 800b184:	4619      	mov	r1, r3
 800b186:	4610      	mov	r0, r2
 800b188:	f000 ff68 	bl	800c05c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	681a      	ldr	r2, [r3, #0]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f022 0208 	bic.w	r2, r2, #8
 800b19a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	6819      	ldr	r1, [r3, #0]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	683a      	ldr	r2, [r7, #0]
 800b1a8:	430a      	orrs	r2, r1
 800b1aa:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2201      	movs	r2, #1
 800b1b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	0800b1ed 	.word	0x0800b1ed

0800b1ec <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b083      	sub	sp, #12
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800b1f4:	bf00      	nop
 800b1f6:	370c      	adds	r7, #12
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b084      	sub	sp, #16
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b210:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b218:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b220:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b228:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b22a:	7bfb      	ldrb	r3, [r7, #15]
 800b22c:	2b01      	cmp	r3, #1
 800b22e:	d108      	bne.n	800b242 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b230:	7bbb      	ldrb	r3, [r7, #14]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d105      	bne.n	800b242 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b236:	7b7b      	ldrb	r3, [r7, #13]
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d102      	bne.n	800b242 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b23c:	7b3b      	ldrb	r3, [r7, #12]
 800b23e:	2b01      	cmp	r3, #1
 800b240:	d001      	beq.n	800b246 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800b242:	2301      	movs	r3, #1
 800b244:	e059      	b.n	800b2fa <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2202      	movs	r2, #2
 800b24a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2202      	movs	r2, #2
 800b252:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2202      	movs	r2, #2
 800b25a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2202      	movs	r2, #2
 800b262:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	68da      	ldr	r2, [r3, #12]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f042 0202 	orr.w	r2, r2, #2
 800b274:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	68da      	ldr	r2, [r3, #12]
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	f042 0204 	orr.w	r2, r2, #4
 800b284:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	2201      	movs	r2, #1
 800b28c:	2100      	movs	r1, #0
 800b28e:	4618      	mov	r0, r3
 800b290:	f001 fb5e 	bl	800c950 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	2201      	movs	r2, #1
 800b29a:	2104      	movs	r1, #4
 800b29c:	4618      	mov	r0, r3
 800b29e:	f001 fb57 	bl	800c950 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	4a17      	ldr	r2, [pc, #92]	@ (800b304 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d018      	beq.n	800b2de <HAL_TIM_OnePulse_Start_IT+0xde>
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a15      	ldr	r2, [pc, #84]	@ (800b308 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d013      	beq.n	800b2de <HAL_TIM_OnePulse_Start_IT+0xde>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	4a14      	ldr	r2, [pc, #80]	@ (800b30c <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d00e      	beq.n	800b2de <HAL_TIM_OnePulse_Start_IT+0xde>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a12      	ldr	r2, [pc, #72]	@ (800b310 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d009      	beq.n	800b2de <HAL_TIM_OnePulse_Start_IT+0xde>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	4a11      	ldr	r2, [pc, #68]	@ (800b314 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d004      	beq.n	800b2de <HAL_TIM_OnePulse_Start_IT+0xde>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	4a0f      	ldr	r2, [pc, #60]	@ (800b318 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d101      	bne.n	800b2e2 <HAL_TIM_OnePulse_Start_IT+0xe2>
 800b2de:	2301      	movs	r3, #1
 800b2e0:	e000      	b.n	800b2e4 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d007      	beq.n	800b2f8 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b2f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800b2f8:	2300      	movs	r3, #0
}
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3710      	adds	r7, #16
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	40012c00 	.word	0x40012c00
 800b308:	40013400 	.word	0x40013400
 800b30c:	40014000 	.word	0x40014000
 800b310:	40014400 	.word	0x40014400
 800b314:	40014800 	.word	0x40014800
 800b318:	40015000 	.word	0x40015000

0800b31c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b086      	sub	sp, #24
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d101      	bne.n	800b330 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b32c:	2301      	movs	r3, #1
 800b32e:	e0a2      	b.n	800b476 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b336:	b2db      	uxtb	r3, r3
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d111      	bne.n	800b360 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2200      	movs	r2, #0
 800b340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f001 fb29 	bl	800c99c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d102      	bne.n	800b358 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	4a4a      	ldr	r2, [pc, #296]	@ (800b480 <HAL_TIM_Encoder_Init+0x164>)
 800b356:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b35c:	6878      	ldr	r0, [r7, #4]
 800b35e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2202      	movs	r2, #2
 800b364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	6812      	ldr	r2, [r2, #0]
 800b372:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800b376:	f023 0307 	bic.w	r3, r3, #7
 800b37a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681a      	ldr	r2, [r3, #0]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	3304      	adds	r3, #4
 800b384:	4619      	mov	r1, r3
 800b386:	4610      	mov	r0, r2
 800b388:	f000 fe68 	bl	800c05c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	689b      	ldr	r3, [r3, #8]
 800b392:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	699b      	ldr	r3, [r3, #24]
 800b39a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	6a1b      	ldr	r3, [r3, #32]
 800b3a2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	697a      	ldr	r2, [r7, #20]
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b3b4:	f023 0303 	bic.w	r3, r3, #3
 800b3b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	689a      	ldr	r2, [r3, #8]
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	699b      	ldr	r3, [r3, #24]
 800b3c2:	021b      	lsls	r3, r3, #8
 800b3c4:	4313      	orrs	r3, r2
 800b3c6:	693a      	ldr	r2, [r7, #16]
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800b3d2:	f023 030c 	bic.w	r3, r3, #12
 800b3d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b3de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b3e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	68da      	ldr	r2, [r3, #12]
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	69db      	ldr	r3, [r3, #28]
 800b3ec:	021b      	lsls	r3, r3, #8
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	693a      	ldr	r2, [r7, #16]
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	691b      	ldr	r3, [r3, #16]
 800b3fa:	011a      	lsls	r2, r3, #4
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	6a1b      	ldr	r3, [r3, #32]
 800b400:	031b      	lsls	r3, r3, #12
 800b402:	4313      	orrs	r3, r2
 800b404:	693a      	ldr	r2, [r7, #16]
 800b406:	4313      	orrs	r3, r2
 800b408:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800b410:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800b418:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	685a      	ldr	r2, [r3, #4]
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	695b      	ldr	r3, [r3, #20]
 800b422:	011b      	lsls	r3, r3, #4
 800b424:	4313      	orrs	r3, r2
 800b426:	68fa      	ldr	r2, [r7, #12]
 800b428:	4313      	orrs	r3, r2
 800b42a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	697a      	ldr	r2, [r7, #20]
 800b432:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	693a      	ldr	r2, [r7, #16]
 800b43a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	68fa      	ldr	r2, [r7, #12]
 800b442:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2201      	movs	r2, #1
 800b448:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2201      	movs	r2, #1
 800b458:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2201      	movs	r2, #1
 800b468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2201      	movs	r2, #1
 800b470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b474:	2300      	movs	r3, #0
}
 800b476:	4618      	mov	r0, r3
 800b478:	3718      	adds	r7, #24
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}
 800b47e:	bf00      	nop
 800b480:	08006efd 	.word	0x08006efd

0800b484 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b084      	sub	sp, #16
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b494:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b49c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b4a4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b4ac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d110      	bne.n	800b4d6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b4b4:	7bfb      	ldrb	r3, [r7, #15]
 800b4b6:	2b01      	cmp	r3, #1
 800b4b8:	d102      	bne.n	800b4c0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b4ba:	7b7b      	ldrb	r3, [r7, #13]
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d001      	beq.n	800b4c4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	e069      	b.n	800b598 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2202      	movs	r2, #2
 800b4c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2202      	movs	r2, #2
 800b4d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b4d4:	e031      	b.n	800b53a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	2b04      	cmp	r3, #4
 800b4da:	d110      	bne.n	800b4fe <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b4dc:	7bbb      	ldrb	r3, [r7, #14]
 800b4de:	2b01      	cmp	r3, #1
 800b4e0:	d102      	bne.n	800b4e8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b4e2:	7b3b      	ldrb	r3, [r7, #12]
 800b4e4:	2b01      	cmp	r3, #1
 800b4e6:	d001      	beq.n	800b4ec <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	e055      	b.n	800b598 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2202      	movs	r2, #2
 800b4f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2202      	movs	r2, #2
 800b4f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b4fc:	e01d      	b.n	800b53a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b4fe:	7bfb      	ldrb	r3, [r7, #15]
 800b500:	2b01      	cmp	r3, #1
 800b502:	d108      	bne.n	800b516 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b504:	7bbb      	ldrb	r3, [r7, #14]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d105      	bne.n	800b516 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b50a:	7b7b      	ldrb	r3, [r7, #13]
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	d102      	bne.n	800b516 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b510:	7b3b      	ldrb	r3, [r7, #12]
 800b512:	2b01      	cmp	r3, #1
 800b514:	d001      	beq.n	800b51a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800b516:	2301      	movs	r3, #1
 800b518:	e03e      	b.n	800b598 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2202      	movs	r2, #2
 800b51e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2202      	movs	r2, #2
 800b526:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2202      	movs	r2, #2
 800b52e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	2202      	movs	r2, #2
 800b536:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d003      	beq.n	800b548 <HAL_TIM_Encoder_Start+0xc4>
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	2b04      	cmp	r3, #4
 800b544:	d008      	beq.n	800b558 <HAL_TIM_Encoder_Start+0xd4>
 800b546:	e00f      	b.n	800b568 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2201      	movs	r2, #1
 800b54e:	2100      	movs	r1, #0
 800b550:	4618      	mov	r0, r3
 800b552:	f001 f9fd 	bl	800c950 <TIM_CCxChannelCmd>
      break;
 800b556:	e016      	b.n	800b586 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2201      	movs	r2, #1
 800b55e:	2104      	movs	r1, #4
 800b560:	4618      	mov	r0, r3
 800b562:	f001 f9f5 	bl	800c950 <TIM_CCxChannelCmd>
      break;
 800b566:	e00e      	b.n	800b586 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	2201      	movs	r2, #1
 800b56e:	2100      	movs	r1, #0
 800b570:	4618      	mov	r0, r3
 800b572:	f001 f9ed 	bl	800c950 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	2201      	movs	r2, #1
 800b57c:	2104      	movs	r1, #4
 800b57e:	4618      	mov	r0, r3
 800b580:	f001 f9e6 	bl	800c950 <TIM_CCxChannelCmd>
      break;
 800b584:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f042 0201 	orr.w	r2, r2, #1
 800b594:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b596:	2300      	movs	r3, #0
}
 800b598:	4618      	mov	r0, r3
 800b59a:	3710      	adds	r7, #16
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	68db      	ldr	r3, [r3, #12]
 800b5ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	691b      	ldr	r3, [r3, #16]
 800b5b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	f003 0302 	and.w	r3, r3, #2
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d026      	beq.n	800b610 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	f003 0302 	and.w	r3, r3, #2
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d021      	beq.n	800b610 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f06f 0202 	mvn.w	r2, #2
 800b5d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2201      	movs	r2, #1
 800b5da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	699b      	ldr	r3, [r3, #24]
 800b5e2:	f003 0303 	and.w	r3, r3, #3
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d005      	beq.n	800b5f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	4798      	blx	r3
 800b5f4:	e009      	b.n	800b60a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	f003 0304 	and.w	r3, r3, #4
 800b616:	2b00      	cmp	r3, #0
 800b618:	d026      	beq.n	800b668 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	f003 0304 	and.w	r3, r3, #4
 800b620:	2b00      	cmp	r3, #0
 800b622:	d021      	beq.n	800b668 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f06f 0204 	mvn.w	r2, #4
 800b62c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2202      	movs	r2, #2
 800b632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	699b      	ldr	r3, [r3, #24]
 800b63a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d005      	beq.n	800b64e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	4798      	blx	r3
 800b64c:	e009      	b.n	800b662 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2200      	movs	r2, #0
 800b666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	f003 0308 	and.w	r3, r3, #8
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d026      	beq.n	800b6c0 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	f003 0308 	and.w	r3, r3, #8
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d021      	beq.n	800b6c0 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f06f 0208 	mvn.w	r2, #8
 800b684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2204      	movs	r2, #4
 800b68a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	69db      	ldr	r3, [r3, #28]
 800b692:	f003 0303 	and.w	r3, r3, #3
 800b696:	2b00      	cmp	r3, #0
 800b698:	d005      	beq.n	800b6a6 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	4798      	blx	r3
 800b6a4:	e009      	b.n	800b6ba <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b6ac:	6878      	ldr	r0, [r7, #4]
 800b6ae:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b6b6:	6878      	ldr	r0, [r7, #4]
 800b6b8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	f003 0310 	and.w	r3, r3, #16
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d026      	beq.n	800b718 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	f003 0310 	and.w	r3, r3, #16
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d021      	beq.n	800b718 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	f06f 0210 	mvn.w	r2, #16
 800b6dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2208      	movs	r2, #8
 800b6e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	69db      	ldr	r3, [r3, #28]
 800b6ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d005      	beq.n	800b6fe <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	4798      	blx	r3
 800b6fc:	e009      	b.n	800b712 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2200      	movs	r2, #0
 800b716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	f003 0301 	and.w	r3, r3, #1
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d00e      	beq.n	800b740 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	f003 0301 	and.w	r3, r3, #1
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d009      	beq.n	800b740 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f06f 0201 	mvn.w	r2, #1
 800b734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b746:	2b00      	cmp	r3, #0
 800b748:	d104      	bne.n	800b754 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b74a:	68bb      	ldr	r3, [r7, #8]
 800b74c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b750:	2b00      	cmp	r3, #0
 800b752:	d00e      	beq.n	800b772 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d009      	beq.n	800b772 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d00e      	beq.n	800b79a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b782:	2b00      	cmp	r3, #0
 800b784:	d009      	beq.n	800b79a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b78e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d00e      	beq.n	800b7c2 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d009      	beq.n	800b7c2 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b7b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	f003 0320 	and.w	r3, r3, #32
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d00e      	beq.n	800b7ea <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f003 0320 	and.w	r3, r3, #32
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d009      	beq.n	800b7ea <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f06f 0220 	mvn.w	r2, #32
 800b7de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d00e      	beq.n	800b812 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d009      	beq.n	800b812 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800b806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d00e      	beq.n	800b83a <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b822:	2b00      	cmp	r3, #0
 800b824:	d009      	beq.n	800b83a <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b82e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b840:	2b00      	cmp	r3, #0
 800b842:	d00e      	beq.n	800b862 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d009      	beq.n	800b862 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800b856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d00e      	beq.n	800b88a <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b872:	2b00      	cmp	r3, #0
 800b874:	d009      	beq.n	800b88a <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800b87e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b88a:	bf00      	nop
 800b88c:	3710      	adds	r7, #16
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
	...

0800b894 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b086      	sub	sp, #24
 800b898:	af00      	add	r7, sp, #0
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	60b9      	str	r1, [r7, #8]
 800b89e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	d101      	bne.n	800b8b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b8ae:	2302      	movs	r3, #2
 800b8b0:	e0ff      	b.n	800bab2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	2201      	movs	r2, #1
 800b8b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2b14      	cmp	r3, #20
 800b8be:	f200 80f0 	bhi.w	800baa2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b8c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b8c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c8:	0800b91d 	.word	0x0800b91d
 800b8cc:	0800baa3 	.word	0x0800baa3
 800b8d0:	0800baa3 	.word	0x0800baa3
 800b8d4:	0800baa3 	.word	0x0800baa3
 800b8d8:	0800b95d 	.word	0x0800b95d
 800b8dc:	0800baa3 	.word	0x0800baa3
 800b8e0:	0800baa3 	.word	0x0800baa3
 800b8e4:	0800baa3 	.word	0x0800baa3
 800b8e8:	0800b99f 	.word	0x0800b99f
 800b8ec:	0800baa3 	.word	0x0800baa3
 800b8f0:	0800baa3 	.word	0x0800baa3
 800b8f4:	0800baa3 	.word	0x0800baa3
 800b8f8:	0800b9df 	.word	0x0800b9df
 800b8fc:	0800baa3 	.word	0x0800baa3
 800b900:	0800baa3 	.word	0x0800baa3
 800b904:	0800baa3 	.word	0x0800baa3
 800b908:	0800ba21 	.word	0x0800ba21
 800b90c:	0800baa3 	.word	0x0800baa3
 800b910:	0800baa3 	.word	0x0800baa3
 800b914:	0800baa3 	.word	0x0800baa3
 800b918:	0800ba61 	.word	0x0800ba61
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	68b9      	ldr	r1, [r7, #8]
 800b922:	4618      	mov	r0, r3
 800b924:	f000 fc4e 	bl	800c1c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	699a      	ldr	r2, [r3, #24]
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f042 0208 	orr.w	r2, r2, #8
 800b936:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	699a      	ldr	r2, [r3, #24]
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	f022 0204 	bic.w	r2, r2, #4
 800b946:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	6999      	ldr	r1, [r3, #24]
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	691a      	ldr	r2, [r3, #16]
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	430a      	orrs	r2, r1
 800b958:	619a      	str	r2, [r3, #24]
      break;
 800b95a:	e0a5      	b.n	800baa8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	68b9      	ldr	r1, [r7, #8]
 800b962:	4618      	mov	r0, r3
 800b964:	f000 fcc8 	bl	800c2f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	699a      	ldr	r2, [r3, #24]
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b976:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	699a      	ldr	r2, [r3, #24]
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b986:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	6999      	ldr	r1, [r3, #24]
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	691b      	ldr	r3, [r3, #16]
 800b992:	021a      	lsls	r2, r3, #8
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	430a      	orrs	r2, r1
 800b99a:	619a      	str	r2, [r3, #24]
      break;
 800b99c:	e084      	b.n	800baa8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	68b9      	ldr	r1, [r7, #8]
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f000 fd3b 	bl	800c420 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	69da      	ldr	r2, [r3, #28]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f042 0208 	orr.w	r2, r2, #8
 800b9b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	69da      	ldr	r2, [r3, #28]
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f022 0204 	bic.w	r2, r2, #4
 800b9c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	69d9      	ldr	r1, [r3, #28]
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	691a      	ldr	r2, [r3, #16]
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	430a      	orrs	r2, r1
 800b9da:	61da      	str	r2, [r3, #28]
      break;
 800b9dc:	e064      	b.n	800baa8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68b9      	ldr	r1, [r7, #8]
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f000 fdad 	bl	800c544 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	69da      	ldr	r2, [r3, #28]
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b9f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	69da      	ldr	r2, [r3, #28]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ba08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	69d9      	ldr	r1, [r3, #28]
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	691b      	ldr	r3, [r3, #16]
 800ba14:	021a      	lsls	r2, r3, #8
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	430a      	orrs	r2, r1
 800ba1c:	61da      	str	r2, [r3, #28]
      break;
 800ba1e:	e043      	b.n	800baa8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	68b9      	ldr	r1, [r7, #8]
 800ba26:	4618      	mov	r0, r3
 800ba28:	f000 fe20 	bl	800c66c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f042 0208 	orr.w	r2, r2, #8
 800ba3a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f022 0204 	bic.w	r2, r2, #4
 800ba4a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	691a      	ldr	r2, [r3, #16]
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	430a      	orrs	r2, r1
 800ba5c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ba5e:	e023      	b.n	800baa8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	68b9      	ldr	r1, [r7, #8]
 800ba66:	4618      	mov	r0, r3
 800ba68:	f000 fe6a 	bl	800c740 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ba7a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ba8a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	691b      	ldr	r3, [r3, #16]
 800ba96:	021a      	lsls	r2, r3, #8
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	430a      	orrs	r2, r1
 800ba9e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800baa0:	e002      	b.n	800baa8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800baa2:	2301      	movs	r3, #1
 800baa4:	75fb      	strb	r3, [r7, #23]
      break;
 800baa6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	2200      	movs	r2, #0
 800baac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bab0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3718      	adds	r7, #24
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop

0800babc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b084      	sub	sp, #16
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bac6:	2300      	movs	r3, #0
 800bac8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bad0:	2b01      	cmp	r3, #1
 800bad2:	d101      	bne.n	800bad8 <HAL_TIM_ConfigClockSource+0x1c>
 800bad4:	2302      	movs	r3, #2
 800bad6:	e0f6      	b.n	800bcc6 <HAL_TIM_ConfigClockSource+0x20a>
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2201      	movs	r2, #1
 800badc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2202      	movs	r2, #2
 800bae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	689b      	ldr	r3, [r3, #8]
 800baee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800baf6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bafa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bb02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	68ba      	ldr	r2, [r7, #8]
 800bb0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4a6f      	ldr	r2, [pc, #444]	@ (800bcd0 <HAL_TIM_ConfigClockSource+0x214>)
 800bb12:	4293      	cmp	r3, r2
 800bb14:	f000 80c1 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb18:	4a6d      	ldr	r2, [pc, #436]	@ (800bcd0 <HAL_TIM_ConfigClockSource+0x214>)
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	f200 80c6 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb20:	4a6c      	ldr	r2, [pc, #432]	@ (800bcd4 <HAL_TIM_ConfigClockSource+0x218>)
 800bb22:	4293      	cmp	r3, r2
 800bb24:	f000 80b9 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb28:	4a6a      	ldr	r2, [pc, #424]	@ (800bcd4 <HAL_TIM_ConfigClockSource+0x218>)
 800bb2a:	4293      	cmp	r3, r2
 800bb2c:	f200 80be 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb30:	4a69      	ldr	r2, [pc, #420]	@ (800bcd8 <HAL_TIM_ConfigClockSource+0x21c>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	f000 80b1 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb38:	4a67      	ldr	r2, [pc, #412]	@ (800bcd8 <HAL_TIM_ConfigClockSource+0x21c>)
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	f200 80b6 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb40:	4a66      	ldr	r2, [pc, #408]	@ (800bcdc <HAL_TIM_ConfigClockSource+0x220>)
 800bb42:	4293      	cmp	r3, r2
 800bb44:	f000 80a9 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb48:	4a64      	ldr	r2, [pc, #400]	@ (800bcdc <HAL_TIM_ConfigClockSource+0x220>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	f200 80ae 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb50:	4a63      	ldr	r2, [pc, #396]	@ (800bce0 <HAL_TIM_ConfigClockSource+0x224>)
 800bb52:	4293      	cmp	r3, r2
 800bb54:	f000 80a1 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb58:	4a61      	ldr	r2, [pc, #388]	@ (800bce0 <HAL_TIM_ConfigClockSource+0x224>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	f200 80a6 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb60:	4a60      	ldr	r2, [pc, #384]	@ (800bce4 <HAL_TIM_ConfigClockSource+0x228>)
 800bb62:	4293      	cmp	r3, r2
 800bb64:	f000 8099 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb68:	4a5e      	ldr	r2, [pc, #376]	@ (800bce4 <HAL_TIM_ConfigClockSource+0x228>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	f200 809e 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb70:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bb74:	f000 8091 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb78:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bb7c:	f200 8096 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb84:	f000 8089 	beq.w	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bb88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb8c:	f200 808e 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bb94:	d03e      	beq.n	800bc14 <HAL_TIM_ConfigClockSource+0x158>
 800bb96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bb9a:	f200 8087 	bhi.w	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bb9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bba2:	f000 8086 	beq.w	800bcb2 <HAL_TIM_ConfigClockSource+0x1f6>
 800bba6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbaa:	d87f      	bhi.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bbac:	2b70      	cmp	r3, #112	@ 0x70
 800bbae:	d01a      	beq.n	800bbe6 <HAL_TIM_ConfigClockSource+0x12a>
 800bbb0:	2b70      	cmp	r3, #112	@ 0x70
 800bbb2:	d87b      	bhi.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bbb4:	2b60      	cmp	r3, #96	@ 0x60
 800bbb6:	d050      	beq.n	800bc5a <HAL_TIM_ConfigClockSource+0x19e>
 800bbb8:	2b60      	cmp	r3, #96	@ 0x60
 800bbba:	d877      	bhi.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bbbc:	2b50      	cmp	r3, #80	@ 0x50
 800bbbe:	d03c      	beq.n	800bc3a <HAL_TIM_ConfigClockSource+0x17e>
 800bbc0:	2b50      	cmp	r3, #80	@ 0x50
 800bbc2:	d873      	bhi.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bbc4:	2b40      	cmp	r3, #64	@ 0x40
 800bbc6:	d058      	beq.n	800bc7a <HAL_TIM_ConfigClockSource+0x1be>
 800bbc8:	2b40      	cmp	r3, #64	@ 0x40
 800bbca:	d86f      	bhi.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bbcc:	2b30      	cmp	r3, #48	@ 0x30
 800bbce:	d064      	beq.n	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bbd0:	2b30      	cmp	r3, #48	@ 0x30
 800bbd2:	d86b      	bhi.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bbd4:	2b20      	cmp	r3, #32
 800bbd6:	d060      	beq.n	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bbd8:	2b20      	cmp	r3, #32
 800bbda:	d867      	bhi.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d05c      	beq.n	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bbe0:	2b10      	cmp	r3, #16
 800bbe2:	d05a      	beq.n	800bc9a <HAL_TIM_ConfigClockSource+0x1de>
 800bbe4:	e062      	b.n	800bcac <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bbf6:	f000 fe8b 	bl	800c910 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	689b      	ldr	r3, [r3, #8]
 800bc00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bc08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	68ba      	ldr	r2, [r7, #8]
 800bc10:	609a      	str	r2, [r3, #8]
      break;
 800bc12:	e04f      	b.n	800bcb4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bc24:	f000 fe74 	bl	800c910 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	689a      	ldr	r2, [r3, #8]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bc36:	609a      	str	r2, [r3, #8]
      break;
 800bc38:	e03c      	b.n	800bcb4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc46:	461a      	mov	r2, r3
 800bc48:	f000 fde6 	bl	800c818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	2150      	movs	r1, #80	@ 0x50
 800bc52:	4618      	mov	r0, r3
 800bc54:	f000 fe3f 	bl	800c8d6 <TIM_ITRx_SetConfig>
      break;
 800bc58:	e02c      	b.n	800bcb4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc66:	461a      	mov	r2, r3
 800bc68:	f000 fe05 	bl	800c876 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	2160      	movs	r1, #96	@ 0x60
 800bc72:	4618      	mov	r0, r3
 800bc74:	f000 fe2f 	bl	800c8d6 <TIM_ITRx_SetConfig>
      break;
 800bc78:	e01c      	b.n	800bcb4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc86:	461a      	mov	r2, r3
 800bc88:	f000 fdc6 	bl	800c818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	2140      	movs	r1, #64	@ 0x40
 800bc92:	4618      	mov	r0, r3
 800bc94:	f000 fe1f 	bl	800c8d6 <TIM_ITRx_SetConfig>
      break;
 800bc98:	e00c      	b.n	800bcb4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681a      	ldr	r2, [r3, #0]
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	4619      	mov	r1, r3
 800bca4:	4610      	mov	r0, r2
 800bca6:	f000 fe16 	bl	800c8d6 <TIM_ITRx_SetConfig>
      break;
 800bcaa:	e003      	b.n	800bcb4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800bcac:	2301      	movs	r3, #1
 800bcae:	73fb      	strb	r3, [r7, #15]
      break;
 800bcb0:	e000      	b.n	800bcb4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800bcb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bcc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	3710      	adds	r7, #16
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}
 800bcce:	bf00      	nop
 800bcd0:	00100070 	.word	0x00100070
 800bcd4:	00100060 	.word	0x00100060
 800bcd8:	00100050 	.word	0x00100050
 800bcdc:	00100040 	.word	0x00100040
 800bce0:	00100030 	.word	0x00100030
 800bce4:	00100020 	.word	0x00100020

0800bce8 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bce8:	b480      	push	{r7}
 800bcea:	b083      	sub	sp, #12
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800bcf0:	bf00      	nop
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr

0800bcfc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bd04:	bf00      	nop
 800bd06:	370c      	adds	r7, #12
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0e:	4770      	bx	lr

0800bd10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bd10:	b480      	push	{r7}
 800bd12:	b083      	sub	sp, #12
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bd18:	bf00      	nop
 800bd1a:	370c      	adds	r7, #12
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr

0800bd24 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b083      	sub	sp, #12
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800bd2c:	bf00      	nop
 800bd2e:	370c      	adds	r7, #12
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr

0800bd38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bd38:	b480      	push	{r7}
 800bd3a:	b083      	sub	sp, #12
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bd40:	bf00      	nop
 800bd42:	370c      	adds	r7, #12
 800bd44:	46bd      	mov	sp, r7
 800bd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4a:	4770      	bx	lr

0800bd4c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bd4c:	b480      	push	{r7}
 800bd4e:	b083      	sub	sp, #12
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800bd54:	bf00      	nop
 800bd56:	370c      	adds	r7, #12
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr

0800bd60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b083      	sub	sp, #12
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bd68:	bf00      	nop
 800bd6a:	370c      	adds	r7, #12
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd72:	4770      	bx	lr

0800bd74 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800bd7c:	bf00      	nop
 800bd7e:	370c      	adds	r7, #12
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr

0800bd88 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800bd88:	b480      	push	{r7}
 800bd8a:	b083      	sub	sp, #12
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800bd90:	bf00      	nop
 800bd92:	370c      	adds	r7, #12
 800bd94:	46bd      	mov	sp, r7
 800bd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9a:	4770      	bx	lr

0800bd9c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b087      	sub	sp, #28
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	460b      	mov	r3, r1
 800bda6:	607a      	str	r2, [r7, #4]
 800bda8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d101      	bne.n	800bdb8 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	e14a      	b.n	800c04e <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	2b01      	cmp	r3, #1
 800bdc2:	f040 80dd 	bne.w	800bf80 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800bdc6:	7afb      	ldrb	r3, [r7, #11]
 800bdc8:	2b1f      	cmp	r3, #31
 800bdca:	f200 80d6 	bhi.w	800bf7a <HAL_TIM_RegisterCallback+0x1de>
 800bdce:	a201      	add	r2, pc, #4	@ (adr r2, 800bdd4 <HAL_TIM_RegisterCallback+0x38>)
 800bdd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdd4:	0800be55 	.word	0x0800be55
 800bdd8:	0800be5d 	.word	0x0800be5d
 800bddc:	0800be65 	.word	0x0800be65
 800bde0:	0800be6d 	.word	0x0800be6d
 800bde4:	0800be75 	.word	0x0800be75
 800bde8:	0800be7d 	.word	0x0800be7d
 800bdec:	0800be85 	.word	0x0800be85
 800bdf0:	0800be8d 	.word	0x0800be8d
 800bdf4:	0800be95 	.word	0x0800be95
 800bdf8:	0800be9d 	.word	0x0800be9d
 800bdfc:	0800bea5 	.word	0x0800bea5
 800be00:	0800bead 	.word	0x0800bead
 800be04:	0800beb5 	.word	0x0800beb5
 800be08:	0800bebd 	.word	0x0800bebd
 800be0c:	0800bec7 	.word	0x0800bec7
 800be10:	0800bed1 	.word	0x0800bed1
 800be14:	0800bedb 	.word	0x0800bedb
 800be18:	0800bee5 	.word	0x0800bee5
 800be1c:	0800beef 	.word	0x0800beef
 800be20:	0800bef9 	.word	0x0800bef9
 800be24:	0800bf03 	.word	0x0800bf03
 800be28:	0800bf0d 	.word	0x0800bf0d
 800be2c:	0800bf17 	.word	0x0800bf17
 800be30:	0800bf21 	.word	0x0800bf21
 800be34:	0800bf2b 	.word	0x0800bf2b
 800be38:	0800bf35 	.word	0x0800bf35
 800be3c:	0800bf3f 	.word	0x0800bf3f
 800be40:	0800bf49 	.word	0x0800bf49
 800be44:	0800bf53 	.word	0x0800bf53
 800be48:	0800bf5d 	.word	0x0800bf5d
 800be4c:	0800bf67 	.word	0x0800bf67
 800be50:	0800bf71 	.word	0x0800bf71
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	687a      	ldr	r2, [r7, #4]
 800be58:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800be5a:	e0f7      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	687a      	ldr	r2, [r7, #4]
 800be60:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800be62:	e0f3      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	687a      	ldr	r2, [r7, #4]
 800be68:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800be6a:	e0ef      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	687a      	ldr	r2, [r7, #4]
 800be70:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800be72:	e0eb      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	687a      	ldr	r2, [r7, #4]
 800be78:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800be7a:	e0e7      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	687a      	ldr	r2, [r7, #4]
 800be80:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800be82:	e0e3      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	687a      	ldr	r2, [r7, #4]
 800be88:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800be8a:	e0df      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800be92:	e0db      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	687a      	ldr	r2, [r7, #4]
 800be98:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800be9a:	e0d7      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800bea2:	e0d3      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800beaa:	e0cf      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	687a      	ldr	r2, [r7, #4]
 800beb0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800beb2:	e0cb      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	687a      	ldr	r2, [r7, #4]
 800beb8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800beba:	e0c7      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	687a      	ldr	r2, [r7, #4]
 800bec0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800bec4:	e0c2      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	687a      	ldr	r2, [r7, #4]
 800beca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800bece:	e0bd      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	687a      	ldr	r2, [r7, #4]
 800bed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800bed8:	e0b8      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800bee2:	e0b3      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	687a      	ldr	r2, [r7, #4]
 800bee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800beec:	e0ae      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	687a      	ldr	r2, [r7, #4]
 800bef2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800bef6:	e0a9      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800bf00:	e0a4      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	687a      	ldr	r2, [r7, #4]
 800bf06:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800bf0a:	e09f      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	687a      	ldr	r2, [r7, #4]
 800bf10:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800bf14:	e09a      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	687a      	ldr	r2, [r7, #4]
 800bf1a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800bf1e:	e095      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	687a      	ldr	r2, [r7, #4]
 800bf24:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800bf28:	e090      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800bf32:	e08b      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800bf3c:	e086      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800bf46:	e081      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	687a      	ldr	r2, [r7, #4]
 800bf4c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800bf50:	e07c      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	687a      	ldr	r2, [r7, #4]
 800bf56:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800bf5a:	e077      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	687a      	ldr	r2, [r7, #4]
 800bf60:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800bf64:	e072      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800bf6e:	e06d      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	687a      	ldr	r2, [r7, #4]
 800bf74:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800bf78:	e068      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	75fb      	strb	r3, [r7, #23]
        break;
 800bf7e:	e065      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf86:	b2db      	uxtb	r3, r3
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d15d      	bne.n	800c048 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800bf8c:	7afb      	ldrb	r3, [r7, #11]
 800bf8e:	2b0d      	cmp	r3, #13
 800bf90:	d857      	bhi.n	800c042 <HAL_TIM_RegisterCallback+0x2a6>
 800bf92:	a201      	add	r2, pc, #4	@ (adr r2, 800bf98 <HAL_TIM_RegisterCallback+0x1fc>)
 800bf94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf98:	0800bfd1 	.word	0x0800bfd1
 800bf9c:	0800bfd9 	.word	0x0800bfd9
 800bfa0:	0800bfe1 	.word	0x0800bfe1
 800bfa4:	0800bfe9 	.word	0x0800bfe9
 800bfa8:	0800bff1 	.word	0x0800bff1
 800bfac:	0800bff9 	.word	0x0800bff9
 800bfb0:	0800c001 	.word	0x0800c001
 800bfb4:	0800c009 	.word	0x0800c009
 800bfb8:	0800c011 	.word	0x0800c011
 800bfbc:	0800c019 	.word	0x0800c019
 800bfc0:	0800c021 	.word	0x0800c021
 800bfc4:	0800c029 	.word	0x0800c029
 800bfc8:	0800c031 	.word	0x0800c031
 800bfcc:	0800c039 	.word	0x0800c039
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	687a      	ldr	r2, [r7, #4]
 800bfd4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800bfd6:	e039      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800bfde:	e035      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	687a      	ldr	r2, [r7, #4]
 800bfe4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800bfe6:	e031      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	687a      	ldr	r2, [r7, #4]
 800bfec:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800bfee:	e02d      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	687a      	ldr	r2, [r7, #4]
 800bff4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800bff6:	e029      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800bffe:	e025      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	687a      	ldr	r2, [r7, #4]
 800c004:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800c006:	e021      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800c00e:	e01d      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	687a      	ldr	r2, [r7, #4]
 800c014:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800c016:	e019      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	687a      	ldr	r2, [r7, #4]
 800c01c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800c01e:	e015      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	687a      	ldr	r2, [r7, #4]
 800c024:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800c026:	e011      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800c02e:	e00d      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	687a      	ldr	r2, [r7, #4]
 800c034:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800c036:	e009      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	687a      	ldr	r2, [r7, #4]
 800c03c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800c040:	e004      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800c042:	2301      	movs	r3, #1
 800c044:	75fb      	strb	r3, [r7, #23]
        break;
 800c046:	e001      	b.n	800c04c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800c048:	2301      	movs	r3, #1
 800c04a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c04c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c04e:	4618      	mov	r0, r3
 800c050:	371c      	adds	r7, #28
 800c052:	46bd      	mov	sp, r7
 800c054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c058:	4770      	bx	lr
 800c05a:	bf00      	nop

0800c05c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b085      	sub	sp, #20
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	4a4c      	ldr	r2, [pc, #304]	@ (800c1a0 <TIM_Base_SetConfig+0x144>)
 800c070:	4293      	cmp	r3, r2
 800c072:	d017      	beq.n	800c0a4 <TIM_Base_SetConfig+0x48>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c07a:	d013      	beq.n	800c0a4 <TIM_Base_SetConfig+0x48>
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	4a49      	ldr	r2, [pc, #292]	@ (800c1a4 <TIM_Base_SetConfig+0x148>)
 800c080:	4293      	cmp	r3, r2
 800c082:	d00f      	beq.n	800c0a4 <TIM_Base_SetConfig+0x48>
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	4a48      	ldr	r2, [pc, #288]	@ (800c1a8 <TIM_Base_SetConfig+0x14c>)
 800c088:	4293      	cmp	r3, r2
 800c08a:	d00b      	beq.n	800c0a4 <TIM_Base_SetConfig+0x48>
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	4a47      	ldr	r2, [pc, #284]	@ (800c1ac <TIM_Base_SetConfig+0x150>)
 800c090:	4293      	cmp	r3, r2
 800c092:	d007      	beq.n	800c0a4 <TIM_Base_SetConfig+0x48>
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	4a46      	ldr	r2, [pc, #280]	@ (800c1b0 <TIM_Base_SetConfig+0x154>)
 800c098:	4293      	cmp	r3, r2
 800c09a:	d003      	beq.n	800c0a4 <TIM_Base_SetConfig+0x48>
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	4a45      	ldr	r2, [pc, #276]	@ (800c1b4 <TIM_Base_SetConfig+0x158>)
 800c0a0:	4293      	cmp	r3, r2
 800c0a2:	d108      	bne.n	800c0b6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	68fa      	ldr	r2, [r7, #12]
 800c0b2:	4313      	orrs	r3, r2
 800c0b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	4a39      	ldr	r2, [pc, #228]	@ (800c1a0 <TIM_Base_SetConfig+0x144>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d023      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0c4:	d01f      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	4a36      	ldr	r2, [pc, #216]	@ (800c1a4 <TIM_Base_SetConfig+0x148>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d01b      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	4a35      	ldr	r2, [pc, #212]	@ (800c1a8 <TIM_Base_SetConfig+0x14c>)
 800c0d2:	4293      	cmp	r3, r2
 800c0d4:	d017      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	4a34      	ldr	r2, [pc, #208]	@ (800c1ac <TIM_Base_SetConfig+0x150>)
 800c0da:	4293      	cmp	r3, r2
 800c0dc:	d013      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	4a33      	ldr	r2, [pc, #204]	@ (800c1b0 <TIM_Base_SetConfig+0x154>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d00f      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	4a33      	ldr	r2, [pc, #204]	@ (800c1b8 <TIM_Base_SetConfig+0x15c>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d00b      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	4a32      	ldr	r2, [pc, #200]	@ (800c1bc <TIM_Base_SetConfig+0x160>)
 800c0f2:	4293      	cmp	r3, r2
 800c0f4:	d007      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	4a31      	ldr	r2, [pc, #196]	@ (800c1c0 <TIM_Base_SetConfig+0x164>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d003      	beq.n	800c106 <TIM_Base_SetConfig+0xaa>
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	4a2c      	ldr	r2, [pc, #176]	@ (800c1b4 <TIM_Base_SetConfig+0x158>)
 800c102:	4293      	cmp	r3, r2
 800c104:	d108      	bne.n	800c118 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c10c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	68db      	ldr	r3, [r3, #12]
 800c112:	68fa      	ldr	r2, [r7, #12]
 800c114:	4313      	orrs	r3, r2
 800c116:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	695b      	ldr	r3, [r3, #20]
 800c122:	4313      	orrs	r3, r2
 800c124:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	68fa      	ldr	r2, [r7, #12]
 800c12a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	689a      	ldr	r2, [r3, #8]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	681a      	ldr	r2, [r3, #0]
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	4a18      	ldr	r2, [pc, #96]	@ (800c1a0 <TIM_Base_SetConfig+0x144>)
 800c140:	4293      	cmp	r3, r2
 800c142:	d013      	beq.n	800c16c <TIM_Base_SetConfig+0x110>
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	4a1a      	ldr	r2, [pc, #104]	@ (800c1b0 <TIM_Base_SetConfig+0x154>)
 800c148:	4293      	cmp	r3, r2
 800c14a:	d00f      	beq.n	800c16c <TIM_Base_SetConfig+0x110>
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	4a1a      	ldr	r2, [pc, #104]	@ (800c1b8 <TIM_Base_SetConfig+0x15c>)
 800c150:	4293      	cmp	r3, r2
 800c152:	d00b      	beq.n	800c16c <TIM_Base_SetConfig+0x110>
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	4a19      	ldr	r2, [pc, #100]	@ (800c1bc <TIM_Base_SetConfig+0x160>)
 800c158:	4293      	cmp	r3, r2
 800c15a:	d007      	beq.n	800c16c <TIM_Base_SetConfig+0x110>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	4a18      	ldr	r2, [pc, #96]	@ (800c1c0 <TIM_Base_SetConfig+0x164>)
 800c160:	4293      	cmp	r3, r2
 800c162:	d003      	beq.n	800c16c <TIM_Base_SetConfig+0x110>
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	4a13      	ldr	r2, [pc, #76]	@ (800c1b4 <TIM_Base_SetConfig+0x158>)
 800c168:	4293      	cmp	r3, r2
 800c16a:	d103      	bne.n	800c174 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c16c:	683b      	ldr	r3, [r7, #0]
 800c16e:	691a      	ldr	r2, [r3, #16]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2201      	movs	r2, #1
 800c178:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	691b      	ldr	r3, [r3, #16]
 800c17e:	f003 0301 	and.w	r3, r3, #1
 800c182:	2b01      	cmp	r3, #1
 800c184:	d105      	bne.n	800c192 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	691b      	ldr	r3, [r3, #16]
 800c18a:	f023 0201 	bic.w	r2, r3, #1
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	611a      	str	r2, [r3, #16]
  }
}
 800c192:	bf00      	nop
 800c194:	3714      	adds	r7, #20
 800c196:	46bd      	mov	sp, r7
 800c198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19c:	4770      	bx	lr
 800c19e:	bf00      	nop
 800c1a0:	40012c00 	.word	0x40012c00
 800c1a4:	40000400 	.word	0x40000400
 800c1a8:	40000800 	.word	0x40000800
 800c1ac:	40000c00 	.word	0x40000c00
 800c1b0:	40013400 	.word	0x40013400
 800c1b4:	40015000 	.word	0x40015000
 800c1b8:	40014000 	.word	0x40014000
 800c1bc:	40014400 	.word	0x40014400
 800c1c0:	40014800 	.word	0x40014800

0800c1c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b087      	sub	sp, #28
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6a1b      	ldr	r3, [r3, #32]
 800c1d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6a1b      	ldr	r3, [r3, #32]
 800c1d8:	f023 0201 	bic.w	r2, r3, #1
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	699b      	ldr	r3, [r3, #24]
 800c1ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c1f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f023 0303 	bic.w	r3, r3, #3
 800c1fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	68fa      	ldr	r2, [r7, #12]
 800c206:	4313      	orrs	r3, r2
 800c208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	f023 0302 	bic.w	r3, r3, #2
 800c210:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	697a      	ldr	r2, [r7, #20]
 800c218:	4313      	orrs	r3, r2
 800c21a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	4a30      	ldr	r2, [pc, #192]	@ (800c2e0 <TIM_OC1_SetConfig+0x11c>)
 800c220:	4293      	cmp	r3, r2
 800c222:	d013      	beq.n	800c24c <TIM_OC1_SetConfig+0x88>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	4a2f      	ldr	r2, [pc, #188]	@ (800c2e4 <TIM_OC1_SetConfig+0x120>)
 800c228:	4293      	cmp	r3, r2
 800c22a:	d00f      	beq.n	800c24c <TIM_OC1_SetConfig+0x88>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	4a2e      	ldr	r2, [pc, #184]	@ (800c2e8 <TIM_OC1_SetConfig+0x124>)
 800c230:	4293      	cmp	r3, r2
 800c232:	d00b      	beq.n	800c24c <TIM_OC1_SetConfig+0x88>
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	4a2d      	ldr	r2, [pc, #180]	@ (800c2ec <TIM_OC1_SetConfig+0x128>)
 800c238:	4293      	cmp	r3, r2
 800c23a:	d007      	beq.n	800c24c <TIM_OC1_SetConfig+0x88>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	4a2c      	ldr	r2, [pc, #176]	@ (800c2f0 <TIM_OC1_SetConfig+0x12c>)
 800c240:	4293      	cmp	r3, r2
 800c242:	d003      	beq.n	800c24c <TIM_OC1_SetConfig+0x88>
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	4a2b      	ldr	r2, [pc, #172]	@ (800c2f4 <TIM_OC1_SetConfig+0x130>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d10c      	bne.n	800c266 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	f023 0308 	bic.w	r3, r3, #8
 800c252:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	68db      	ldr	r3, [r3, #12]
 800c258:	697a      	ldr	r2, [r7, #20]
 800c25a:	4313      	orrs	r3, r2
 800c25c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	f023 0304 	bic.w	r3, r3, #4
 800c264:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	4a1d      	ldr	r2, [pc, #116]	@ (800c2e0 <TIM_OC1_SetConfig+0x11c>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d013      	beq.n	800c296 <TIM_OC1_SetConfig+0xd2>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	4a1c      	ldr	r2, [pc, #112]	@ (800c2e4 <TIM_OC1_SetConfig+0x120>)
 800c272:	4293      	cmp	r3, r2
 800c274:	d00f      	beq.n	800c296 <TIM_OC1_SetConfig+0xd2>
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	4a1b      	ldr	r2, [pc, #108]	@ (800c2e8 <TIM_OC1_SetConfig+0x124>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d00b      	beq.n	800c296 <TIM_OC1_SetConfig+0xd2>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	4a1a      	ldr	r2, [pc, #104]	@ (800c2ec <TIM_OC1_SetConfig+0x128>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d007      	beq.n	800c296 <TIM_OC1_SetConfig+0xd2>
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	4a19      	ldr	r2, [pc, #100]	@ (800c2f0 <TIM_OC1_SetConfig+0x12c>)
 800c28a:	4293      	cmp	r3, r2
 800c28c:	d003      	beq.n	800c296 <TIM_OC1_SetConfig+0xd2>
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	4a18      	ldr	r2, [pc, #96]	@ (800c2f4 <TIM_OC1_SetConfig+0x130>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d111      	bne.n	800c2ba <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c29c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c2a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	695b      	ldr	r3, [r3, #20]
 800c2aa:	693a      	ldr	r2, [r7, #16]
 800c2ac:	4313      	orrs	r3, r2
 800c2ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	699b      	ldr	r3, [r3, #24]
 800c2b4:	693a      	ldr	r2, [r7, #16]
 800c2b6:	4313      	orrs	r3, r2
 800c2b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	693a      	ldr	r2, [r7, #16]
 800c2be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	68fa      	ldr	r2, [r7, #12]
 800c2c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	685a      	ldr	r2, [r3, #4]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	697a      	ldr	r2, [r7, #20]
 800c2d2:	621a      	str	r2, [r3, #32]
}
 800c2d4:	bf00      	nop
 800c2d6:	371c      	adds	r7, #28
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2de:	4770      	bx	lr
 800c2e0:	40012c00 	.word	0x40012c00
 800c2e4:	40013400 	.word	0x40013400
 800c2e8:	40014000 	.word	0x40014000
 800c2ec:	40014400 	.word	0x40014400
 800c2f0:	40014800 	.word	0x40014800
 800c2f4:	40015000 	.word	0x40015000

0800c2f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b087      	sub	sp, #28
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
 800c300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6a1b      	ldr	r3, [r3, #32]
 800c306:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6a1b      	ldr	r3, [r3, #32]
 800c30c:	f023 0210 	bic.w	r2, r3, #16
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	685b      	ldr	r3, [r3, #4]
 800c318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	699b      	ldr	r3, [r3, #24]
 800c31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c326:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c32a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	021b      	lsls	r3, r3, #8
 800c33a:	68fa      	ldr	r2, [r7, #12]
 800c33c:	4313      	orrs	r3, r2
 800c33e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c340:	697b      	ldr	r3, [r7, #20]
 800c342:	f023 0320 	bic.w	r3, r3, #32
 800c346:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	689b      	ldr	r3, [r3, #8]
 800c34c:	011b      	lsls	r3, r3, #4
 800c34e:	697a      	ldr	r2, [r7, #20]
 800c350:	4313      	orrs	r3, r2
 800c352:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	4a2c      	ldr	r2, [pc, #176]	@ (800c408 <TIM_OC2_SetConfig+0x110>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d007      	beq.n	800c36c <TIM_OC2_SetConfig+0x74>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	4a2b      	ldr	r2, [pc, #172]	@ (800c40c <TIM_OC2_SetConfig+0x114>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d003      	beq.n	800c36c <TIM_OC2_SetConfig+0x74>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	4a2a      	ldr	r2, [pc, #168]	@ (800c410 <TIM_OC2_SetConfig+0x118>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d10d      	bne.n	800c388 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c36c:	697b      	ldr	r3, [r7, #20]
 800c36e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	68db      	ldr	r3, [r3, #12]
 800c378:	011b      	lsls	r3, r3, #4
 800c37a:	697a      	ldr	r2, [r7, #20]
 800c37c:	4313      	orrs	r3, r2
 800c37e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c380:	697b      	ldr	r3, [r7, #20]
 800c382:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c386:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	4a1f      	ldr	r2, [pc, #124]	@ (800c408 <TIM_OC2_SetConfig+0x110>)
 800c38c:	4293      	cmp	r3, r2
 800c38e:	d013      	beq.n	800c3b8 <TIM_OC2_SetConfig+0xc0>
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	4a1e      	ldr	r2, [pc, #120]	@ (800c40c <TIM_OC2_SetConfig+0x114>)
 800c394:	4293      	cmp	r3, r2
 800c396:	d00f      	beq.n	800c3b8 <TIM_OC2_SetConfig+0xc0>
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	4a1e      	ldr	r2, [pc, #120]	@ (800c414 <TIM_OC2_SetConfig+0x11c>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d00b      	beq.n	800c3b8 <TIM_OC2_SetConfig+0xc0>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	4a1d      	ldr	r2, [pc, #116]	@ (800c418 <TIM_OC2_SetConfig+0x120>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d007      	beq.n	800c3b8 <TIM_OC2_SetConfig+0xc0>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4a1c      	ldr	r2, [pc, #112]	@ (800c41c <TIM_OC2_SetConfig+0x124>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d003      	beq.n	800c3b8 <TIM_OC2_SetConfig+0xc0>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	4a17      	ldr	r2, [pc, #92]	@ (800c410 <TIM_OC2_SetConfig+0x118>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d113      	bne.n	800c3e0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c3be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c3c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	695b      	ldr	r3, [r3, #20]
 800c3cc:	009b      	lsls	r3, r3, #2
 800c3ce:	693a      	ldr	r2, [r7, #16]
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	699b      	ldr	r3, [r3, #24]
 800c3d8:	009b      	lsls	r3, r3, #2
 800c3da:	693a      	ldr	r2, [r7, #16]
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	693a      	ldr	r2, [r7, #16]
 800c3e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	68fa      	ldr	r2, [r7, #12]
 800c3ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	685a      	ldr	r2, [r3, #4]
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	697a      	ldr	r2, [r7, #20]
 800c3f8:	621a      	str	r2, [r3, #32]
}
 800c3fa:	bf00      	nop
 800c3fc:	371c      	adds	r7, #28
 800c3fe:	46bd      	mov	sp, r7
 800c400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c404:	4770      	bx	lr
 800c406:	bf00      	nop
 800c408:	40012c00 	.word	0x40012c00
 800c40c:	40013400 	.word	0x40013400
 800c410:	40015000 	.word	0x40015000
 800c414:	40014000 	.word	0x40014000
 800c418:	40014400 	.word	0x40014400
 800c41c:	40014800 	.word	0x40014800

0800c420 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c420:	b480      	push	{r7}
 800c422:	b087      	sub	sp, #28
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
 800c428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6a1b      	ldr	r3, [r3, #32]
 800c42e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	6a1b      	ldr	r3, [r3, #32]
 800c434:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	685b      	ldr	r3, [r3, #4]
 800c440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	69db      	ldr	r3, [r3, #28]
 800c446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c44e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f023 0303 	bic.w	r3, r3, #3
 800c45a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	68fa      	ldr	r2, [r7, #12]
 800c462:	4313      	orrs	r3, r2
 800c464:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c466:	697b      	ldr	r3, [r7, #20]
 800c468:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c46c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	689b      	ldr	r3, [r3, #8]
 800c472:	021b      	lsls	r3, r3, #8
 800c474:	697a      	ldr	r2, [r7, #20]
 800c476:	4313      	orrs	r3, r2
 800c478:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	4a2b      	ldr	r2, [pc, #172]	@ (800c52c <TIM_OC3_SetConfig+0x10c>)
 800c47e:	4293      	cmp	r3, r2
 800c480:	d007      	beq.n	800c492 <TIM_OC3_SetConfig+0x72>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	4a2a      	ldr	r2, [pc, #168]	@ (800c530 <TIM_OC3_SetConfig+0x110>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d003      	beq.n	800c492 <TIM_OC3_SetConfig+0x72>
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	4a29      	ldr	r2, [pc, #164]	@ (800c534 <TIM_OC3_SetConfig+0x114>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d10d      	bne.n	800c4ae <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c498:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	68db      	ldr	r3, [r3, #12]
 800c49e:	021b      	lsls	r3, r3, #8
 800c4a0:	697a      	ldr	r2, [r7, #20]
 800c4a2:	4313      	orrs	r3, r2
 800c4a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c4ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	4a1e      	ldr	r2, [pc, #120]	@ (800c52c <TIM_OC3_SetConfig+0x10c>)
 800c4b2:	4293      	cmp	r3, r2
 800c4b4:	d013      	beq.n	800c4de <TIM_OC3_SetConfig+0xbe>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c530 <TIM_OC3_SetConfig+0x110>)
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d00f      	beq.n	800c4de <TIM_OC3_SetConfig+0xbe>
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	4a1d      	ldr	r2, [pc, #116]	@ (800c538 <TIM_OC3_SetConfig+0x118>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d00b      	beq.n	800c4de <TIM_OC3_SetConfig+0xbe>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	4a1c      	ldr	r2, [pc, #112]	@ (800c53c <TIM_OC3_SetConfig+0x11c>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d007      	beq.n	800c4de <TIM_OC3_SetConfig+0xbe>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	4a1b      	ldr	r2, [pc, #108]	@ (800c540 <TIM_OC3_SetConfig+0x120>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d003      	beq.n	800c4de <TIM_OC3_SetConfig+0xbe>
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	4a16      	ldr	r2, [pc, #88]	@ (800c534 <TIM_OC3_SetConfig+0x114>)
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d113      	bne.n	800c506 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c4e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c4ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	695b      	ldr	r3, [r3, #20]
 800c4f2:	011b      	lsls	r3, r3, #4
 800c4f4:	693a      	ldr	r2, [r7, #16]
 800c4f6:	4313      	orrs	r3, r2
 800c4f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	699b      	ldr	r3, [r3, #24]
 800c4fe:	011b      	lsls	r3, r3, #4
 800c500:	693a      	ldr	r2, [r7, #16]
 800c502:	4313      	orrs	r3, r2
 800c504:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	693a      	ldr	r2, [r7, #16]
 800c50a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	68fa      	ldr	r2, [r7, #12]
 800c510:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	685a      	ldr	r2, [r3, #4]
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	697a      	ldr	r2, [r7, #20]
 800c51e:	621a      	str	r2, [r3, #32]
}
 800c520:	bf00      	nop
 800c522:	371c      	adds	r7, #28
 800c524:	46bd      	mov	sp, r7
 800c526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52a:	4770      	bx	lr
 800c52c:	40012c00 	.word	0x40012c00
 800c530:	40013400 	.word	0x40013400
 800c534:	40015000 	.word	0x40015000
 800c538:	40014000 	.word	0x40014000
 800c53c:	40014400 	.word	0x40014400
 800c540:	40014800 	.word	0x40014800

0800c544 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c544:	b480      	push	{r7}
 800c546:	b087      	sub	sp, #28
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6a1b      	ldr	r3, [r3, #32]
 800c552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6a1b      	ldr	r3, [r3, #32]
 800c558:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	685b      	ldr	r3, [r3, #4]
 800c564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	69db      	ldr	r3, [r3, #28]
 800c56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c572:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c57e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	021b      	lsls	r3, r3, #8
 800c586:	68fa      	ldr	r2, [r7, #12]
 800c588:	4313      	orrs	r3, r2
 800c58a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c592:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	689b      	ldr	r3, [r3, #8]
 800c598:	031b      	lsls	r3, r3, #12
 800c59a:	697a      	ldr	r2, [r7, #20]
 800c59c:	4313      	orrs	r3, r2
 800c59e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	4a2c      	ldr	r2, [pc, #176]	@ (800c654 <TIM_OC4_SetConfig+0x110>)
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d007      	beq.n	800c5b8 <TIM_OC4_SetConfig+0x74>
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	4a2b      	ldr	r2, [pc, #172]	@ (800c658 <TIM_OC4_SetConfig+0x114>)
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	d003      	beq.n	800c5b8 <TIM_OC4_SetConfig+0x74>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	4a2a      	ldr	r2, [pc, #168]	@ (800c65c <TIM_OC4_SetConfig+0x118>)
 800c5b4:	4293      	cmp	r3, r2
 800c5b6:	d10d      	bne.n	800c5d4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c5be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	68db      	ldr	r3, [r3, #12]
 800c5c4:	031b      	lsls	r3, r3, #12
 800c5c6:	697a      	ldr	r2, [r7, #20]
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c5d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4a1f      	ldr	r2, [pc, #124]	@ (800c654 <TIM_OC4_SetConfig+0x110>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d013      	beq.n	800c604 <TIM_OC4_SetConfig+0xc0>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	4a1e      	ldr	r2, [pc, #120]	@ (800c658 <TIM_OC4_SetConfig+0x114>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d00f      	beq.n	800c604 <TIM_OC4_SetConfig+0xc0>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4a1e      	ldr	r2, [pc, #120]	@ (800c660 <TIM_OC4_SetConfig+0x11c>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d00b      	beq.n	800c604 <TIM_OC4_SetConfig+0xc0>
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	4a1d      	ldr	r2, [pc, #116]	@ (800c664 <TIM_OC4_SetConfig+0x120>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d007      	beq.n	800c604 <TIM_OC4_SetConfig+0xc0>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	4a1c      	ldr	r2, [pc, #112]	@ (800c668 <TIM_OC4_SetConfig+0x124>)
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d003      	beq.n	800c604 <TIM_OC4_SetConfig+0xc0>
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	4a17      	ldr	r2, [pc, #92]	@ (800c65c <TIM_OC4_SetConfig+0x118>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d113      	bne.n	800c62c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c60a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c612:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	695b      	ldr	r3, [r3, #20]
 800c618:	019b      	lsls	r3, r3, #6
 800c61a:	693a      	ldr	r2, [r7, #16]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	699b      	ldr	r3, [r3, #24]
 800c624:	019b      	lsls	r3, r3, #6
 800c626:	693a      	ldr	r2, [r7, #16]
 800c628:	4313      	orrs	r3, r2
 800c62a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	693a      	ldr	r2, [r7, #16]
 800c630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	68fa      	ldr	r2, [r7, #12]
 800c636:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	685a      	ldr	r2, [r3, #4]
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	697a      	ldr	r2, [r7, #20]
 800c644:	621a      	str	r2, [r3, #32]
}
 800c646:	bf00      	nop
 800c648:	371c      	adds	r7, #28
 800c64a:	46bd      	mov	sp, r7
 800c64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c650:	4770      	bx	lr
 800c652:	bf00      	nop
 800c654:	40012c00 	.word	0x40012c00
 800c658:	40013400 	.word	0x40013400
 800c65c:	40015000 	.word	0x40015000
 800c660:	40014000 	.word	0x40014000
 800c664:	40014400 	.word	0x40014400
 800c668:	40014800 	.word	0x40014800

0800c66c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c66c:	b480      	push	{r7}
 800c66e:	b087      	sub	sp, #28
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6a1b      	ldr	r3, [r3, #32]
 800c67a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6a1b      	ldr	r3, [r3, #32]
 800c680:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	685b      	ldr	r3, [r3, #4]
 800c68c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c69a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c69e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	68fa      	ldr	r2, [r7, #12]
 800c6a6:	4313      	orrs	r3, r2
 800c6a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c6b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	689b      	ldr	r3, [r3, #8]
 800c6b6:	041b      	lsls	r3, r3, #16
 800c6b8:	693a      	ldr	r2, [r7, #16]
 800c6ba:	4313      	orrs	r3, r2
 800c6bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	4a19      	ldr	r2, [pc, #100]	@ (800c728 <TIM_OC5_SetConfig+0xbc>)
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	d013      	beq.n	800c6ee <TIM_OC5_SetConfig+0x82>
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	4a18      	ldr	r2, [pc, #96]	@ (800c72c <TIM_OC5_SetConfig+0xc0>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d00f      	beq.n	800c6ee <TIM_OC5_SetConfig+0x82>
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	4a17      	ldr	r2, [pc, #92]	@ (800c730 <TIM_OC5_SetConfig+0xc4>)
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	d00b      	beq.n	800c6ee <TIM_OC5_SetConfig+0x82>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	4a16      	ldr	r2, [pc, #88]	@ (800c734 <TIM_OC5_SetConfig+0xc8>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d007      	beq.n	800c6ee <TIM_OC5_SetConfig+0x82>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	4a15      	ldr	r2, [pc, #84]	@ (800c738 <TIM_OC5_SetConfig+0xcc>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d003      	beq.n	800c6ee <TIM_OC5_SetConfig+0x82>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	4a14      	ldr	r2, [pc, #80]	@ (800c73c <TIM_OC5_SetConfig+0xd0>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d109      	bne.n	800c702 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	695b      	ldr	r3, [r3, #20]
 800c6fa:	021b      	lsls	r3, r3, #8
 800c6fc:	697a      	ldr	r2, [r7, #20]
 800c6fe:	4313      	orrs	r3, r2
 800c700:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	697a      	ldr	r2, [r7, #20]
 800c706:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	68fa      	ldr	r2, [r7, #12]
 800c70c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	685a      	ldr	r2, [r3, #4]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	693a      	ldr	r2, [r7, #16]
 800c71a:	621a      	str	r2, [r3, #32]
}
 800c71c:	bf00      	nop
 800c71e:	371c      	adds	r7, #28
 800c720:	46bd      	mov	sp, r7
 800c722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c726:	4770      	bx	lr
 800c728:	40012c00 	.word	0x40012c00
 800c72c:	40013400 	.word	0x40013400
 800c730:	40014000 	.word	0x40014000
 800c734:	40014400 	.word	0x40014400
 800c738:	40014800 	.word	0x40014800
 800c73c:	40015000 	.word	0x40015000

0800c740 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c740:	b480      	push	{r7}
 800c742:	b087      	sub	sp, #28
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6a1b      	ldr	r3, [r3, #32]
 800c74e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	6a1b      	ldr	r3, [r3, #32]
 800c754:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c76e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	021b      	lsls	r3, r3, #8
 800c77a:	68fa      	ldr	r2, [r7, #12]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c786:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	689b      	ldr	r3, [r3, #8]
 800c78c:	051b      	lsls	r3, r3, #20
 800c78e:	693a      	ldr	r2, [r7, #16]
 800c790:	4313      	orrs	r3, r2
 800c792:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	4a1a      	ldr	r2, [pc, #104]	@ (800c800 <TIM_OC6_SetConfig+0xc0>)
 800c798:	4293      	cmp	r3, r2
 800c79a:	d013      	beq.n	800c7c4 <TIM_OC6_SetConfig+0x84>
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	4a19      	ldr	r2, [pc, #100]	@ (800c804 <TIM_OC6_SetConfig+0xc4>)
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d00f      	beq.n	800c7c4 <TIM_OC6_SetConfig+0x84>
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	4a18      	ldr	r2, [pc, #96]	@ (800c808 <TIM_OC6_SetConfig+0xc8>)
 800c7a8:	4293      	cmp	r3, r2
 800c7aa:	d00b      	beq.n	800c7c4 <TIM_OC6_SetConfig+0x84>
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	4a17      	ldr	r2, [pc, #92]	@ (800c80c <TIM_OC6_SetConfig+0xcc>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d007      	beq.n	800c7c4 <TIM_OC6_SetConfig+0x84>
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	4a16      	ldr	r2, [pc, #88]	@ (800c810 <TIM_OC6_SetConfig+0xd0>)
 800c7b8:	4293      	cmp	r3, r2
 800c7ba:	d003      	beq.n	800c7c4 <TIM_OC6_SetConfig+0x84>
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	4a15      	ldr	r2, [pc, #84]	@ (800c814 <TIM_OC6_SetConfig+0xd4>)
 800c7c0:	4293      	cmp	r3, r2
 800c7c2:	d109      	bne.n	800c7d8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c7ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	695b      	ldr	r3, [r3, #20]
 800c7d0:	029b      	lsls	r3, r3, #10
 800c7d2:	697a      	ldr	r2, [r7, #20]
 800c7d4:	4313      	orrs	r3, r2
 800c7d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	697a      	ldr	r2, [r7, #20]
 800c7dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	68fa      	ldr	r2, [r7, #12]
 800c7e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	685a      	ldr	r2, [r3, #4]
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	693a      	ldr	r2, [r7, #16]
 800c7f0:	621a      	str	r2, [r3, #32]
}
 800c7f2:	bf00      	nop
 800c7f4:	371c      	adds	r7, #28
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fc:	4770      	bx	lr
 800c7fe:	bf00      	nop
 800c800:	40012c00 	.word	0x40012c00
 800c804:	40013400 	.word	0x40013400
 800c808:	40014000 	.word	0x40014000
 800c80c:	40014400 	.word	0x40014400
 800c810:	40014800 	.word	0x40014800
 800c814:	40015000 	.word	0x40015000

0800c818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c818:	b480      	push	{r7}
 800c81a:	b087      	sub	sp, #28
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	60f8      	str	r0, [r7, #12]
 800c820:	60b9      	str	r1, [r7, #8]
 800c822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	6a1b      	ldr	r3, [r3, #32]
 800c828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	6a1b      	ldr	r3, [r3, #32]
 800c82e:	f023 0201 	bic.w	r2, r3, #1
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	699b      	ldr	r3, [r3, #24]
 800c83a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c83c:	693b      	ldr	r3, [r7, #16]
 800c83e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	011b      	lsls	r3, r3, #4
 800c848:	693a      	ldr	r2, [r7, #16]
 800c84a:	4313      	orrs	r3, r2
 800c84c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c84e:	697b      	ldr	r3, [r7, #20]
 800c850:	f023 030a 	bic.w	r3, r3, #10
 800c854:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c856:	697a      	ldr	r2, [r7, #20]
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	4313      	orrs	r3, r2
 800c85c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	693a      	ldr	r2, [r7, #16]
 800c862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	697a      	ldr	r2, [r7, #20]
 800c868:	621a      	str	r2, [r3, #32]
}
 800c86a:	bf00      	nop
 800c86c:	371c      	adds	r7, #28
 800c86e:	46bd      	mov	sp, r7
 800c870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c874:	4770      	bx	lr

0800c876 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c876:	b480      	push	{r7}
 800c878:	b087      	sub	sp, #28
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	60f8      	str	r0, [r7, #12]
 800c87e:	60b9      	str	r1, [r7, #8]
 800c880:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	6a1b      	ldr	r3, [r3, #32]
 800c886:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	6a1b      	ldr	r3, [r3, #32]
 800c88c:	f023 0210 	bic.w	r2, r3, #16
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	699b      	ldr	r3, [r3, #24]
 800c898:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c89a:	693b      	ldr	r3, [r7, #16]
 800c89c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c8a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	031b      	lsls	r3, r3, #12
 800c8a6:	693a      	ldr	r2, [r7, #16]
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c8b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	011b      	lsls	r3, r3, #4
 800c8b8:	697a      	ldr	r2, [r7, #20]
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	693a      	ldr	r2, [r7, #16]
 800c8c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	697a      	ldr	r2, [r7, #20]
 800c8c8:	621a      	str	r2, [r3, #32]
}
 800c8ca:	bf00      	nop
 800c8cc:	371c      	adds	r7, #28
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr

0800c8d6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c8d6:	b480      	push	{r7}
 800c8d8:	b085      	sub	sp, #20
 800c8da:	af00      	add	r7, sp, #0
 800c8dc:	6078      	str	r0, [r7, #4]
 800c8de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	689b      	ldr	r3, [r3, #8]
 800c8e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c8ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c8f2:	683a      	ldr	r2, [r7, #0]
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	f043 0307 	orr.w	r3, r3, #7
 800c8fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	68fa      	ldr	r2, [r7, #12]
 800c902:	609a      	str	r2, [r3, #8]
}
 800c904:	bf00      	nop
 800c906:	3714      	adds	r7, #20
 800c908:	46bd      	mov	sp, r7
 800c90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90e:	4770      	bx	lr

0800c910 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c910:	b480      	push	{r7}
 800c912:	b087      	sub	sp, #28
 800c914:	af00      	add	r7, sp, #0
 800c916:	60f8      	str	r0, [r7, #12]
 800c918:	60b9      	str	r1, [r7, #8]
 800c91a:	607a      	str	r2, [r7, #4]
 800c91c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	689b      	ldr	r3, [r3, #8]
 800c922:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c92a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	021a      	lsls	r2, r3, #8
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	431a      	orrs	r2, r3
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	4313      	orrs	r3, r2
 800c938:	697a      	ldr	r2, [r7, #20]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	697a      	ldr	r2, [r7, #20]
 800c942:	609a      	str	r2, [r3, #8]
}
 800c944:	bf00      	nop
 800c946:	371c      	adds	r7, #28
 800c948:	46bd      	mov	sp, r7
 800c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94e:	4770      	bx	lr

0800c950 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c950:	b480      	push	{r7}
 800c952:	b087      	sub	sp, #28
 800c954:	af00      	add	r7, sp, #0
 800c956:	60f8      	str	r0, [r7, #12]
 800c958:	60b9      	str	r1, [r7, #8]
 800c95a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	f003 031f 	and.w	r3, r3, #31
 800c962:	2201      	movs	r2, #1
 800c964:	fa02 f303 	lsl.w	r3, r2, r3
 800c968:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	6a1a      	ldr	r2, [r3, #32]
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	43db      	mvns	r3, r3
 800c972:	401a      	ands	r2, r3
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	6a1a      	ldr	r2, [r3, #32]
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	f003 031f 	and.w	r3, r3, #31
 800c982:	6879      	ldr	r1, [r7, #4]
 800c984:	fa01 f303 	lsl.w	r3, r1, r3
 800c988:	431a      	orrs	r2, r3
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	621a      	str	r2, [r3, #32]
}
 800c98e:	bf00      	nop
 800c990:	371c      	adds	r7, #28
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr
	...

0800c99c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b083      	sub	sp, #12
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4a26      	ldr	r2, [pc, #152]	@ (800ca40 <TIM_ResetCallback+0xa4>)
 800c9a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	4a25      	ldr	r2, [pc, #148]	@ (800ca44 <TIM_ResetCallback+0xa8>)
 800c9b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	4a24      	ldr	r2, [pc, #144]	@ (800ca48 <TIM_ResetCallback+0xac>)
 800c9b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	4a23      	ldr	r2, [pc, #140]	@ (800ca4c <TIM_ResetCallback+0xb0>)
 800c9c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	4a22      	ldr	r2, [pc, #136]	@ (800ca50 <TIM_ResetCallback+0xb4>)
 800c9c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	4a21      	ldr	r2, [pc, #132]	@ (800ca54 <TIM_ResetCallback+0xb8>)
 800c9d0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	4a20      	ldr	r2, [pc, #128]	@ (800ca58 <TIM_ResetCallback+0xbc>)
 800c9d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	4a1f      	ldr	r2, [pc, #124]	@ (800ca5c <TIM_ResetCallback+0xc0>)
 800c9e0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	4a1e      	ldr	r2, [pc, #120]	@ (800ca60 <TIM_ResetCallback+0xc4>)
 800c9e8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	4a1d      	ldr	r2, [pc, #116]	@ (800ca64 <TIM_ResetCallback+0xc8>)
 800c9f0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	4a1c      	ldr	r2, [pc, #112]	@ (800ca68 <TIM_ResetCallback+0xcc>)
 800c9f8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	4a1b      	ldr	r2, [pc, #108]	@ (800ca6c <TIM_ResetCallback+0xd0>)
 800ca00:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	4a1a      	ldr	r2, [pc, #104]	@ (800ca70 <TIM_ResetCallback+0xd4>)
 800ca08:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	4a19      	ldr	r2, [pc, #100]	@ (800ca74 <TIM_ResetCallback+0xd8>)
 800ca10:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	4a18      	ldr	r2, [pc, #96]	@ (800ca78 <TIM_ResetCallback+0xdc>)
 800ca18:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	4a17      	ldr	r2, [pc, #92]	@ (800ca7c <TIM_ResetCallback+0xe0>)
 800ca20:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	4a16      	ldr	r2, [pc, #88]	@ (800ca80 <TIM_ResetCallback+0xe4>)
 800ca28:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	4a15      	ldr	r2, [pc, #84]	@ (800ca84 <TIM_ResetCallback+0xe8>)
 800ca30:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800ca34:	bf00      	nop
 800ca36:	370c      	adds	r7, #12
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3e:	4770      	bx	lr
 800ca40:	08005a6d 	.word	0x08005a6d
 800ca44:	0800bce9 	.word	0x0800bce9
 800ca48:	0800bd61 	.word	0x0800bd61
 800ca4c:	0800bd75 	.word	0x0800bd75
 800ca50:	0800bd11 	.word	0x0800bd11
 800ca54:	0800bd25 	.word	0x0800bd25
 800ca58:	0800bcfd 	.word	0x0800bcfd
 800ca5c:	0800bd39 	.word	0x0800bd39
 800ca60:	0800bd4d 	.word	0x0800bd4d
 800ca64:	0800bd89 	.word	0x0800bd89
 800ca68:	0800ccdd 	.word	0x0800ccdd
 800ca6c:	0800ccf1 	.word	0x0800ccf1
 800ca70:	0800cd05 	.word	0x0800cd05
 800ca74:	0800cd19 	.word	0x0800cd19
 800ca78:	0800cd2d 	.word	0x0800cd2d
 800ca7c:	0800cd41 	.word	0x0800cd41
 800ca80:	0800cd55 	.word	0x0800cd55
 800ca84:	0800cd69 	.word	0x0800cd69

0800ca88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ca88:	b480      	push	{r7}
 800ca8a:	b085      	sub	sp, #20
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
 800ca90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ca98:	2b01      	cmp	r3, #1
 800ca9a:	d101      	bne.n	800caa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ca9c:	2302      	movs	r3, #2
 800ca9e:	e074      	b.n	800cb8a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2202      	movs	r2, #2
 800caac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	685b      	ldr	r3, [r3, #4]
 800cab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	689b      	ldr	r3, [r3, #8]
 800cabe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a34      	ldr	r2, [pc, #208]	@ (800cb98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d009      	beq.n	800cade <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	4a33      	ldr	r2, [pc, #204]	@ (800cb9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d004      	beq.n	800cade <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a31      	ldr	r2, [pc, #196]	@ (800cba0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d108      	bne.n	800caf0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cae4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	685b      	ldr	r3, [r3, #4]
 800caea:	68fa      	ldr	r2, [r7, #12]
 800caec:	4313      	orrs	r3, r2
 800caee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800caf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cafa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	68fa      	ldr	r2, [r7, #12]
 800cb02:	4313      	orrs	r3, r2
 800cb04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	68fa      	ldr	r2, [r7, #12]
 800cb0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	4a21      	ldr	r2, [pc, #132]	@ (800cb98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d022      	beq.n	800cb5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb20:	d01d      	beq.n	800cb5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	4a1f      	ldr	r2, [pc, #124]	@ (800cba4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d018      	beq.n	800cb5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	4a1d      	ldr	r2, [pc, #116]	@ (800cba8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	d013      	beq.n	800cb5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	4a1c      	ldr	r2, [pc, #112]	@ (800cbac <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800cb3c:	4293      	cmp	r3, r2
 800cb3e:	d00e      	beq.n	800cb5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a15      	ldr	r2, [pc, #84]	@ (800cb9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d009      	beq.n	800cb5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	4a18      	ldr	r2, [pc, #96]	@ (800cbb0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d004      	beq.n	800cb5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4a11      	ldr	r2, [pc, #68]	@ (800cba0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d10c      	bne.n	800cb78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cb64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	689b      	ldr	r3, [r3, #8]
 800cb6a:	68ba      	ldr	r2, [r7, #8]
 800cb6c:	4313      	orrs	r3, r2
 800cb6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	68ba      	ldr	r2, [r7, #8]
 800cb76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	2201      	movs	r2, #1
 800cb7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2200      	movs	r2, #0
 800cb84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cb88:	2300      	movs	r3, #0
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	3714      	adds	r7, #20
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb94:	4770      	bx	lr
 800cb96:	bf00      	nop
 800cb98:	40012c00 	.word	0x40012c00
 800cb9c:	40013400 	.word	0x40013400
 800cba0:	40015000 	.word	0x40015000
 800cba4:	40000400 	.word	0x40000400
 800cba8:	40000800 	.word	0x40000800
 800cbac:	40000c00 	.word	0x40000c00
 800cbb0:	40014000 	.word	0x40014000

0800cbb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
 800cbbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d101      	bne.n	800cbd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cbcc:	2302      	movs	r3, #2
 800cbce:	e078      	b.n	800ccc2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	68db      	ldr	r3, [r3, #12]
 800cbe2:	4313      	orrs	r3, r2
 800cbe4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	689b      	ldr	r3, [r3, #8]
 800cbf0:	4313      	orrs	r3, r2
 800cbf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	685b      	ldr	r3, [r3, #4]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	4313      	orrs	r3, r2
 800cc0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	691b      	ldr	r3, [r3, #16]
 800cc1a:	4313      	orrs	r3, r2
 800cc1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	695b      	ldr	r3, [r3, #20]
 800cc28:	4313      	orrs	r3, r2
 800cc2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800cc32:	683b      	ldr	r3, [r7, #0]
 800cc34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc36:	4313      	orrs	r3, r2
 800cc38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	699b      	ldr	r3, [r3, #24]
 800cc44:	041b      	lsls	r3, r3, #16
 800cc46:	4313      	orrs	r3, r2
 800cc48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	69db      	ldr	r3, [r3, #28]
 800cc54:	4313      	orrs	r3, r2
 800cc56:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	4a1c      	ldr	r2, [pc, #112]	@ (800ccd0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	d009      	beq.n	800cc76 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	4a1b      	ldr	r2, [pc, #108]	@ (800ccd4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800cc68:	4293      	cmp	r3, r2
 800cc6a:	d004      	beq.n	800cc76 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	4a19      	ldr	r2, [pc, #100]	@ (800ccd8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d11c      	bne.n	800ccb0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc80:	051b      	lsls	r3, r3, #20
 800cc82:	4313      	orrs	r3, r2
 800cc84:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	6a1b      	ldr	r3, [r3, #32]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccac:	4313      	orrs	r3, r2
 800ccae:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	68fa      	ldr	r2, [r7, #12]
 800ccb6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ccc0:	2300      	movs	r3, #0
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3714      	adds	r7, #20
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr
 800ccce:	bf00      	nop
 800ccd0:	40012c00 	.word	0x40012c00
 800ccd4:	40013400 	.word	0x40013400
 800ccd8:	40015000 	.word	0x40015000

0800ccdc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b083      	sub	sp, #12
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cce4:	bf00      	nop
 800cce6:	370c      	adds	r7, #12
 800cce8:	46bd      	mov	sp, r7
 800ccea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccee:	4770      	bx	lr

0800ccf0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800ccf8:	bf00      	nop
 800ccfa:	370c      	adds	r7, #12
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd02:	4770      	bx	lr

0800cd04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cd04:	b480      	push	{r7}
 800cd06:	b083      	sub	sp, #12
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cd0c:	bf00      	nop
 800cd0e:	370c      	adds	r7, #12
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cd18:	b480      	push	{r7}
 800cd1a:	b083      	sub	sp, #12
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cd20:	bf00      	nop
 800cd22:	370c      	adds	r7, #12
 800cd24:	46bd      	mov	sp, r7
 800cd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2a:	4770      	bx	lr

0800cd2c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b083      	sub	sp, #12
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800cd34:	bf00      	nop
 800cd36:	370c      	adds	r7, #12
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3e:	4770      	bx	lr

0800cd40 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800cd40:	b480      	push	{r7}
 800cd42:	b083      	sub	sp, #12
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800cd48:	bf00      	nop
 800cd4a:	370c      	adds	r7, #12
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd52:	4770      	bx	lr

0800cd54 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800cd54:	b480      	push	{r7}
 800cd56:	b083      	sub	sp, #12
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800cd5c:	bf00      	nop
 800cd5e:	370c      	adds	r7, #12
 800cd60:	46bd      	mov	sp, r7
 800cd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd66:	4770      	bx	lr

0800cd68 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800cd70:	bf00      	nop
 800cd72:	370c      	adds	r7, #12
 800cd74:	46bd      	mov	sp, r7
 800cd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7a:	4770      	bx	lr

0800cd7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b082      	sub	sp, #8
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d101      	bne.n	800cd8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cd8a:	2301      	movs	r3, #1
 800cd8c:	e050      	b.n	800ce30 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d114      	bne.n	800cdc2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f000 fd5b 	bl	800d85c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d103      	bne.n	800cdb8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	4a21      	ldr	r2, [pc, #132]	@ (800ce38 <HAL_UART_Init+0xbc>)
 800cdb4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2224      	movs	r2, #36	@ 0x24
 800cdc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	681a      	ldr	r2, [r3, #0]
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f022 0201 	bic.w	r2, r2, #1
 800cdd8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d002      	beq.n	800cde8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800cde2:	6878      	ldr	r0, [r7, #4]
 800cde4:	f001 f888 	bl	800def8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f000 fd89 	bl	800d900 <UART_SetConfig>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	d101      	bne.n	800cdf8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800cdf4:	2301      	movs	r3, #1
 800cdf6:	e01b      	b.n	800ce30 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	685a      	ldr	r2, [r3, #4]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ce06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	689a      	ldr	r2, [r3, #8]
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ce16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	681a      	ldr	r2, [r3, #0]
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f042 0201 	orr.w	r2, r2, #1
 800ce26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f001 f907 	bl	800e03c <UART_CheckIdleState>
 800ce2e:	4603      	mov	r3, r0
}
 800ce30:	4618      	mov	r0, r3
 800ce32:	3708      	adds	r7, #8
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}
 800ce38:	08007251 	.word	0x08007251

0800ce3c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b087      	sub	sp, #28
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	60f8      	str	r0, [r7, #12]
 800ce44:	460b      	mov	r3, r1
 800ce46:	607a      	str	r2, [r7, #4]
 800ce48:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d109      	bne.n	800ce68 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800ce64:	2301      	movs	r3, #1
 800ce66:	e09c      	b.n	800cfa2 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce6e:	2b20      	cmp	r3, #32
 800ce70:	d16c      	bne.n	800cf4c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800ce72:	7afb      	ldrb	r3, [r7, #11]
 800ce74:	2b0c      	cmp	r3, #12
 800ce76:	d85e      	bhi.n	800cf36 <HAL_UART_RegisterCallback+0xfa>
 800ce78:	a201      	add	r2, pc, #4	@ (adr r2, 800ce80 <HAL_UART_RegisterCallback+0x44>)
 800ce7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce7e:	bf00      	nop
 800ce80:	0800ceb5 	.word	0x0800ceb5
 800ce84:	0800cebf 	.word	0x0800cebf
 800ce88:	0800cec9 	.word	0x0800cec9
 800ce8c:	0800ced3 	.word	0x0800ced3
 800ce90:	0800cedd 	.word	0x0800cedd
 800ce94:	0800cee7 	.word	0x0800cee7
 800ce98:	0800cef1 	.word	0x0800cef1
 800ce9c:	0800cefb 	.word	0x0800cefb
 800cea0:	0800cf05 	.word	0x0800cf05
 800cea4:	0800cf0f 	.word	0x0800cf0f
 800cea8:	0800cf19 	.word	0x0800cf19
 800ceac:	0800cf23 	.word	0x0800cf23
 800ceb0:	0800cf2d 	.word	0x0800cf2d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	687a      	ldr	r2, [r7, #4]
 800ceb8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800cebc:	e070      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	687a      	ldr	r2, [r7, #4]
 800cec2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800cec6:	e06b      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	687a      	ldr	r2, [r7, #4]
 800cecc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800ced0:	e066      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	687a      	ldr	r2, [r7, #4]
 800ced6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800ceda:	e061      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	687a      	ldr	r2, [r7, #4]
 800cee0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800cee4:	e05c      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	687a      	ldr	r2, [r7, #4]
 800ceea:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800ceee:	e057      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	687a      	ldr	r2, [r7, #4]
 800cef4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800cef8:	e052      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	687a      	ldr	r2, [r7, #4]
 800cefe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800cf02:	e04d      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	687a      	ldr	r2, [r7, #4]
 800cf08:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800cf0c:	e048      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	687a      	ldr	r2, [r7, #4]
 800cf12:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800cf16:	e043      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800cf20:	e03e      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	687a      	ldr	r2, [r7, #4]
 800cf26:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800cf2a:	e039      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800cf34:	e034      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800cf46:	2301      	movs	r3, #1
 800cf48:	75fb      	strb	r3, [r7, #23]
        break;
 800cf4a:	e029      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d11a      	bne.n	800cf8c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800cf56:	7afb      	ldrb	r3, [r7, #11]
 800cf58:	2b0b      	cmp	r3, #11
 800cf5a:	d002      	beq.n	800cf62 <HAL_UART_RegisterCallback+0x126>
 800cf5c:	2b0c      	cmp	r3, #12
 800cf5e:	d005      	beq.n	800cf6c <HAL_UART_RegisterCallback+0x130>
 800cf60:	e009      	b.n	800cf76 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	687a      	ldr	r2, [r7, #4]
 800cf66:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800cf6a:	e019      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	687a      	ldr	r2, [r7, #4]
 800cf70:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800cf74:	e014      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf7c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800cf86:	2301      	movs	r3, #1
 800cf88:	75fb      	strb	r3, [r7, #23]
        break;
 800cf8a:	e009      	b.n	800cfa0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf92:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800cf9c:	2301      	movs	r3, #1
 800cf9e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800cfa0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	371c      	adds	r7, #28
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfac:	4770      	bx	lr
 800cfae:	bf00      	nop

0800cfb0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b08a      	sub	sp, #40	@ 0x28
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	4613      	mov	r3, r2
 800cfbc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cfc4:	2b20      	cmp	r3, #32
 800cfc6:	d137      	bne.n	800d038 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800cfc8:	68bb      	ldr	r3, [r7, #8]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d002      	beq.n	800cfd4 <HAL_UART_Receive_DMA+0x24>
 800cfce:	88fb      	ldrh	r3, [r7, #6]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d101      	bne.n	800cfd8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	e030      	b.n	800d03a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	2200      	movs	r2, #0
 800cfdc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	4a18      	ldr	r2, [pc, #96]	@ (800d044 <HAL_UART_Receive_DMA+0x94>)
 800cfe4:	4293      	cmp	r3, r2
 800cfe6:	d01f      	beq.n	800d028 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	685b      	ldr	r3, [r3, #4]
 800cfee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d018      	beq.n	800d028 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cffc:	697b      	ldr	r3, [r7, #20]
 800cffe:	e853 3f00 	ldrex	r3, [r3]
 800d002:	613b      	str	r3, [r7, #16]
   return(result);
 800d004:	693b      	ldr	r3, [r7, #16]
 800d006:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d00a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	461a      	mov	r2, r3
 800d012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d014:	623b      	str	r3, [r7, #32]
 800d016:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d018:	69f9      	ldr	r1, [r7, #28]
 800d01a:	6a3a      	ldr	r2, [r7, #32]
 800d01c:	e841 2300 	strex	r3, r2, [r1]
 800d020:	61bb      	str	r3, [r7, #24]
   return(result);
 800d022:	69bb      	ldr	r3, [r7, #24]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d1e6      	bne.n	800cff6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d028:	88fb      	ldrh	r3, [r7, #6]
 800d02a:	461a      	mov	r2, r3
 800d02c:	68b9      	ldr	r1, [r7, #8]
 800d02e:	68f8      	ldr	r0, [r7, #12]
 800d030:	f001 f91c 	bl	800e26c <UART_Start_Receive_DMA>
 800d034:	4603      	mov	r3, r0
 800d036:	e000      	b.n	800d03a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d038:	2302      	movs	r3, #2
  }
}
 800d03a:	4618      	mov	r0, r3
 800d03c:	3728      	adds	r7, #40	@ 0x28
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd80      	pop	{r7, pc}
 800d042:	bf00      	nop
 800d044:	40008000 	.word	0x40008000

0800d048 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b0ba      	sub	sp, #232	@ 0xe8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	69db      	ldr	r3, [r3, #28]
 800d056:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	689b      	ldr	r3, [r3, #8]
 800d06a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d06e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d072:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d076:	4013      	ands	r3, r2
 800d078:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d07c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d080:	2b00      	cmp	r3, #0
 800d082:	d11b      	bne.n	800d0bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d088:	f003 0320 	and.w	r3, r3, #32
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d015      	beq.n	800d0bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d094:	f003 0320 	and.w	r3, r3, #32
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d105      	bne.n	800d0a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d09c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d0a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d009      	beq.n	800d0bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	f000 8312 	beq.w	800d6d6 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	4798      	blx	r3
      }
      return;
 800d0ba:	e30c      	b.n	800d6d6 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d0bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	f000 8129 	beq.w	800d318 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d0c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d0ca:	4b90      	ldr	r3, [pc, #576]	@ (800d30c <HAL_UART_IRQHandler+0x2c4>)
 800d0cc:	4013      	ands	r3, r2
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d106      	bne.n	800d0e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d0d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d0d6:	4b8e      	ldr	r3, [pc, #568]	@ (800d310 <HAL_UART_IRQHandler+0x2c8>)
 800d0d8:	4013      	ands	r3, r2
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	f000 811c 	beq.w	800d318 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0e4:	f003 0301 	and.w	r3, r3, #1
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d011      	beq.n	800d110 <HAL_UART_IRQHandler+0xc8>
 800d0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d0f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d00b      	beq.n	800d110 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	2201      	movs	r2, #1
 800d0fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d106:	f043 0201 	orr.w	r2, r3, #1
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d114:	f003 0302 	and.w	r3, r3, #2
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d011      	beq.n	800d140 <HAL_UART_IRQHandler+0xf8>
 800d11c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d120:	f003 0301 	and.w	r3, r3, #1
 800d124:	2b00      	cmp	r3, #0
 800d126:	d00b      	beq.n	800d140 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	2202      	movs	r2, #2
 800d12e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d136:	f043 0204 	orr.w	r2, r3, #4
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d144:	f003 0304 	and.w	r3, r3, #4
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d011      	beq.n	800d170 <HAL_UART_IRQHandler+0x128>
 800d14c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d150:	f003 0301 	and.w	r3, r3, #1
 800d154:	2b00      	cmp	r3, #0
 800d156:	d00b      	beq.n	800d170 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	2204      	movs	r2, #4
 800d15e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d166:	f043 0202 	orr.w	r2, r3, #2
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d174:	f003 0308 	and.w	r3, r3, #8
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d017      	beq.n	800d1ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d17c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d180:	f003 0320 	and.w	r3, r3, #32
 800d184:	2b00      	cmp	r3, #0
 800d186:	d105      	bne.n	800d194 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d188:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d18c:	4b5f      	ldr	r3, [pc, #380]	@ (800d30c <HAL_UART_IRQHandler+0x2c4>)
 800d18e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d190:	2b00      	cmp	r3, #0
 800d192:	d00b      	beq.n	800d1ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	2208      	movs	r2, #8
 800d19a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1a2:	f043 0208 	orr.w	r2, r3, #8
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d1ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d012      	beq.n	800d1de <HAL_UART_IRQHandler+0x196>
 800d1b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d00c      	beq.n	800d1de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d1cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1d4:	f043 0220 	orr.w	r2, r3, #32
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	f000 8278 	beq.w	800d6da <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d1ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1ee:	f003 0320 	and.w	r3, r3, #32
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d013      	beq.n	800d21e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d1f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1fa:	f003 0320 	and.w	r3, r3, #32
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d105      	bne.n	800d20e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d202:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d007      	beq.n	800d21e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d212:	2b00      	cmp	r3, #0
 800d214:	d003      	beq.n	800d21e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d224:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	689b      	ldr	r3, [r3, #8]
 800d22e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d232:	2b40      	cmp	r3, #64	@ 0x40
 800d234:	d005      	beq.n	800d242 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d236:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d23a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d058      	beq.n	800d2f4 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	f001 f8f9 	bl	800e43a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	689b      	ldr	r3, [r3, #8]
 800d24e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d252:	2b40      	cmp	r3, #64	@ 0x40
 800d254:	d148      	bne.n	800d2e8 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	3308      	adds	r3, #8
 800d25c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d260:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d264:	e853 3f00 	ldrex	r3, [r3]
 800d268:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d26c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d270:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d274:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	3308      	adds	r3, #8
 800d27e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d282:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d286:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d28a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d28e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d292:	e841 2300 	strex	r3, r2, [r1]
 800d296:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d29a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d1d9      	bne.n	800d256 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d017      	beq.n	800d2dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2b2:	4a18      	ldr	r2, [pc, #96]	@ (800d314 <HAL_UART_IRQHandler+0x2cc>)
 800d2b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2bc:	4618      	mov	r0, r3
 800d2be:	f7fc f8c5 	bl	800944c <HAL_DMA_Abort_IT>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d01f      	beq.n	800d308 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d2d6:	4610      	mov	r0, r2
 800d2d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2da:	e015      	b.n	800d308 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2e6:	e00f      	b.n	800d308 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2f2:	e009      	b.n	800d308 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2200      	movs	r2, #0
 800d302:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d306:	e1e8      	b.n	800d6da <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d308:	bf00      	nop
    return;
 800d30a:	e1e6      	b.n	800d6da <HAL_UART_IRQHandler+0x692>
 800d30c:	10000001 	.word	0x10000001
 800d310:	04000120 	.word	0x04000120
 800d314:	0800e705 	.word	0x0800e705

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	f040 8176 	bne.w	800d60e <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d326:	f003 0310 	and.w	r3, r3, #16
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	f000 816f 	beq.w	800d60e <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d334:	f003 0310 	and.w	r3, r3, #16
 800d338:	2b00      	cmp	r3, #0
 800d33a:	f000 8168 	beq.w	800d60e <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	2210      	movs	r2, #16
 800d344:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	689b      	ldr	r3, [r3, #8]
 800d34c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d350:	2b40      	cmp	r3, #64	@ 0x40
 800d352:	f040 80dc 	bne.w	800d50e <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	685b      	ldr	r3, [r3, #4]
 800d360:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d364:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d368:	2b00      	cmp	r3, #0
 800d36a:	f000 80b1 	beq.w	800d4d0 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d374:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d378:	429a      	cmp	r2, r3
 800d37a:	f080 80a9 	bcs.w	800d4d0 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d384:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	f003 0320 	and.w	r3, r3, #32
 800d396:	2b00      	cmp	r3, #0
 800d398:	f040 8087 	bne.w	800d4aa <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d3a8:	e853 3f00 	ldrex	r3, [r3]
 800d3ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d3b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d3b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d3b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	461a      	mov	r2, r3
 800d3c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d3c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d3ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d3d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d3d6:	e841 2300 	strex	r3, r2, [r1]
 800d3da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d3de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d1da      	bne.n	800d39c <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	3308      	adds	r3, #8
 800d3ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d3f0:	e853 3f00 	ldrex	r3, [r3]
 800d3f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d3f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d3f8:	f023 0301 	bic.w	r3, r3, #1
 800d3fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	3308      	adds	r3, #8
 800d406:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d40a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d40e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d410:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d412:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d416:	e841 2300 	strex	r3, r2, [r1]
 800d41a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d41c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d1e1      	bne.n	800d3e6 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	3308      	adds	r3, #8
 800d428:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d42a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d42c:	e853 3f00 	ldrex	r3, [r3]
 800d430:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d432:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d434:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d438:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	3308      	adds	r3, #8
 800d442:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d446:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d448:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d44a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d44c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d44e:	e841 2300 	strex	r3, r2, [r1]
 800d452:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d454:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d456:	2b00      	cmp	r3, #0
 800d458:	d1e3      	bne.n	800d422 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	2220      	movs	r2, #32
 800d45e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	2200      	movs	r2, #0
 800d466:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d46e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d470:	e853 3f00 	ldrex	r3, [r3]
 800d474:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d476:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d478:	f023 0310 	bic.w	r3, r3, #16
 800d47c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	461a      	mov	r2, r3
 800d486:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d48a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d48c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d48e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d490:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d492:	e841 2300 	strex	r3, r2, [r1]
 800d496:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d1e4      	bne.n	800d468 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	f7fb ff78 	bl	800939a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2202      	movs	r2, #2
 800d4ae:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d4b6:	687a      	ldr	r2, [r7, #4]
 800d4b8:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800d4bc:	687a      	ldr	r2, [r7, #4]
 800d4be:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800d4c2:	b292      	uxth	r2, r2
 800d4c4:	1a8a      	subs	r2, r1, r2
 800d4c6:	b292      	uxth	r2, r2
 800d4c8:	4611      	mov	r1, r2
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d4ce:	e106      	b.n	800d6de <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d4d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d4da:	429a      	cmp	r2, r3
 800d4dc:	f040 80ff 	bne.w	800d6de <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	f003 0320 	and.w	r3, r3, #32
 800d4ee:	2b20      	cmp	r3, #32
 800d4f0:	f040 80f5 	bne.w	800d6de <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2202      	movs	r2, #2
 800d4f8:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d500:	687a      	ldr	r2, [r7, #4]
 800d502:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800d506:	4611      	mov	r1, r2
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	4798      	blx	r3
      return;
 800d50c:	e0e7      	b.n	800d6de <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d51a:	b29b      	uxth	r3, r3
 800d51c:	1ad3      	subs	r3, r2, r3
 800d51e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d528:	b29b      	uxth	r3, r3
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	f000 80d9 	beq.w	800d6e2 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800d530:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d534:	2b00      	cmp	r3, #0
 800d536:	f000 80d4 	beq.w	800d6e2 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d542:	e853 3f00 	ldrex	r3, [r3]
 800d546:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d54a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d54e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	461a      	mov	r2, r3
 800d558:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d55c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d55e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d560:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d562:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d564:	e841 2300 	strex	r3, r2, [r1]
 800d568:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d56a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d1e4      	bne.n	800d53a <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	3308      	adds	r3, #8
 800d576:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57a:	e853 3f00 	ldrex	r3, [r3]
 800d57e:	623b      	str	r3, [r7, #32]
   return(result);
 800d580:	6a3b      	ldr	r3, [r7, #32]
 800d582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d586:	f023 0301 	bic.w	r3, r3, #1
 800d58a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	3308      	adds	r3, #8
 800d594:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d598:	633a      	str	r2, [r7, #48]	@ 0x30
 800d59a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d59c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d59e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5a0:	e841 2300 	strex	r3, r2, [r1]
 800d5a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d1e1      	bne.n	800d570 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2220      	movs	r2, #32
 800d5b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2200      	movs	r2, #0
 800d5be:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	e853 3f00 	ldrex	r3, [r3]
 800d5cc:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	f023 0310 	bic.w	r3, r3, #16
 800d5d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	461a      	mov	r2, r3
 800d5de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d5e2:	61fb      	str	r3, [r7, #28]
 800d5e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e6:	69b9      	ldr	r1, [r7, #24]
 800d5e8:	69fa      	ldr	r2, [r7, #28]
 800d5ea:	e841 2300 	strex	r3, r2, [r1]
 800d5ee:	617b      	str	r3, [r7, #20]
   return(result);
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d1e4      	bne.n	800d5c0 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2202      	movs	r2, #2
 800d5fa:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d602:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800d606:	4611      	mov	r1, r2
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d60c:	e069      	b.n	800d6e2 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d60e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d612:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d616:	2b00      	cmp	r3, #0
 800d618:	d010      	beq.n	800d63c <HAL_UART_IRQHandler+0x5f4>
 800d61a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d61e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d622:	2b00      	cmp	r3, #0
 800d624:	d00a      	beq.n	800d63c <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d62e:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d63a:	e055      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d63c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d644:	2b00      	cmp	r3, #0
 800d646:	d014      	beq.n	800d672 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d64c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d650:	2b00      	cmp	r3, #0
 800d652:	d105      	bne.n	800d660 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d654:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d658:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d008      	beq.n	800d672 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d664:	2b00      	cmp	r3, #0
 800d666:	d03e      	beq.n	800d6e6 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d66c:	6878      	ldr	r0, [r7, #4]
 800d66e:	4798      	blx	r3
    }
    return;
 800d670:	e039      	b.n	800d6e6 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d009      	beq.n	800d692 <HAL_UART_IRQHandler+0x64a>
 800d67e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d686:	2b00      	cmp	r3, #0
 800d688:	d003      	beq.n	800d692 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	f001 f84e 	bl	800e72c <UART_EndTransmit_IT>
    return;
 800d690:	e02a      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d696:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d00b      	beq.n	800d6b6 <HAL_UART_IRQHandler+0x66e>
 800d69e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6a2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d005      	beq.n	800d6b6 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d6b4:	e018      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d6b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d012      	beq.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
 800d6c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	da0e      	bge.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d6d0:	6878      	ldr	r0, [r7, #4]
 800d6d2:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d6d4:	e008      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
      return;
 800d6d6:	bf00      	nop
 800d6d8:	e006      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
    return;
 800d6da:	bf00      	nop
 800d6dc:	e004      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
      return;
 800d6de:	bf00      	nop
 800d6e0:	e002      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
      return;
 800d6e2:	bf00      	nop
 800d6e4:	e000      	b.n	800d6e8 <HAL_UART_IRQHandler+0x6a0>
    return;
 800d6e6:	bf00      	nop
  }
}
 800d6e8:	37e8      	adds	r7, #232	@ 0xe8
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}
 800d6ee:	bf00      	nop

0800d6f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	b083      	sub	sp, #12
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d6f8:	bf00      	nop
 800d6fa:	370c      	adds	r7, #12
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d702:	4770      	bx	lr

0800d704 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d704:	b480      	push	{r7}
 800d706:	b083      	sub	sp, #12
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d70c:	bf00      	nop
 800d70e:	370c      	adds	r7, #12
 800d710:	46bd      	mov	sp, r7
 800d712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d716:	4770      	bx	lr

0800d718 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d720:	bf00      	nop
 800d722:	370c      	adds	r7, #12
 800d724:	46bd      	mov	sp, r7
 800d726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72a:	4770      	bx	lr

0800d72c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d72c:	b480      	push	{r7}
 800d72e:	b083      	sub	sp, #12
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d734:	bf00      	nop
 800d736:	370c      	adds	r7, #12
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr

0800d740 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800d740:	b480      	push	{r7}
 800d742:	b083      	sub	sp, #12
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800d748:	bf00      	nop
 800d74a:	370c      	adds	r7, #12
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800d754:	b480      	push	{r7}
 800d756:	b083      	sub	sp, #12
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800d75c:	bf00      	nop
 800d75e:	370c      	adds	r7, #12
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr

0800d768 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800d770:	bf00      	nop
 800d772:	370c      	adds	r7, #12
 800d774:	46bd      	mov	sp, r7
 800d776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77a:	4770      	bx	lr

0800d77c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	460b      	mov	r3, r1
 800d786:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d788:	bf00      	nop
 800d78a:	370c      	adds	r7, #12
 800d78c:	46bd      	mov	sp, r7
 800d78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d792:	4770      	bx	lr

0800d794 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800d794:	b480      	push	{r7}
 800d796:	b083      	sub	sp, #12
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
 800d79c:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	4a09      	ldr	r2, [pc, #36]	@ (800d7c8 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800d7a4:	4293      	cmp	r3, r2
 800d7a6:	d009      	beq.n	800d7bc <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	695b      	ldr	r3, [r3, #20]
 800d7ae:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	683a      	ldr	r2, [r7, #0]
 800d7b8:	430a      	orrs	r2, r1
 800d7ba:	615a      	str	r2, [r3, #20]
  }
}
 800d7bc:	bf00      	nop
 800d7be:	370c      	adds	r7, #12
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c6:	4770      	bx	lr
 800d7c8:	40008000 	.word	0x40008000

0800d7cc <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b083      	sub	sp, #12
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	4a18      	ldr	r2, [pc, #96]	@ (800d83c <HAL_UART_EnableReceiverTimeout+0x70>)
 800d7da:	4293      	cmp	r3, r2
 800d7dc:	d027      	beq.n	800d82e <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7e4:	2b20      	cmp	r3, #32
 800d7e6:	d120      	bne.n	800d82a <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d7ee:	2b01      	cmp	r3, #1
 800d7f0:	d101      	bne.n	800d7f6 <HAL_UART_EnableReceiverTimeout+0x2a>
 800d7f2:	2302      	movs	r3, #2
 800d7f4:	e01c      	b.n	800d830 <HAL_UART_EnableReceiverTimeout+0x64>
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2201      	movs	r2, #1
 800d7fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	2224      	movs	r2, #36	@ 0x24
 800d802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	685a      	ldr	r2, [r3, #4]
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800d814:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2220      	movs	r2, #32
 800d81a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2200      	movs	r2, #0
 800d822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800d826:	2300      	movs	r3, #0
 800d828:	e002      	b.n	800d830 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800d82a:	2302      	movs	r3, #2
 800d82c:	e000      	b.n	800d830 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800d82e:	2301      	movs	r3, #1
  }
}
 800d830:	4618      	mov	r0, r3
 800d832:	370c      	adds	r7, #12
 800d834:	46bd      	mov	sp, r7
 800d836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83a:	4770      	bx	lr
 800d83c:	40008000 	.word	0x40008000

0800d840 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800d840:	b480      	push	{r7}
 800d842:	b083      	sub	sp, #12
 800d844:	af00      	add	r7, sp, #0
 800d846:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800d84e:	4618      	mov	r0, r3
 800d850:	370c      	adds	r7, #12
 800d852:	46bd      	mov	sp, r7
 800d854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d858:	4770      	bx	lr
	...

0800d85c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800d85c:	b480      	push	{r7}
 800d85e:	b083      	sub	sp, #12
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	4a1a      	ldr	r2, [pc, #104]	@ (800d8d0 <UART_InitCallbacksToDefault+0x74>)
 800d868:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	4a19      	ldr	r2, [pc, #100]	@ (800d8d4 <UART_InitCallbacksToDefault+0x78>)
 800d870:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	4a18      	ldr	r2, [pc, #96]	@ (800d8d8 <UART_InitCallbacksToDefault+0x7c>)
 800d878:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	4a17      	ldr	r2, [pc, #92]	@ (800d8dc <UART_InitCallbacksToDefault+0x80>)
 800d880:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	4a16      	ldr	r2, [pc, #88]	@ (800d8e0 <UART_InitCallbacksToDefault+0x84>)
 800d888:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	4a15      	ldr	r2, [pc, #84]	@ (800d8e4 <UART_InitCallbacksToDefault+0x88>)
 800d890:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	4a14      	ldr	r2, [pc, #80]	@ (800d8e8 <UART_InitCallbacksToDefault+0x8c>)
 800d898:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	4a13      	ldr	r2, [pc, #76]	@ (800d8ec <UART_InitCallbacksToDefault+0x90>)
 800d8a0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	4a12      	ldr	r2, [pc, #72]	@ (800d8f0 <UART_InitCallbacksToDefault+0x94>)
 800d8a8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	4a11      	ldr	r2, [pc, #68]	@ (800d8f4 <UART_InitCallbacksToDefault+0x98>)
 800d8b0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	4a10      	ldr	r2, [pc, #64]	@ (800d8f8 <UART_InitCallbacksToDefault+0x9c>)
 800d8b8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	4a0f      	ldr	r2, [pc, #60]	@ (800d8fc <UART_InitCallbacksToDefault+0xa0>)
 800d8c0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800d8c4:	bf00      	nop
 800d8c6:	370c      	adds	r7, #12
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr
 800d8d0:	0800d705 	.word	0x0800d705
 800d8d4:	0800d6f1 	.word	0x0800d6f1
 800d8d8:	0800d719 	.word	0x0800d719
 800d8dc:	08005a59 	.word	0x08005a59
 800d8e0:	0800d72d 	.word	0x0800d72d
 800d8e4:	0800d741 	.word	0x0800d741
 800d8e8:	0800d755 	.word	0x0800d755
 800d8ec:	0800d769 	.word	0x0800d769
 800d8f0:	0800e787 	.word	0x0800e787
 800d8f4:	0800e79b 	.word	0x0800e79b
 800d8f8:	0800e7af 	.word	0x0800e7af
 800d8fc:	0800d77d 	.word	0x0800d77d

0800d900 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d904:	b08c      	sub	sp, #48	@ 0x30
 800d906:	af00      	add	r7, sp, #0
 800d908:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d90a:	2300      	movs	r3, #0
 800d90c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d910:	697b      	ldr	r3, [r7, #20]
 800d912:	689a      	ldr	r2, [r3, #8]
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	691b      	ldr	r3, [r3, #16]
 800d918:	431a      	orrs	r2, r3
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	695b      	ldr	r3, [r3, #20]
 800d91e:	431a      	orrs	r2, r3
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	69db      	ldr	r3, [r3, #28]
 800d924:	4313      	orrs	r3, r2
 800d926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	681a      	ldr	r2, [r3, #0]
 800d92e:	4baa      	ldr	r3, [pc, #680]	@ (800dbd8 <UART_SetConfig+0x2d8>)
 800d930:	4013      	ands	r3, r2
 800d932:	697a      	ldr	r2, [r7, #20]
 800d934:	6812      	ldr	r2, [r2, #0]
 800d936:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d938:	430b      	orrs	r3, r1
 800d93a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d93c:	697b      	ldr	r3, [r7, #20]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	685b      	ldr	r3, [r3, #4]
 800d942:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d946:	697b      	ldr	r3, [r7, #20]
 800d948:	68da      	ldr	r2, [r3, #12]
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	430a      	orrs	r2, r1
 800d950:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d952:	697b      	ldr	r3, [r7, #20]
 800d954:	699b      	ldr	r3, [r3, #24]
 800d956:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d958:	697b      	ldr	r3, [r7, #20]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	4a9f      	ldr	r2, [pc, #636]	@ (800dbdc <UART_SetConfig+0x2dc>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d004      	beq.n	800d96c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	6a1b      	ldr	r3, [r3, #32]
 800d966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d968:	4313      	orrs	r3, r2
 800d96a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d96c:	697b      	ldr	r3, [r7, #20]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	689b      	ldr	r3, [r3, #8]
 800d972:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d976:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d97a:	697a      	ldr	r2, [r7, #20]
 800d97c:	6812      	ldr	r2, [r2, #0]
 800d97e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d980:	430b      	orrs	r3, r1
 800d982:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d984:	697b      	ldr	r3, [r7, #20]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d98a:	f023 010f 	bic.w	r1, r3, #15
 800d98e:	697b      	ldr	r3, [r7, #20]
 800d990:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d992:	697b      	ldr	r3, [r7, #20]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	430a      	orrs	r2, r1
 800d998:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d99a:	697b      	ldr	r3, [r7, #20]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a90      	ldr	r2, [pc, #576]	@ (800dbe0 <UART_SetConfig+0x2e0>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d125      	bne.n	800d9f0 <UART_SetConfig+0xf0>
 800d9a4:	4b8f      	ldr	r3, [pc, #572]	@ (800dbe4 <UART_SetConfig+0x2e4>)
 800d9a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9aa:	f003 0303 	and.w	r3, r3, #3
 800d9ae:	2b03      	cmp	r3, #3
 800d9b0:	d81a      	bhi.n	800d9e8 <UART_SetConfig+0xe8>
 800d9b2:	a201      	add	r2, pc, #4	@ (adr r2, 800d9b8 <UART_SetConfig+0xb8>)
 800d9b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9b8:	0800d9c9 	.word	0x0800d9c9
 800d9bc:	0800d9d9 	.word	0x0800d9d9
 800d9c0:	0800d9d1 	.word	0x0800d9d1
 800d9c4:	0800d9e1 	.word	0x0800d9e1
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9ce:	e116      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800d9d0:	2302      	movs	r3, #2
 800d9d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9d6:	e112      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800d9d8:	2304      	movs	r3, #4
 800d9da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9de:	e10e      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800d9e0:	2308      	movs	r3, #8
 800d9e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9e6:	e10a      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800d9e8:	2310      	movs	r3, #16
 800d9ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9ee:	e106      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	4a7c      	ldr	r2, [pc, #496]	@ (800dbe8 <UART_SetConfig+0x2e8>)
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	d138      	bne.n	800da6c <UART_SetConfig+0x16c>
 800d9fa:	4b7a      	ldr	r3, [pc, #488]	@ (800dbe4 <UART_SetConfig+0x2e4>)
 800d9fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da00:	f003 030c 	and.w	r3, r3, #12
 800da04:	2b0c      	cmp	r3, #12
 800da06:	d82d      	bhi.n	800da64 <UART_SetConfig+0x164>
 800da08:	a201      	add	r2, pc, #4	@ (adr r2, 800da10 <UART_SetConfig+0x110>)
 800da0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da0e:	bf00      	nop
 800da10:	0800da45 	.word	0x0800da45
 800da14:	0800da65 	.word	0x0800da65
 800da18:	0800da65 	.word	0x0800da65
 800da1c:	0800da65 	.word	0x0800da65
 800da20:	0800da55 	.word	0x0800da55
 800da24:	0800da65 	.word	0x0800da65
 800da28:	0800da65 	.word	0x0800da65
 800da2c:	0800da65 	.word	0x0800da65
 800da30:	0800da4d 	.word	0x0800da4d
 800da34:	0800da65 	.word	0x0800da65
 800da38:	0800da65 	.word	0x0800da65
 800da3c:	0800da65 	.word	0x0800da65
 800da40:	0800da5d 	.word	0x0800da5d
 800da44:	2300      	movs	r3, #0
 800da46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da4a:	e0d8      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800da4c:	2302      	movs	r3, #2
 800da4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da52:	e0d4      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800da54:	2304      	movs	r3, #4
 800da56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da5a:	e0d0      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800da5c:	2308      	movs	r3, #8
 800da5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da62:	e0cc      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800da64:	2310      	movs	r3, #16
 800da66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da6a:	e0c8      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800da6c:	697b      	ldr	r3, [r7, #20]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	4a5e      	ldr	r2, [pc, #376]	@ (800dbec <UART_SetConfig+0x2ec>)
 800da72:	4293      	cmp	r3, r2
 800da74:	d125      	bne.n	800dac2 <UART_SetConfig+0x1c2>
 800da76:	4b5b      	ldr	r3, [pc, #364]	@ (800dbe4 <UART_SetConfig+0x2e4>)
 800da78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800da80:	2b30      	cmp	r3, #48	@ 0x30
 800da82:	d016      	beq.n	800dab2 <UART_SetConfig+0x1b2>
 800da84:	2b30      	cmp	r3, #48	@ 0x30
 800da86:	d818      	bhi.n	800daba <UART_SetConfig+0x1ba>
 800da88:	2b20      	cmp	r3, #32
 800da8a:	d00a      	beq.n	800daa2 <UART_SetConfig+0x1a2>
 800da8c:	2b20      	cmp	r3, #32
 800da8e:	d814      	bhi.n	800daba <UART_SetConfig+0x1ba>
 800da90:	2b00      	cmp	r3, #0
 800da92:	d002      	beq.n	800da9a <UART_SetConfig+0x19a>
 800da94:	2b10      	cmp	r3, #16
 800da96:	d008      	beq.n	800daaa <UART_SetConfig+0x1aa>
 800da98:	e00f      	b.n	800daba <UART_SetConfig+0x1ba>
 800da9a:	2300      	movs	r3, #0
 800da9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800daa0:	e0ad      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800daa2:	2302      	movs	r3, #2
 800daa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800daa8:	e0a9      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800daaa:	2304      	movs	r3, #4
 800daac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dab0:	e0a5      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800dab2:	2308      	movs	r3, #8
 800dab4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dab8:	e0a1      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800daba:	2310      	movs	r3, #16
 800dabc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dac0:	e09d      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800dac2:	697b      	ldr	r3, [r7, #20]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	4a4a      	ldr	r2, [pc, #296]	@ (800dbf0 <UART_SetConfig+0x2f0>)
 800dac8:	4293      	cmp	r3, r2
 800daca:	d125      	bne.n	800db18 <UART_SetConfig+0x218>
 800dacc:	4b45      	ldr	r3, [pc, #276]	@ (800dbe4 <UART_SetConfig+0x2e4>)
 800dace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dad2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800dad6:	2bc0      	cmp	r3, #192	@ 0xc0
 800dad8:	d016      	beq.n	800db08 <UART_SetConfig+0x208>
 800dada:	2bc0      	cmp	r3, #192	@ 0xc0
 800dadc:	d818      	bhi.n	800db10 <UART_SetConfig+0x210>
 800dade:	2b80      	cmp	r3, #128	@ 0x80
 800dae0:	d00a      	beq.n	800daf8 <UART_SetConfig+0x1f8>
 800dae2:	2b80      	cmp	r3, #128	@ 0x80
 800dae4:	d814      	bhi.n	800db10 <UART_SetConfig+0x210>
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d002      	beq.n	800daf0 <UART_SetConfig+0x1f0>
 800daea:	2b40      	cmp	r3, #64	@ 0x40
 800daec:	d008      	beq.n	800db00 <UART_SetConfig+0x200>
 800daee:	e00f      	b.n	800db10 <UART_SetConfig+0x210>
 800daf0:	2300      	movs	r3, #0
 800daf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800daf6:	e082      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800daf8:	2302      	movs	r3, #2
 800dafa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dafe:	e07e      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db00:	2304      	movs	r3, #4
 800db02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db06:	e07a      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db08:	2308      	movs	r3, #8
 800db0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db0e:	e076      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db10:	2310      	movs	r3, #16
 800db12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db16:	e072      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4a35      	ldr	r2, [pc, #212]	@ (800dbf4 <UART_SetConfig+0x2f4>)
 800db1e:	4293      	cmp	r3, r2
 800db20:	d12a      	bne.n	800db78 <UART_SetConfig+0x278>
 800db22:	4b30      	ldr	r3, [pc, #192]	@ (800dbe4 <UART_SetConfig+0x2e4>)
 800db24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800db30:	d01a      	beq.n	800db68 <UART_SetConfig+0x268>
 800db32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800db36:	d81b      	bhi.n	800db70 <UART_SetConfig+0x270>
 800db38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db3c:	d00c      	beq.n	800db58 <UART_SetConfig+0x258>
 800db3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db42:	d815      	bhi.n	800db70 <UART_SetConfig+0x270>
 800db44:	2b00      	cmp	r3, #0
 800db46:	d003      	beq.n	800db50 <UART_SetConfig+0x250>
 800db48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db4c:	d008      	beq.n	800db60 <UART_SetConfig+0x260>
 800db4e:	e00f      	b.n	800db70 <UART_SetConfig+0x270>
 800db50:	2300      	movs	r3, #0
 800db52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db56:	e052      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db58:	2302      	movs	r3, #2
 800db5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db5e:	e04e      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db60:	2304      	movs	r3, #4
 800db62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db66:	e04a      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db68:	2308      	movs	r3, #8
 800db6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db6e:	e046      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db70:	2310      	movs	r3, #16
 800db72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db76:	e042      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800db78:	697b      	ldr	r3, [r7, #20]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	4a17      	ldr	r2, [pc, #92]	@ (800dbdc <UART_SetConfig+0x2dc>)
 800db7e:	4293      	cmp	r3, r2
 800db80:	d13a      	bne.n	800dbf8 <UART_SetConfig+0x2f8>
 800db82:	4b18      	ldr	r3, [pc, #96]	@ (800dbe4 <UART_SetConfig+0x2e4>)
 800db84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800db8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800db90:	d01a      	beq.n	800dbc8 <UART_SetConfig+0x2c8>
 800db92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800db96:	d81b      	bhi.n	800dbd0 <UART_SetConfig+0x2d0>
 800db98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800db9c:	d00c      	beq.n	800dbb8 <UART_SetConfig+0x2b8>
 800db9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dba2:	d815      	bhi.n	800dbd0 <UART_SetConfig+0x2d0>
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d003      	beq.n	800dbb0 <UART_SetConfig+0x2b0>
 800dba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dbac:	d008      	beq.n	800dbc0 <UART_SetConfig+0x2c0>
 800dbae:	e00f      	b.n	800dbd0 <UART_SetConfig+0x2d0>
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dbb6:	e022      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800dbb8:	2302      	movs	r3, #2
 800dbba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dbbe:	e01e      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800dbc0:	2304      	movs	r3, #4
 800dbc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dbc6:	e01a      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800dbc8:	2308      	movs	r3, #8
 800dbca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dbce:	e016      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800dbd0:	2310      	movs	r3, #16
 800dbd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dbd6:	e012      	b.n	800dbfe <UART_SetConfig+0x2fe>
 800dbd8:	cfff69f3 	.word	0xcfff69f3
 800dbdc:	40008000 	.word	0x40008000
 800dbe0:	40013800 	.word	0x40013800
 800dbe4:	40021000 	.word	0x40021000
 800dbe8:	40004400 	.word	0x40004400
 800dbec:	40004800 	.word	0x40004800
 800dbf0:	40004c00 	.word	0x40004c00
 800dbf4:	40005000 	.word	0x40005000
 800dbf8:	2310      	movs	r3, #16
 800dbfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dbfe:	697b      	ldr	r3, [r7, #20]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	4aae      	ldr	r2, [pc, #696]	@ (800debc <UART_SetConfig+0x5bc>)
 800dc04:	4293      	cmp	r3, r2
 800dc06:	f040 8097 	bne.w	800dd38 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dc0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dc0e:	2b08      	cmp	r3, #8
 800dc10:	d823      	bhi.n	800dc5a <UART_SetConfig+0x35a>
 800dc12:	a201      	add	r2, pc, #4	@ (adr r2, 800dc18 <UART_SetConfig+0x318>)
 800dc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc18:	0800dc3d 	.word	0x0800dc3d
 800dc1c:	0800dc5b 	.word	0x0800dc5b
 800dc20:	0800dc45 	.word	0x0800dc45
 800dc24:	0800dc5b 	.word	0x0800dc5b
 800dc28:	0800dc4b 	.word	0x0800dc4b
 800dc2c:	0800dc5b 	.word	0x0800dc5b
 800dc30:	0800dc5b 	.word	0x0800dc5b
 800dc34:	0800dc5b 	.word	0x0800dc5b
 800dc38:	0800dc53 	.word	0x0800dc53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dc3c:	f7fc fcf6 	bl	800a62c <HAL_RCC_GetPCLK1Freq>
 800dc40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dc42:	e010      	b.n	800dc66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dc44:	4b9e      	ldr	r3, [pc, #632]	@ (800dec0 <UART_SetConfig+0x5c0>)
 800dc46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dc48:	e00d      	b.n	800dc66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dc4a:	f7fc fc81 	bl	800a550 <HAL_RCC_GetSysClockFreq>
 800dc4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dc50:	e009      	b.n	800dc66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dc52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dc56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dc58:	e005      	b.n	800dc66 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dc5e:	2301      	movs	r3, #1
 800dc60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dc64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	f000 8130 	beq.w	800dece <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc72:	4a94      	ldr	r2, [pc, #592]	@ (800dec4 <UART_SetConfig+0x5c4>)
 800dc74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc78:	461a      	mov	r2, r3
 800dc7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc7c:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc80:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	685a      	ldr	r2, [r3, #4]
 800dc86:	4613      	mov	r3, r2
 800dc88:	005b      	lsls	r3, r3, #1
 800dc8a:	4413      	add	r3, r2
 800dc8c:	69ba      	ldr	r2, [r7, #24]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	d305      	bcc.n	800dc9e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	685b      	ldr	r3, [r3, #4]
 800dc96:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dc98:	69ba      	ldr	r2, [r7, #24]
 800dc9a:	429a      	cmp	r2, r3
 800dc9c:	d903      	bls.n	800dca6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800dc9e:	2301      	movs	r3, #1
 800dca0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dca4:	e113      	b.n	800dece <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dca8:	2200      	movs	r2, #0
 800dcaa:	60bb      	str	r3, [r7, #8]
 800dcac:	60fa      	str	r2, [r7, #12]
 800dcae:	697b      	ldr	r3, [r7, #20]
 800dcb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcb2:	4a84      	ldr	r2, [pc, #528]	@ (800dec4 <UART_SetConfig+0x5c4>)
 800dcb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dcb8:	b29b      	uxth	r3, r3
 800dcba:	2200      	movs	r2, #0
 800dcbc:	603b      	str	r3, [r7, #0]
 800dcbe:	607a      	str	r2, [r7, #4]
 800dcc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dcc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dcc8:	f7f2 ff94 	bl	8000bf4 <__aeabi_uldivmod>
 800dccc:	4602      	mov	r2, r0
 800dcce:	460b      	mov	r3, r1
 800dcd0:	4610      	mov	r0, r2
 800dcd2:	4619      	mov	r1, r3
 800dcd4:	f04f 0200 	mov.w	r2, #0
 800dcd8:	f04f 0300 	mov.w	r3, #0
 800dcdc:	020b      	lsls	r3, r1, #8
 800dcde:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dce2:	0202      	lsls	r2, r0, #8
 800dce4:	6979      	ldr	r1, [r7, #20]
 800dce6:	6849      	ldr	r1, [r1, #4]
 800dce8:	0849      	lsrs	r1, r1, #1
 800dcea:	2000      	movs	r0, #0
 800dcec:	460c      	mov	r4, r1
 800dcee:	4605      	mov	r5, r0
 800dcf0:	eb12 0804 	adds.w	r8, r2, r4
 800dcf4:	eb43 0905 	adc.w	r9, r3, r5
 800dcf8:	697b      	ldr	r3, [r7, #20]
 800dcfa:	685b      	ldr	r3, [r3, #4]
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	469a      	mov	sl, r3
 800dd00:	4693      	mov	fp, r2
 800dd02:	4652      	mov	r2, sl
 800dd04:	465b      	mov	r3, fp
 800dd06:	4640      	mov	r0, r8
 800dd08:	4649      	mov	r1, r9
 800dd0a:	f7f2 ff73 	bl	8000bf4 <__aeabi_uldivmod>
 800dd0e:	4602      	mov	r2, r0
 800dd10:	460b      	mov	r3, r1
 800dd12:	4613      	mov	r3, r2
 800dd14:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dd16:	6a3b      	ldr	r3, [r7, #32]
 800dd18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dd1c:	d308      	bcc.n	800dd30 <UART_SetConfig+0x430>
 800dd1e:	6a3b      	ldr	r3, [r7, #32]
 800dd20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd24:	d204      	bcs.n	800dd30 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800dd26:	697b      	ldr	r3, [r7, #20]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	6a3a      	ldr	r2, [r7, #32]
 800dd2c:	60da      	str	r2, [r3, #12]
 800dd2e:	e0ce      	b.n	800dece <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800dd30:	2301      	movs	r3, #1
 800dd32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dd36:	e0ca      	b.n	800dece <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dd38:	697b      	ldr	r3, [r7, #20]
 800dd3a:	69db      	ldr	r3, [r3, #28]
 800dd3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dd40:	d166      	bne.n	800de10 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800dd42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dd46:	2b08      	cmp	r3, #8
 800dd48:	d827      	bhi.n	800dd9a <UART_SetConfig+0x49a>
 800dd4a:	a201      	add	r2, pc, #4	@ (adr r2, 800dd50 <UART_SetConfig+0x450>)
 800dd4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd50:	0800dd75 	.word	0x0800dd75
 800dd54:	0800dd7d 	.word	0x0800dd7d
 800dd58:	0800dd85 	.word	0x0800dd85
 800dd5c:	0800dd9b 	.word	0x0800dd9b
 800dd60:	0800dd8b 	.word	0x0800dd8b
 800dd64:	0800dd9b 	.word	0x0800dd9b
 800dd68:	0800dd9b 	.word	0x0800dd9b
 800dd6c:	0800dd9b 	.word	0x0800dd9b
 800dd70:	0800dd93 	.word	0x0800dd93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dd74:	f7fc fc5a 	bl	800a62c <HAL_RCC_GetPCLK1Freq>
 800dd78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dd7a:	e014      	b.n	800dda6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dd7c:	f7fc fc6c 	bl	800a658 <HAL_RCC_GetPCLK2Freq>
 800dd80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dd82:	e010      	b.n	800dda6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dd84:	4b4e      	ldr	r3, [pc, #312]	@ (800dec0 <UART_SetConfig+0x5c0>)
 800dd86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dd88:	e00d      	b.n	800dda6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dd8a:	f7fc fbe1 	bl	800a550 <HAL_RCC_GetSysClockFreq>
 800dd8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dd90:	e009      	b.n	800dda6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dd92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dd96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dd98:	e005      	b.n	800dda6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dd9e:	2301      	movs	r3, #1
 800dda0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dda4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dda6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	f000 8090 	beq.w	800dece <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ddae:	697b      	ldr	r3, [r7, #20]
 800ddb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddb2:	4a44      	ldr	r2, [pc, #272]	@ (800dec4 <UART_SetConfig+0x5c4>)
 800ddb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ddb8:	461a      	mov	r2, r3
 800ddba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddbc:	fbb3 f3f2 	udiv	r3, r3, r2
 800ddc0:	005a      	lsls	r2, r3, #1
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	685b      	ldr	r3, [r3, #4]
 800ddc6:	085b      	lsrs	r3, r3, #1
 800ddc8:	441a      	add	r2, r3
 800ddca:	697b      	ldr	r3, [r7, #20]
 800ddcc:	685b      	ldr	r3, [r3, #4]
 800ddce:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddd2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ddd4:	6a3b      	ldr	r3, [r7, #32]
 800ddd6:	2b0f      	cmp	r3, #15
 800ddd8:	d916      	bls.n	800de08 <UART_SetConfig+0x508>
 800ddda:	6a3b      	ldr	r3, [r7, #32]
 800dddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dde0:	d212      	bcs.n	800de08 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dde2:	6a3b      	ldr	r3, [r7, #32]
 800dde4:	b29b      	uxth	r3, r3
 800dde6:	f023 030f 	bic.w	r3, r3, #15
 800ddea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ddec:	6a3b      	ldr	r3, [r7, #32]
 800ddee:	085b      	lsrs	r3, r3, #1
 800ddf0:	b29b      	uxth	r3, r3
 800ddf2:	f003 0307 	and.w	r3, r3, #7
 800ddf6:	b29a      	uxth	r2, r3
 800ddf8:	8bfb      	ldrh	r3, [r7, #30]
 800ddfa:	4313      	orrs	r3, r2
 800ddfc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	8bfa      	ldrh	r2, [r7, #30]
 800de04:	60da      	str	r2, [r3, #12]
 800de06:	e062      	b.n	800dece <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800de08:	2301      	movs	r3, #1
 800de0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800de0e:	e05e      	b.n	800dece <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800de10:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800de14:	2b08      	cmp	r3, #8
 800de16:	d828      	bhi.n	800de6a <UART_SetConfig+0x56a>
 800de18:	a201      	add	r2, pc, #4	@ (adr r2, 800de20 <UART_SetConfig+0x520>)
 800de1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de1e:	bf00      	nop
 800de20:	0800de45 	.word	0x0800de45
 800de24:	0800de4d 	.word	0x0800de4d
 800de28:	0800de55 	.word	0x0800de55
 800de2c:	0800de6b 	.word	0x0800de6b
 800de30:	0800de5b 	.word	0x0800de5b
 800de34:	0800de6b 	.word	0x0800de6b
 800de38:	0800de6b 	.word	0x0800de6b
 800de3c:	0800de6b 	.word	0x0800de6b
 800de40:	0800de63 	.word	0x0800de63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800de44:	f7fc fbf2 	bl	800a62c <HAL_RCC_GetPCLK1Freq>
 800de48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800de4a:	e014      	b.n	800de76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800de4c:	f7fc fc04 	bl	800a658 <HAL_RCC_GetPCLK2Freq>
 800de50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800de52:	e010      	b.n	800de76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800de54:	4b1a      	ldr	r3, [pc, #104]	@ (800dec0 <UART_SetConfig+0x5c0>)
 800de56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800de58:	e00d      	b.n	800de76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800de5a:	f7fc fb79 	bl	800a550 <HAL_RCC_GetSysClockFreq>
 800de5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800de60:	e009      	b.n	800de76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800de62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800de66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800de68:	e005      	b.n	800de76 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800de6a:	2300      	movs	r3, #0
 800de6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800de6e:	2301      	movs	r3, #1
 800de70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800de74:	bf00      	nop
    }

    if (pclk != 0U)
 800de76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d028      	beq.n	800dece <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de80:	4a10      	ldr	r2, [pc, #64]	@ (800dec4 <UART_SetConfig+0x5c4>)
 800de82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de86:	461a      	mov	r2, r3
 800de88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de8a:	fbb3 f2f2 	udiv	r2, r3, r2
 800de8e:	697b      	ldr	r3, [r7, #20]
 800de90:	685b      	ldr	r3, [r3, #4]
 800de92:	085b      	lsrs	r3, r3, #1
 800de94:	441a      	add	r2, r3
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	685b      	ldr	r3, [r3, #4]
 800de9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800de9e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dea0:	6a3b      	ldr	r3, [r7, #32]
 800dea2:	2b0f      	cmp	r3, #15
 800dea4:	d910      	bls.n	800dec8 <UART_SetConfig+0x5c8>
 800dea6:	6a3b      	ldr	r3, [r7, #32]
 800dea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800deac:	d20c      	bcs.n	800dec8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800deae:	6a3b      	ldr	r3, [r7, #32]
 800deb0:	b29a      	uxth	r2, r3
 800deb2:	697b      	ldr	r3, [r7, #20]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	60da      	str	r2, [r3, #12]
 800deb8:	e009      	b.n	800dece <UART_SetConfig+0x5ce>
 800deba:	bf00      	nop
 800debc:	40008000 	.word	0x40008000
 800dec0:	00f42400 	.word	0x00f42400
 800dec4:	08011478 	.word	0x08011478
      }
      else
      {
        ret = HAL_ERROR;
 800dec8:	2301      	movs	r3, #1
 800deca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	2201      	movs	r2, #1
 800ded2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ded6:	697b      	ldr	r3, [r7, #20]
 800ded8:	2201      	movs	r2, #1
 800deda:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dede:	697b      	ldr	r3, [r7, #20]
 800dee0:	2200      	movs	r2, #0
 800dee2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800dee4:	697b      	ldr	r3, [r7, #20]
 800dee6:	2200      	movs	r2, #0
 800dee8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800deea:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800deee:	4618      	mov	r0, r3
 800def0:	3730      	adds	r7, #48	@ 0x30
 800def2:	46bd      	mov	sp, r7
 800def4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800def8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800def8:	b480      	push	{r7}
 800defa:	b083      	sub	sp, #12
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df04:	f003 0308 	and.w	r3, r3, #8
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d00a      	beq.n	800df22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	685b      	ldr	r3, [r3, #4]
 800df12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	430a      	orrs	r2, r1
 800df20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df26:	f003 0301 	and.w	r3, r3, #1
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d00a      	beq.n	800df44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	685b      	ldr	r3, [r3, #4]
 800df34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	430a      	orrs	r2, r1
 800df42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df48:	f003 0302 	and.w	r3, r3, #2
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d00a      	beq.n	800df66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	685b      	ldr	r3, [r3, #4]
 800df56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	430a      	orrs	r2, r1
 800df64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df6a:	f003 0304 	and.w	r3, r3, #4
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d00a      	beq.n	800df88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	685b      	ldr	r3, [r3, #4]
 800df78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	430a      	orrs	r2, r1
 800df86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df8c:	f003 0310 	and.w	r3, r3, #16
 800df90:	2b00      	cmp	r3, #0
 800df92:	d00a      	beq.n	800dfaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	689b      	ldr	r3, [r3, #8]
 800df9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	430a      	orrs	r2, r1
 800dfa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfae:	f003 0320 	and.w	r3, r3, #32
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d00a      	beq.n	800dfcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	689b      	ldr	r3, [r3, #8]
 800dfbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	430a      	orrs	r2, r1
 800dfca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d01a      	beq.n	800e00e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	685b      	ldr	r3, [r3, #4]
 800dfde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	430a      	orrs	r2, r1
 800dfec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dff2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dff6:	d10a      	bne.n	800e00e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	685b      	ldr	r3, [r3, #4]
 800dffe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	430a      	orrs	r2, r1
 800e00c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e016:	2b00      	cmp	r3, #0
 800e018:	d00a      	beq.n	800e030 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	685b      	ldr	r3, [r3, #4]
 800e020:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	430a      	orrs	r2, r1
 800e02e:	605a      	str	r2, [r3, #4]
  }
}
 800e030:	bf00      	nop
 800e032:	370c      	adds	r7, #12
 800e034:	46bd      	mov	sp, r7
 800e036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03a:	4770      	bx	lr

0800e03c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b098      	sub	sp, #96	@ 0x60
 800e040:	af02      	add	r7, sp, #8
 800e042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2200      	movs	r2, #0
 800e048:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e04c:	f7f9 faee 	bl	800762c <HAL_GetTick>
 800e050:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	f003 0308 	and.w	r3, r3, #8
 800e05c:	2b08      	cmp	r3, #8
 800e05e:	d12f      	bne.n	800e0c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e060:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e064:	9300      	str	r3, [sp, #0]
 800e066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e068:	2200      	movs	r2, #0
 800e06a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e06e:	6878      	ldr	r0, [r7, #4]
 800e070:	f000 f88e 	bl	800e190 <UART_WaitOnFlagUntilTimeout>
 800e074:	4603      	mov	r3, r0
 800e076:	2b00      	cmp	r3, #0
 800e078:	d022      	beq.n	800e0c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e082:	e853 3f00 	ldrex	r3, [r3]
 800e086:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e08a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e08e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	461a      	mov	r2, r3
 800e096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e098:	647b      	str	r3, [r7, #68]	@ 0x44
 800e09a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e09c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e09e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e0a0:	e841 2300 	strex	r3, r2, [r1]
 800e0a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d1e6      	bne.n	800e07a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	2220      	movs	r2, #32
 800e0b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e0bc:	2303      	movs	r3, #3
 800e0be:	e063      	b.n	800e188 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f003 0304 	and.w	r3, r3, #4
 800e0ca:	2b04      	cmp	r3, #4
 800e0cc:	d149      	bne.n	800e162 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e0ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e0d2:	9300      	str	r3, [sp, #0]
 800e0d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	f000 f857 	bl	800e190 <UART_WaitOnFlagUntilTimeout>
 800e0e2:	4603      	mov	r3, r0
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d03c      	beq.n	800e162 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0f0:	e853 3f00 	ldrex	r3, [r3]
 800e0f4:	623b      	str	r3, [r7, #32]
   return(result);
 800e0f6:	6a3b      	ldr	r3, [r7, #32]
 800e0f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e0fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	461a      	mov	r2, r3
 800e104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e106:	633b      	str	r3, [r7, #48]	@ 0x30
 800e108:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e10a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e10c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e10e:	e841 2300 	strex	r3, r2, [r1]
 800e112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e116:	2b00      	cmp	r3, #0
 800e118:	d1e6      	bne.n	800e0e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	3308      	adds	r3, #8
 800e120:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e122:	693b      	ldr	r3, [r7, #16]
 800e124:	e853 3f00 	ldrex	r3, [r3]
 800e128:	60fb      	str	r3, [r7, #12]
   return(result);
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	f023 0301 	bic.w	r3, r3, #1
 800e130:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	3308      	adds	r3, #8
 800e138:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e13a:	61fa      	str	r2, [r7, #28]
 800e13c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e13e:	69b9      	ldr	r1, [r7, #24]
 800e140:	69fa      	ldr	r2, [r7, #28]
 800e142:	e841 2300 	strex	r3, r2, [r1]
 800e146:	617b      	str	r3, [r7, #20]
   return(result);
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d1e5      	bne.n	800e11a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	2220      	movs	r2, #32
 800e152:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	2200      	movs	r2, #0
 800e15a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e15e:	2303      	movs	r3, #3
 800e160:	e012      	b.n	800e188 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2220      	movs	r2, #32
 800e166:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	2220      	movs	r2, #32
 800e16e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2200      	movs	r2, #0
 800e176:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2200      	movs	r2, #0
 800e17c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2200      	movs	r2, #0
 800e182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e186:	2300      	movs	r3, #0
}
 800e188:	4618      	mov	r0, r3
 800e18a:	3758      	adds	r7, #88	@ 0x58
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}

0800e190 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
 800e196:	60f8      	str	r0, [r7, #12]
 800e198:	60b9      	str	r1, [r7, #8]
 800e19a:	603b      	str	r3, [r7, #0]
 800e19c:	4613      	mov	r3, r2
 800e19e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e1a0:	e04f      	b.n	800e242 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e1a2:	69bb      	ldr	r3, [r7, #24]
 800e1a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1a8:	d04b      	beq.n	800e242 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e1aa:	f7f9 fa3f 	bl	800762c <HAL_GetTick>
 800e1ae:	4602      	mov	r2, r0
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	1ad3      	subs	r3, r2, r3
 800e1b4:	69ba      	ldr	r2, [r7, #24]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d302      	bcc.n	800e1c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800e1ba:	69bb      	ldr	r3, [r7, #24]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d101      	bne.n	800e1c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e1c0:	2303      	movs	r3, #3
 800e1c2:	e04e      	b.n	800e262 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	f003 0304 	and.w	r3, r3, #4
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d037      	beq.n	800e242 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	2b80      	cmp	r3, #128	@ 0x80
 800e1d6:	d034      	beq.n	800e242 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e1d8:	68bb      	ldr	r3, [r7, #8]
 800e1da:	2b40      	cmp	r3, #64	@ 0x40
 800e1dc:	d031      	beq.n	800e242 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	69db      	ldr	r3, [r3, #28]
 800e1e4:	f003 0308 	and.w	r3, r3, #8
 800e1e8:	2b08      	cmp	r3, #8
 800e1ea:	d110      	bne.n	800e20e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	2208      	movs	r2, #8
 800e1f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e1f4:	68f8      	ldr	r0, [r7, #12]
 800e1f6:	f000 f920 	bl	800e43a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	2208      	movs	r2, #8
 800e1fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	2200      	movs	r2, #0
 800e206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e20a:	2301      	movs	r3, #1
 800e20c:	e029      	b.n	800e262 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	69db      	ldr	r3, [r3, #28]
 800e214:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e21c:	d111      	bne.n	800e242 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e226:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e228:	68f8      	ldr	r0, [r7, #12]
 800e22a:	f000 f906 	bl	800e43a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	2220      	movs	r2, #32
 800e232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	2200      	movs	r2, #0
 800e23a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e23e:	2303      	movs	r3, #3
 800e240:	e00f      	b.n	800e262 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	69da      	ldr	r2, [r3, #28]
 800e248:	68bb      	ldr	r3, [r7, #8]
 800e24a:	4013      	ands	r3, r2
 800e24c:	68ba      	ldr	r2, [r7, #8]
 800e24e:	429a      	cmp	r2, r3
 800e250:	bf0c      	ite	eq
 800e252:	2301      	moveq	r3, #1
 800e254:	2300      	movne	r3, #0
 800e256:	b2db      	uxtb	r3, r3
 800e258:	461a      	mov	r2, r3
 800e25a:	79fb      	ldrb	r3, [r7, #7]
 800e25c:	429a      	cmp	r2, r3
 800e25e:	d0a0      	beq.n	800e1a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e260:	2300      	movs	r3, #0
}
 800e262:	4618      	mov	r0, r3
 800e264:	3710      	adds	r7, #16
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
	...

0800e26c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b096      	sub	sp, #88	@ 0x58
 800e270:	af00      	add	r7, sp, #0
 800e272:	60f8      	str	r0, [r7, #12]
 800e274:	60b9      	str	r1, [r7, #8]
 800e276:	4613      	mov	r3, r2
 800e278:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	68ba      	ldr	r2, [r7, #8]
 800e27e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	88fa      	ldrh	r2, [r7, #6]
 800e284:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	2200      	movs	r2, #0
 800e28c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	2222      	movs	r2, #34	@ 0x22
 800e294:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d02d      	beq.n	800e2fe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2a8:	4a40      	ldr	r2, [pc, #256]	@ (800e3ac <UART_Start_Receive_DMA+0x140>)
 800e2aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2b2:	4a3f      	ldr	r2, [pc, #252]	@ (800e3b0 <UART_Start_Receive_DMA+0x144>)
 800e2b4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2bc:	4a3d      	ldr	r2, [pc, #244]	@ (800e3b4 <UART_Start_Receive_DMA+0x148>)
 800e2be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	3324      	adds	r3, #36	@ 0x24
 800e2d6:	4619      	mov	r1, r3
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2dc:	461a      	mov	r2, r3
 800e2de:	88fb      	ldrh	r3, [r7, #6]
 800e2e0:	f7fa ffe0 	bl	80092a4 <HAL_DMA_Start_IT>
 800e2e4:	4603      	mov	r3, r0
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d009      	beq.n	800e2fe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	2210      	movs	r2, #16
 800e2ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	2220      	movs	r2, #32
 800e2f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	e051      	b.n	800e3a2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	691b      	ldr	r3, [r3, #16]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d018      	beq.n	800e338 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e30c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e30e:	e853 3f00 	ldrex	r3, [r3]
 800e312:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e316:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e31a:	657b      	str	r3, [r7, #84]	@ 0x54
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	461a      	mov	r2, r3
 800e322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e324:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e326:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e328:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e32a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e32c:	e841 2300 	strex	r3, r2, [r1]
 800e330:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e334:	2b00      	cmp	r3, #0
 800e336:	d1e6      	bne.n	800e306 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	3308      	adds	r3, #8
 800e33e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e342:	e853 3f00 	ldrex	r3, [r3]
 800e346:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e34a:	f043 0301 	orr.w	r3, r3, #1
 800e34e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	3308      	adds	r3, #8
 800e356:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e358:	637a      	str	r2, [r7, #52]	@ 0x34
 800e35a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e35c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e35e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e360:	e841 2300 	strex	r3, r2, [r1]
 800e364:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d1e5      	bne.n	800e338 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	3308      	adds	r3, #8
 800e372:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	e853 3f00 	ldrex	r3, [r3]
 800e37a:	613b      	str	r3, [r7, #16]
   return(result);
 800e37c:	693b      	ldr	r3, [r7, #16]
 800e37e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	3308      	adds	r3, #8
 800e38a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e38c:	623a      	str	r2, [r7, #32]
 800e38e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e390:	69f9      	ldr	r1, [r7, #28]
 800e392:	6a3a      	ldr	r2, [r7, #32]
 800e394:	e841 2300 	strex	r3, r2, [r1]
 800e398:	61bb      	str	r3, [r7, #24]
   return(result);
 800e39a:	69bb      	ldr	r3, [r7, #24]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d1e5      	bne.n	800e36c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800e3a0:	2300      	movs	r3, #0
}
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	3758      	adds	r7, #88	@ 0x58
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	bd80      	pop	{r7, pc}
 800e3aa:	bf00      	nop
 800e3ac:	0800e507 	.word	0x0800e507
 800e3b0:	0800e63b 	.word	0x0800e63b
 800e3b4:	0800e681 	.word	0x0800e681

0800e3b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e3b8:	b480      	push	{r7}
 800e3ba:	b08f      	sub	sp, #60	@ 0x3c
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3c6:	6a3b      	ldr	r3, [r7, #32]
 800e3c8:	e853 3f00 	ldrex	r3, [r3]
 800e3cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800e3ce:	69fb      	ldr	r3, [r7, #28]
 800e3d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e3d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	461a      	mov	r2, r3
 800e3dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e3e0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e3e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e3e6:	e841 2300 	strex	r3, r2, [r1]
 800e3ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d1e6      	bne.n	800e3c0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	3308      	adds	r3, #8
 800e3f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	e853 3f00 	ldrex	r3, [r3]
 800e400:	60bb      	str	r3, [r7, #8]
   return(result);
 800e402:	68bb      	ldr	r3, [r7, #8]
 800e404:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e408:	633b      	str	r3, [r7, #48]	@ 0x30
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	3308      	adds	r3, #8
 800e410:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e412:	61ba      	str	r2, [r7, #24]
 800e414:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e416:	6979      	ldr	r1, [r7, #20]
 800e418:	69ba      	ldr	r2, [r7, #24]
 800e41a:	e841 2300 	strex	r3, r2, [r1]
 800e41e:	613b      	str	r3, [r7, #16]
   return(result);
 800e420:	693b      	ldr	r3, [r7, #16]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d1e5      	bne.n	800e3f2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	2220      	movs	r2, #32
 800e42a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800e42e:	bf00      	nop
 800e430:	373c      	adds	r7, #60	@ 0x3c
 800e432:	46bd      	mov	sp, r7
 800e434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e438:	4770      	bx	lr

0800e43a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e43a:	b480      	push	{r7}
 800e43c:	b095      	sub	sp, #84	@ 0x54
 800e43e:	af00      	add	r7, sp, #0
 800e440:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e44a:	e853 3f00 	ldrex	r3, [r3]
 800e44e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e452:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e456:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	461a      	mov	r2, r3
 800e45e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e460:	643b      	str	r3, [r7, #64]	@ 0x40
 800e462:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e464:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e466:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e468:	e841 2300 	strex	r3, r2, [r1]
 800e46c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e470:	2b00      	cmp	r3, #0
 800e472:	d1e6      	bne.n	800e442 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	3308      	adds	r3, #8
 800e47a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e47c:	6a3b      	ldr	r3, [r7, #32]
 800e47e:	e853 3f00 	ldrex	r3, [r3]
 800e482:	61fb      	str	r3, [r7, #28]
   return(result);
 800e484:	69fb      	ldr	r3, [r7, #28]
 800e486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e48a:	f023 0301 	bic.w	r3, r3, #1
 800e48e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	3308      	adds	r3, #8
 800e496:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e498:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e49a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e49c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e49e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4a0:	e841 2300 	strex	r3, r2, [r1]
 800e4a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d1e3      	bne.n	800e474 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e4b0:	2b01      	cmp	r3, #1
 800e4b2:	d118      	bne.n	800e4e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	e853 3f00 	ldrex	r3, [r3]
 800e4c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e4c2:	68bb      	ldr	r3, [r7, #8]
 800e4c4:	f023 0310 	bic.w	r3, r3, #16
 800e4c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	461a      	mov	r2, r3
 800e4d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4d2:	61bb      	str	r3, [r7, #24]
 800e4d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d6:	6979      	ldr	r1, [r7, #20]
 800e4d8:	69ba      	ldr	r2, [r7, #24]
 800e4da:	e841 2300 	strex	r3, r2, [r1]
 800e4de:	613b      	str	r3, [r7, #16]
   return(result);
 800e4e0:	693b      	ldr	r3, [r7, #16]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d1e6      	bne.n	800e4b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	2220      	movs	r2, #32
 800e4ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e4fa:	bf00      	nop
 800e4fc:	3754      	adds	r7, #84	@ 0x54
 800e4fe:	46bd      	mov	sp, r7
 800e500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e504:	4770      	bx	lr

0800e506 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e506:	b580      	push	{r7, lr}
 800e508:	b09c      	sub	sp, #112	@ 0x70
 800e50a:	af00      	add	r7, sp, #0
 800e50c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e512:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	f003 0320 	and.w	r3, r3, #32
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d171      	bne.n	800e606 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800e522:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e524:	2200      	movs	r2, #0
 800e526:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e52a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e532:	e853 3f00 	ldrex	r3, [r3]
 800e536:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e53a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e53e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e540:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	461a      	mov	r2, r3
 800e546:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e548:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e54a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e54c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e54e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e550:	e841 2300 	strex	r3, r2, [r1]
 800e554:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e556:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d1e6      	bne.n	800e52a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e55c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	3308      	adds	r3, #8
 800e562:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e566:	e853 3f00 	ldrex	r3, [r3]
 800e56a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e56c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e56e:	f023 0301 	bic.w	r3, r3, #1
 800e572:	667b      	str	r3, [r7, #100]	@ 0x64
 800e574:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	3308      	adds	r3, #8
 800e57a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e57c:	647a      	str	r2, [r7, #68]	@ 0x44
 800e57e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e580:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e584:	e841 2300 	strex	r3, r2, [r1]
 800e588:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e58a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d1e5      	bne.n	800e55c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	3308      	adds	r3, #8
 800e596:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e59a:	e853 3f00 	ldrex	r3, [r3]
 800e59e:	623b      	str	r3, [r7, #32]
   return(result);
 800e5a0:	6a3b      	ldr	r3, [r7, #32]
 800e5a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e5a6:	663b      	str	r3, [r7, #96]	@ 0x60
 800e5a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	3308      	adds	r3, #8
 800e5ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e5b0:	633a      	str	r2, [r7, #48]	@ 0x30
 800e5b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e5b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e5b8:	e841 2300 	strex	r3, r2, [r1]
 800e5bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e5be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d1e5      	bne.n	800e590 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e5c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5c6:	2220      	movs	r2, #32
 800e5c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e5cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	d118      	bne.n	800e606 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e5d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5da:	693b      	ldr	r3, [r7, #16]
 800e5dc:	e853 3f00 	ldrex	r3, [r3]
 800e5e0:	60fb      	str	r3, [r7, #12]
   return(result);
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	f023 0310 	bic.w	r3, r3, #16
 800e5e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e5ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	461a      	mov	r2, r3
 800e5f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5f2:	61fb      	str	r3, [r7, #28]
 800e5f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5f6:	69b9      	ldr	r1, [r7, #24]
 800e5f8:	69fa      	ldr	r2, [r7, #28]
 800e5fa:	e841 2300 	strex	r3, r2, [r1]
 800e5fe:	617b      	str	r3, [r7, #20]
   return(result);
 800e600:	697b      	ldr	r3, [r7, #20]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d1e6      	bne.n	800e5d4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e606:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e608:	2200      	movs	r2, #0
 800e60a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e60c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e60e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e610:	2b01      	cmp	r3, #1
 800e612:	d109      	bne.n	800e628 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800e614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e616:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e61a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e61c:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e620:	4611      	mov	r1, r2
 800e622:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e624:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e626:	e004      	b.n	800e632 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800e628:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e62a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e62e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e630:	4798      	blx	r3
}
 800e632:	bf00      	nop
 800e634:	3770      	adds	r7, #112	@ 0x70
 800e636:	46bd      	mov	sp, r7
 800e638:	bd80      	pop	{r7, pc}

0800e63a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e63a:	b580      	push	{r7, lr}
 800e63c:	b084      	sub	sp, #16
 800e63e:	af00      	add	r7, sp, #0
 800e640:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e646:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	2201      	movs	r2, #1
 800e64c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e652:	2b01      	cmp	r3, #1
 800e654:	d10b      	bne.n	800e66e <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e65c:	68fa      	ldr	r2, [r7, #12]
 800e65e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e662:	0852      	lsrs	r2, r2, #1
 800e664:	b292      	uxth	r2, r2
 800e666:	4611      	mov	r1, r2
 800e668:	68f8      	ldr	r0, [r7, #12]
 800e66a:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e66c:	e004      	b.n	800e678 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e674:	68f8      	ldr	r0, [r7, #12]
 800e676:	4798      	blx	r3
}
 800e678:	bf00      	nop
 800e67a:	3710      	adds	r7, #16
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b086      	sub	sp, #24
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e68c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e68e:	697b      	ldr	r3, [r7, #20]
 800e690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e694:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e696:	697b      	ldr	r3, [r7, #20]
 800e698:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e69c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	689b      	ldr	r3, [r3, #8]
 800e6a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e6a8:	2b80      	cmp	r3, #128	@ 0x80
 800e6aa:	d109      	bne.n	800e6c0 <UART_DMAError+0x40>
 800e6ac:	693b      	ldr	r3, [r7, #16]
 800e6ae:	2b21      	cmp	r3, #33	@ 0x21
 800e6b0:	d106      	bne.n	800e6c0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e6ba:	6978      	ldr	r0, [r7, #20]
 800e6bc:	f7ff fe7c 	bl	800e3b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e6c0:	697b      	ldr	r3, [r7, #20]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	689b      	ldr	r3, [r3, #8]
 800e6c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6ca:	2b40      	cmp	r3, #64	@ 0x40
 800e6cc:	d109      	bne.n	800e6e2 <UART_DMAError+0x62>
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	2b22      	cmp	r3, #34	@ 0x22
 800e6d2:	d106      	bne.n	800e6e2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e6d4:	697b      	ldr	r3, [r7, #20]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e6dc:	6978      	ldr	r0, [r7, #20]
 800e6de:	f7ff feac 	bl	800e43a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6e8:	f043 0210 	orr.w	r2, r3, #16
 800e6ec:	697b      	ldr	r3, [r7, #20]
 800e6ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800e6f2:	697b      	ldr	r3, [r7, #20]
 800e6f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e6f8:	6978      	ldr	r0, [r7, #20]
 800e6fa:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e6fc:	bf00      	nop
 800e6fe:	3718      	adds	r7, #24
 800e700:	46bd      	mov	sp, r7
 800e702:	bd80      	pop	{r7, pc}

0800e704 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b084      	sub	sp, #16
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e710:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2200      	movs	r2, #0
 800e716:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e720:	68f8      	ldr	r0, [r7, #12]
 800e722:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e724:	bf00      	nop
 800e726:	3710      	adds	r7, #16
 800e728:	46bd      	mov	sp, r7
 800e72a:	bd80      	pop	{r7, pc}

0800e72c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b088      	sub	sp, #32
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	e853 3f00 	ldrex	r3, [r3]
 800e740:	60bb      	str	r3, [r7, #8]
   return(result);
 800e742:	68bb      	ldr	r3, [r7, #8]
 800e744:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e748:	61fb      	str	r3, [r7, #28]
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	461a      	mov	r2, r3
 800e750:	69fb      	ldr	r3, [r7, #28]
 800e752:	61bb      	str	r3, [r7, #24]
 800e754:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e756:	6979      	ldr	r1, [r7, #20]
 800e758:	69ba      	ldr	r2, [r7, #24]
 800e75a:	e841 2300 	strex	r3, r2, [r1]
 800e75e:	613b      	str	r3, [r7, #16]
   return(result);
 800e760:	693b      	ldr	r3, [r7, #16]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d1e6      	bne.n	800e734 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2220      	movs	r2, #32
 800e76a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2200      	movs	r2, #0
 800e772:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e77a:	6878      	ldr	r0, [r7, #4]
 800e77c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e77e:	bf00      	nop
 800e780:	3720      	adds	r7, #32
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}

0800e786 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e786:	b480      	push	{r7}
 800e788:	b083      	sub	sp, #12
 800e78a:	af00      	add	r7, sp, #0
 800e78c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e78e:	bf00      	nop
 800e790:	370c      	adds	r7, #12
 800e792:	46bd      	mov	sp, r7
 800e794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e798:	4770      	bx	lr

0800e79a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e79a:	b480      	push	{r7}
 800e79c:	b083      	sub	sp, #12
 800e79e:	af00      	add	r7, sp, #0
 800e7a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e7a2:	bf00      	nop
 800e7a4:	370c      	adds	r7, #12
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ac:	4770      	bx	lr

0800e7ae <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e7ae:	b480      	push	{r7}
 800e7b0:	b083      	sub	sp, #12
 800e7b2:	af00      	add	r7, sp, #0
 800e7b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e7b6:	bf00      	nop
 800e7b8:	370c      	adds	r7, #12
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c0:	4770      	bx	lr

0800e7c2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e7c2:	b480      	push	{r7}
 800e7c4:	b085      	sub	sp, #20
 800e7c6:	af00      	add	r7, sp, #0
 800e7c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e7d0:	2b01      	cmp	r3, #1
 800e7d2:	d101      	bne.n	800e7d8 <HAL_UARTEx_DisableFifoMode+0x16>
 800e7d4:	2302      	movs	r3, #2
 800e7d6:	e027      	b.n	800e828 <HAL_UARTEx_DisableFifoMode+0x66>
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	2201      	movs	r2, #1
 800e7dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	2224      	movs	r2, #36	@ 0x24
 800e7e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	681a      	ldr	r2, [r3, #0]
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	f022 0201 	bic.w	r2, r2, #1
 800e7fe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e806:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	2200      	movs	r2, #0
 800e80c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	68fa      	ldr	r2, [r7, #12]
 800e814:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	2220      	movs	r2, #32
 800e81a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	2200      	movs	r2, #0
 800e822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e826:	2300      	movs	r3, #0
}
 800e828:	4618      	mov	r0, r3
 800e82a:	3714      	adds	r7, #20
 800e82c:	46bd      	mov	sp, r7
 800e82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e832:	4770      	bx	lr

0800e834 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b084      	sub	sp, #16
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
 800e83c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e844:	2b01      	cmp	r3, #1
 800e846:	d101      	bne.n	800e84c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e848:	2302      	movs	r3, #2
 800e84a:	e02d      	b.n	800e8a8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	2201      	movs	r2, #1
 800e850:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2224      	movs	r2, #36	@ 0x24
 800e858:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	681a      	ldr	r2, [r3, #0]
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	f022 0201 	bic.w	r2, r2, #1
 800e872:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	689b      	ldr	r3, [r3, #8]
 800e87a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	683a      	ldr	r2, [r7, #0]
 800e884:	430a      	orrs	r2, r1
 800e886:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f000 f84f 	bl	800e92c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	68fa      	ldr	r2, [r7, #12]
 800e894:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	2220      	movs	r2, #32
 800e89a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e8a6:	2300      	movs	r3, #0
}
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	3710      	adds	r7, #16
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}

0800e8b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b084      	sub	sp, #16
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
 800e8b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	d101      	bne.n	800e8c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e8c4:	2302      	movs	r3, #2
 800e8c6:	e02d      	b.n	800e924 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	2201      	movs	r2, #1
 800e8cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2224      	movs	r2, #36	@ 0x24
 800e8d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	681a      	ldr	r2, [r3, #0]
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	f022 0201 	bic.w	r2, r2, #1
 800e8ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	689b      	ldr	r3, [r3, #8]
 800e8f6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	683a      	ldr	r2, [r7, #0]
 800e900:	430a      	orrs	r2, r1
 800e902:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e904:	6878      	ldr	r0, [r7, #4]
 800e906:	f000 f811 	bl	800e92c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	68fa      	ldr	r2, [r7, #12]
 800e910:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	2220      	movs	r2, #32
 800e916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	2200      	movs	r2, #0
 800e91e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e922:	2300      	movs	r3, #0
}
 800e924:	4618      	mov	r0, r3
 800e926:	3710      	adds	r7, #16
 800e928:	46bd      	mov	sp, r7
 800e92a:	bd80      	pop	{r7, pc}

0800e92c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e92c:	b480      	push	{r7}
 800e92e:	b085      	sub	sp, #20
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d108      	bne.n	800e94e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	2201      	movs	r2, #1
 800e940:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	2201      	movs	r2, #1
 800e948:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e94c:	e031      	b.n	800e9b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e94e:	2308      	movs	r3, #8
 800e950:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e952:	2308      	movs	r3, #8
 800e954:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	689b      	ldr	r3, [r3, #8]
 800e95c:	0e5b      	lsrs	r3, r3, #25
 800e95e:	b2db      	uxtb	r3, r3
 800e960:	f003 0307 	and.w	r3, r3, #7
 800e964:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	689b      	ldr	r3, [r3, #8]
 800e96c:	0f5b      	lsrs	r3, r3, #29
 800e96e:	b2db      	uxtb	r3, r3
 800e970:	f003 0307 	and.w	r3, r3, #7
 800e974:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e976:	7bbb      	ldrb	r3, [r7, #14]
 800e978:	7b3a      	ldrb	r2, [r7, #12]
 800e97a:	4911      	ldr	r1, [pc, #68]	@ (800e9c0 <UARTEx_SetNbDataToProcess+0x94>)
 800e97c:	5c8a      	ldrb	r2, [r1, r2]
 800e97e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e982:	7b3a      	ldrb	r2, [r7, #12]
 800e984:	490f      	ldr	r1, [pc, #60]	@ (800e9c4 <UARTEx_SetNbDataToProcess+0x98>)
 800e986:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e988:	fb93 f3f2 	sdiv	r3, r3, r2
 800e98c:	b29a      	uxth	r2, r3
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e994:	7bfb      	ldrb	r3, [r7, #15]
 800e996:	7b7a      	ldrb	r2, [r7, #13]
 800e998:	4909      	ldr	r1, [pc, #36]	@ (800e9c0 <UARTEx_SetNbDataToProcess+0x94>)
 800e99a:	5c8a      	ldrb	r2, [r1, r2]
 800e99c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e9a0:	7b7a      	ldrb	r2, [r7, #13]
 800e9a2:	4908      	ldr	r1, [pc, #32]	@ (800e9c4 <UARTEx_SetNbDataToProcess+0x98>)
 800e9a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e9a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800e9aa:	b29a      	uxth	r2, r3
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e9b2:	bf00      	nop
 800e9b4:	3714      	adds	r7, #20
 800e9b6:	46bd      	mov	sp, r7
 800e9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9bc:	4770      	bx	lr
 800e9be:	bf00      	nop
 800e9c0:	08011490 	.word	0x08011490
 800e9c4:	08011498 	.word	0x08011498

0800e9c8 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b08b      	sub	sp, #44	@ 0x2c
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	60f8      	str	r0, [r7, #12]
 800e9d0:	60b9      	str	r1, [r7, #8]
 800e9d2:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	685b      	ldr	r3, [r3, #4]
 800e9d8:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800e9da:	68bb      	ldr	r3, [r7, #8]
 800e9dc:	685b      	ldr	r3, [r3, #4]
 800e9de:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	685b      	ldr	r3, [r3, #4]
 800e9e4:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	881b      	ldrh	r3, [r3, #0]
 800e9ea:	461a      	mov	r2, r3
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	885b      	ldrh	r3, [r3, #2]
 800e9f0:	fb02 f303 	mul.w	r3, r2, r3
 800e9f4:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800e9f6:	697b      	ldr	r3, [r7, #20]
 800e9f8:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800e9fa:	e013      	b.n	800ea24 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800e9fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9fe:	1d1a      	adds	r2, r3, #4
 800ea00:	627a      	str	r2, [r7, #36]	@ 0x24
 800ea02:	ed93 7a00 	vldr	s14, [r3]
 800ea06:	6a3b      	ldr	r3, [r7, #32]
 800ea08:	1d1a      	adds	r2, r3, #4
 800ea0a:	623a      	str	r2, [r7, #32]
 800ea0c:	edd3 7a00 	vldr	s15, [r3]
 800ea10:	69fb      	ldr	r3, [r7, #28]
 800ea12:	1d1a      	adds	r2, r3, #4
 800ea14:	61fa      	str	r2, [r7, #28]
 800ea16:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ea1a:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800ea1e:	69bb      	ldr	r3, [r7, #24]
 800ea20:	3b01      	subs	r3, #1
 800ea22:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800ea24:	69bb      	ldr	r3, [r7, #24]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d1e8      	bne.n	800e9fc <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800ea2e:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800ea32:	4618      	mov	r0, r3
 800ea34:	372c      	adds	r7, #44	@ 0x2c
 800ea36:	46bd      	mov	sp, r7
 800ea38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3c:	4770      	bx	lr

0800ea3e <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800ea3e:	b480      	push	{r7}
 800ea40:	b085      	sub	sp, #20
 800ea42:	af00      	add	r7, sp, #0
 800ea44:	60f8      	str	r0, [r7, #12]
 800ea46:	607b      	str	r3, [r7, #4]
 800ea48:	460b      	mov	r3, r1
 800ea4a:	817b      	strh	r3, [r7, #10]
 800ea4c:	4613      	mov	r3, r2
 800ea4e:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	897a      	ldrh	r2, [r7, #10]
 800ea54:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	893a      	ldrh	r2, [r7, #8]
 800ea5a:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	687a      	ldr	r2, [r7, #4]
 800ea60:	605a      	str	r2, [r3, #4]
}
 800ea62:	bf00      	nop
 800ea64:	3714      	adds	r7, #20
 800ea66:	46bd      	mov	sp, r7
 800ea68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6c:	4770      	bx	lr

0800ea6e <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800ea6e:	b480      	push	{r7}
 800ea70:	b0bb      	sub	sp, #236	@ 0xec
 800ea72:	af00      	add	r7, sp, #0
 800ea74:	6078      	str	r0, [r7, #4]
 800ea76:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	685b      	ldr	r3, [r3, #4]
 800ea7c:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	685b      	ldr	r3, [r3, #4]
 800ea82:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	881b      	ldrh	r3, [r3, #0]
 800ea88:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	885b      	ldrh	r3, [r3, #2]
 800ea8e:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 800ea90:	f04f 0300 	mov.w	r3, #0
 800ea94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ea98:	f04f 0300 	mov.w	r3, #0
 800ea9c:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 800eaa4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eaa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 800eaaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eaac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 800eab0:	e03b      	b.n	800eb2a <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 800eab2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800eab4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800eab8:	1ad3      	subs	r3, r2, r3
 800eaba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800eabe:	e00c      	b.n	800eada <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 800eac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eac4:	1d1a      	adds	r2, r3, #4
 800eac6:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800eaca:	f04f 0200 	mov.w	r2, #0
 800eace:	601a      	str	r2, [r3, #0]
        j--;
 800ead0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ead4:	3b01      	subs	r3, #1
 800ead6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800eada:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d1ee      	bne.n	800eac0 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 800eae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eae6:	1d1a      	adds	r2, r3, #4
 800eae8:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800eaec:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800eaf0:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 800eaf2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800eaf6:	3b01      	subs	r3, #1
 800eaf8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800eafc:	e00c      	b.n	800eb18 <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 800eafe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb02:	1d1a      	adds	r2, r3, #4
 800eb04:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800eb08:	f04f 0200 	mov.w	r2, #0
 800eb0c:	601a      	str	r2, [r3, #0]
        j--;
 800eb0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800eb12:	3b01      	subs	r3, #1
 800eb14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800eb18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d1ee      	bne.n	800eafe <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 800eb20:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800eb24:	3b01      	subs	r3, #1
 800eb26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 800eb2a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d1bf      	bne.n	800eab2 <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 800eb32:	2300      	movs	r3, #0
 800eb34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800eb38:	e2c7      	b.n	800f0ca <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 800eb3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eb3e:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	685a      	ldr	r2, [r3, #4]
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	885b      	ldrh	r3, [r3, #2]
 800eb48:	3301      	adds	r3, #1
 800eb4a:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800eb4e:	fb01 f303 	mul.w	r3, r1, r3
 800eb52:	009b      	lsls	r3, r3, #2
 800eb54:	4413      	add	r3, r2
 800eb56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 800eb5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 800eb64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eb68:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800eb6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eb70:	3301      	adds	r3, #1
 800eb72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800eb76:	e02c      	b.n	800ebd2 <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	685a      	ldr	r2, [r3, #4]
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	885b      	ldrh	r3, [r3, #2]
 800eb80:	4619      	mov	r1, r3
 800eb82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eb86:	fb03 f101 	mul.w	r1, r3, r1
 800eb8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eb8e:	440b      	add	r3, r1
 800eb90:	009b      	lsls	r3, r3, #2
 800eb92:	4413      	add	r3, r2
 800eb94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 800eb98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 800eba0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800eba4:	eeb0 7ae7 	vabs.f32	s14, s15
 800eba8:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ebac:	eef0 7ae7 	vabs.f32	s15, s15
 800ebb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ebb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebb8:	dd06      	ble.n	800ebc8 <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 800ebba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ebbe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 800ebc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ebc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800ebc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ebcc:	3301      	adds	r3, #1
 800ebce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ebd2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ebd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	d3cd      	bcc.n	800eb78 <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 800ebdc:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ebe0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ebe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebe8:	f000 809b 	beq.w	800ed22 <arm_mat_inverse_f32+0x2b4>
 800ebec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ebf0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ebf4:	429a      	cmp	r2, r3
 800ebf6:	f000 8094 	beq.w	800ed22 <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	685b      	ldr	r3, [r3, #4]
 800ebfe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	685b      	ldr	r3, [r3, #4]
 800ec06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	885b      	ldrh	r3, [r3, #2]
 800ec0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ec10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ec12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ec16:	1ad3      	subs	r3, r2, r3
 800ec18:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ec1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ec1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ec1e:	fb03 f202 	mul.w	r2, r3, r2
 800ec22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ec26:	4413      	add	r3, r2
 800ec28:	009b      	lsls	r3, r3, #2
 800ec2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ec2e:	4413      	add	r3, r2
 800ec30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ec34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ec36:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ec3a:	fb03 f202 	mul.w	r2, r3, r2
 800ec3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ec42:	4413      	add	r3, r2
 800ec44:	009b      	lsls	r3, r3, #2
 800ec46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ec4a:	4413      	add	r3, r2
 800ec4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ec50:	2300      	movs	r3, #0
 800ec52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ec56:	e018      	b.n	800ec8a <arm_mat_inverse_f32+0x21c>
 800ec58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ec60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ec64:	1d1a      	adds	r2, r3, #4
 800ec66:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800ec6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ec6e:	6812      	ldr	r2, [r2, #0]
 800ec70:	601a      	str	r2, [r3, #0]
 800ec72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ec76:	1d1a      	adds	r2, r3, #4
 800ec78:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800ec7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec7e:	601a      	str	r2, [r3, #0]
 800ec80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ec84:	3301      	adds	r3, #1
 800ec86:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ec8a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800ec8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec90:	429a      	cmp	r2, r3
 800ec92:	dbe1      	blt.n	800ec58 <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	685b      	ldr	r3, [r3, #4]
 800ec98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	685b      	ldr	r3, [r3, #4]
 800eca0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	885b      	ldrh	r3, [r3, #2]
 800eca8:	647b      	str	r3, [r7, #68]	@ 0x44
 800ecaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecac:	643b      	str	r3, [r7, #64]	@ 0x40
 800ecae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecb0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ecb2:	fb02 f303 	mul.w	r3, r2, r3
 800ecb6:	009b      	lsls	r3, r3, #2
 800ecb8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ecbc:	4413      	add	r3, r2
 800ecbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ecc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecc4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ecc8:	fb02 f303 	mul.w	r3, r2, r3
 800eccc:	009b      	lsls	r3, r3, #2
 800ecce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ecd2:	4413      	add	r3, r2
 800ecd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ecd8:	2300      	movs	r3, #0
 800ecda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ecde:	e018      	b.n	800ed12 <arm_mat_inverse_f32+0x2a4>
 800ece0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ece8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecec:	1d1a      	adds	r2, r3, #4
 800ecee:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ecf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ecf6:	6812      	ldr	r2, [r2, #0]
 800ecf8:	601a      	str	r2, [r3, #0]
 800ecfa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ecfe:	1d1a      	adds	r2, r3, #4
 800ed00:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ed04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ed06:	601a      	str	r2, [r3, #0]
 800ed08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ed0c:	3301      	adds	r3, #1
 800ed0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ed12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ed16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed18:	429a      	cmp	r2, r3
 800ed1a:	dbe1      	blt.n	800ece0 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 800ed1c:	2301      	movs	r3, #1
 800ed1e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 800ed22:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ed26:	2b01      	cmp	r3, #1
 800ed28:	d009      	beq.n	800ed3e <arm_mat_inverse_f32+0x2d0>
 800ed2a:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ed2e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ed32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed36:	d102      	bne.n	800ed3e <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 800ed38:	f06f 0304 	mvn.w	r3, #4
 800ed3c:	e208      	b.n	800f150 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 800ed3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ed42:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 800ed46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed4a:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	685b      	ldr	r3, [r3, #4]
 800ed52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	885b      	ldrh	r3, [r3, #2]
 800ed5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ed62:	1ad3      	subs	r3, r2, r3
 800ed64:	633b      	str	r3, [r7, #48]	@ 0x30
 800ed66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ed6a:	fb03 f202 	mul.w	r2, r3, r2
 800ed6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ed72:	4413      	add	r3, r2
 800ed74:	009b      	lsls	r3, r3, #2
 800ed76:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800ed7a:	4413      	add	r3, r2
 800ed7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ed80:	2300      	movs	r3, #0
 800ed82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ed86:	e011      	b.n	800edac <arm_mat_inverse_f32+0x33e>
 800ed88:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ed8c:	1d1a      	adds	r2, r3, #4
 800ed8e:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800ed92:	ed93 7a00 	vldr	s14, [r3]
 800ed96:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ed9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed9e:	edc3 7a00 	vstr	s15, [r3]
 800eda2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eda6:	3301      	adds	r3, #1
 800eda8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800edac:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800edb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edb2:	429a      	cmp	r2, r3
 800edb4:	dbe8      	blt.n	800ed88 <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 800edb6:	683b      	ldr	r3, [r7, #0]
 800edb8:	685b      	ldr	r3, [r3, #4]
 800edba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	885b      	ldrh	r3, [r3, #2]
 800edc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800edc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800edc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800edcc:	fb02 f303 	mul.w	r3, r2, r3
 800edd0:	009b      	lsls	r3, r3, #2
 800edd2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800edd6:	4413      	add	r3, r2
 800edd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800eddc:	2300      	movs	r3, #0
 800edde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ede2:	e011      	b.n	800ee08 <arm_mat_inverse_f32+0x39a>
 800ede4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ede8:	1d1a      	adds	r2, r3, #4
 800edea:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800edee:	ed93 7a00 	vldr	s14, [r3]
 800edf2:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800edf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800edfa:	edc3 7a00 	vstr	s15, [r3]
 800edfe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ee02:	3301      	adds	r3, #1
 800ee04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee08:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800ee0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee0e:	429a      	cmp	r2, r3
 800ee10:	dbe8      	blt.n	800ede4 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 800ee12:	2300      	movs	r3, #0
 800ee14:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 800ee18:	e0ae      	b.n	800ef78 <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	685a      	ldr	r2, [r3, #4]
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	885b      	ldrh	r3, [r3, #2]
 800ee22:	4619      	mov	r1, r3
 800ee24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ee28:	fb03 f101 	mul.w	r1, r3, r1
 800ee2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee30:	440b      	add	r3, r1
 800ee32:	009b      	lsls	r3, r3, #2
 800ee34:	4413      	add	r3, r2
 800ee36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800ee3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	685b      	ldr	r3, [r3, #4]
 800ee48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	685b      	ldr	r3, [r3, #4]
 800ee50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	885b      	ldrh	r3, [r3, #2]
 800ee58:	617b      	str	r3, [r7, #20]
 800ee5a:	697a      	ldr	r2, [r7, #20]
 800ee5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee60:	1ad3      	subs	r3, r2, r3
 800ee62:	613b      	str	r3, [r7, #16]
 800ee64:	697b      	ldr	r3, [r7, #20]
 800ee66:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ee6a:	fb03 f202 	mul.w	r2, r3, r2
 800ee6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee72:	4413      	add	r3, r2
 800ee74:	009b      	lsls	r3, r3, #2
 800ee76:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800ee7a:	4413      	add	r3, r2
 800ee7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ee80:	697b      	ldr	r3, [r7, #20]
 800ee82:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ee84:	fb03 f202 	mul.w	r2, r3, r2
 800ee88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee8c:	4413      	add	r3, r2
 800ee8e:	009b      	lsls	r3, r3, #2
 800ee90:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800ee94:	4413      	add	r3, r2
 800ee96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eea0:	e01a      	b.n	800eed8 <arm_mat_inverse_f32+0x46a>
 800eea2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eea6:	1d1a      	adds	r2, r3, #4
 800eea8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800eeac:	ed93 7a00 	vldr	s14, [r3]
 800eeb0:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800eeb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eeb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800eebc:	1d1a      	adds	r2, r3, #4
 800eebe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800eec2:	ed93 7a00 	vldr	s14, [r3]
 800eec6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eeca:	edc3 7a00 	vstr	s15, [r3]
 800eece:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800eed2:	3301      	adds	r3, #1
 800eed4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eed8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800eedc:	693b      	ldr	r3, [r7, #16]
 800eede:	429a      	cmp	r2, r3
 800eee0:	dbdf      	blt.n	800eea2 <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	685b      	ldr	r3, [r3, #4]
 800eee6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eef2:	683b      	ldr	r3, [r7, #0]
 800eef4:	885b      	ldrh	r3, [r3, #2]
 800eef6:	60fb      	str	r3, [r7, #12]
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	60bb      	str	r3, [r7, #8]
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ef02:	fb02 f303 	mul.w	r3, r2, r3
 800ef06:	009b      	lsls	r3, r3, #2
 800ef08:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ef0c:	4413      	add	r3, r2
 800ef0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ef16:	fb02 f303 	mul.w	r3, r2, r3
 800ef1a:	009b      	lsls	r3, r3, #2
 800ef1c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ef20:	4413      	add	r3, r2
 800ef22:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ef26:	2300      	movs	r3, #0
 800ef28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ef2c:	e01a      	b.n	800ef64 <arm_mat_inverse_f32+0x4f6>
 800ef2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ef32:	1d1a      	adds	r2, r3, #4
 800ef34:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ef38:	ed93 7a00 	vldr	s14, [r3]
 800ef3c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ef40:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ef48:	1d1a      	adds	r2, r3, #4
 800ef4a:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800ef4e:	ed93 7a00 	vldr	s14, [r3]
 800ef52:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef56:	edc3 7a00 	vstr	s15, [r3]
 800ef5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ef5e:	3301      	adds	r3, #1
 800ef60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ef64:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ef68:	68bb      	ldr	r3, [r7, #8]
 800ef6a:	429a      	cmp	r2, r3
 800ef6c:	dbdf      	blt.n	800ef2e <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 800ef6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ef72:	3301      	adds	r3, #1
 800ef74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ef78:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ef7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	f4ff af4b 	bcc.w	800ee1a <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800ef84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef86:	3301      	adds	r3, #1
 800ef88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ef8c:	e092      	b.n	800f0b4 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	685a      	ldr	r2, [r3, #4]
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	885b      	ldrh	r3, [r3, #2]
 800ef96:	4619      	mov	r1, r3
 800ef98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ef9c:	fb03 f101 	mul.w	r1, r3, r1
 800efa0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800efa4:	440b      	add	r3, r1
 800efa6:	009b      	lsls	r3, r3, #2
 800efa8:	4413      	add	r3, r2
 800efaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800efae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	685b      	ldr	r3, [r3, #4]
 800efbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	685b      	ldr	r3, [r3, #4]
 800efc2:	677b      	str	r3, [r7, #116]	@ 0x74
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	885b      	ldrh	r3, [r3, #2]
 800efc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800efca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800efcc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800efd0:	1ad3      	subs	r3, r2, r3
 800efd2:	623b      	str	r3, [r7, #32]
 800efd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efd6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800efda:	fb03 f202 	mul.w	r2, r3, r2
 800efde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800efe2:	4413      	add	r3, r2
 800efe4:	009b      	lsls	r3, r3, #2
 800efe6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800efe8:	4413      	add	r3, r2
 800efea:	67bb      	str	r3, [r7, #120]	@ 0x78
 800efec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800eff0:	fb03 f202 	mul.w	r2, r3, r2
 800eff4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eff8:	4413      	add	r3, r2
 800effa:	009b      	lsls	r3, r3, #2
 800effc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800effe:	4413      	add	r3, r2
 800f000:	677b      	str	r3, [r7, #116]	@ 0x74
 800f002:	2300      	movs	r3, #0
 800f004:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f006:	e014      	b.n	800f032 <arm_mat_inverse_f32+0x5c4>
 800f008:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f00a:	1d1a      	adds	r2, r3, #4
 800f00c:	677a      	str	r2, [r7, #116]	@ 0x74
 800f00e:	ed93 7a00 	vldr	s14, [r3]
 800f012:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f01a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f01c:	1d1a      	adds	r2, r3, #4
 800f01e:	67ba      	str	r2, [r7, #120]	@ 0x78
 800f020:	ed93 7a00 	vldr	s14, [r3]
 800f024:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f028:	edc3 7a00 	vstr	s15, [r3]
 800f02c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f02e:	3301      	adds	r3, #1
 800f030:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f032:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f034:	6a3b      	ldr	r3, [r7, #32]
 800f036:	429a      	cmp	r2, r3
 800f038:	dbe6      	blt.n	800f008 <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800f03a:	683b      	ldr	r3, [r7, #0]
 800f03c:	685b      	ldr	r3, [r3, #4]
 800f03e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f040:	683b      	ldr	r3, [r7, #0]
 800f042:	685b      	ldr	r3, [r3, #4]
 800f044:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	885b      	ldrh	r3, [r3, #2]
 800f04a:	61fb      	str	r3, [r7, #28]
 800f04c:	69fb      	ldr	r3, [r7, #28]
 800f04e:	61bb      	str	r3, [r7, #24]
 800f050:	69fb      	ldr	r3, [r7, #28]
 800f052:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f056:	fb02 f303 	mul.w	r3, r2, r3
 800f05a:	009b      	lsls	r3, r3, #2
 800f05c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f05e:	4413      	add	r3, r2
 800f060:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f062:	69fb      	ldr	r3, [r7, #28]
 800f064:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f066:	fb02 f303 	mul.w	r3, r2, r3
 800f06a:	009b      	lsls	r3, r3, #2
 800f06c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f06e:	4413      	add	r3, r2
 800f070:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f072:	2300      	movs	r3, #0
 800f074:	673b      	str	r3, [r7, #112]	@ 0x70
 800f076:	e014      	b.n	800f0a2 <arm_mat_inverse_f32+0x634>
 800f078:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f07a:	1d1a      	adds	r2, r3, #4
 800f07c:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f07e:	ed93 7a00 	vldr	s14, [r3]
 800f082:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f08a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f08c:	1d1a      	adds	r2, r3, #4
 800f08e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f090:	ed93 7a00 	vldr	s14, [r3]
 800f094:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f098:	edc3 7a00 	vstr	s15, [r3]
 800f09c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f09e:	3301      	adds	r3, #1
 800f0a0:	673b      	str	r3, [r7, #112]	@ 0x70
 800f0a2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f0a4:	69bb      	ldr	r3, [r7, #24]
 800f0a6:	429a      	cmp	r2, r3
 800f0a8:	dbe6      	blt.n	800f078 <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800f0aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f0ae:	3301      	adds	r3, #1
 800f0b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800f0b4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f0b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f0ba:	429a      	cmp	r2, r3
 800f0bc:	f4ff af67 	bcc.w	800ef8e <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 800f0c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f0c4:	3301      	adds	r3, #1
 800f0c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f0ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f0ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f0d0:	429a      	cmp	r2, r3
 800f0d2:	f4ff ad32 	bcc.w	800eb3a <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 800f0dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f0e0:	2b01      	cmp	r3, #1
 800f0e2:	d033      	beq.n	800f14c <arm_mat_inverse_f32+0x6de>
 800f0e4:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f0e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f0ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0f0:	d12c      	bne.n	800f14c <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	685b      	ldr	r3, [r3, #4]
 800f0f6:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f0fe:	e010      	b.n	800f122 <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 800f100:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f104:	009b      	lsls	r3, r3, #2
 800f106:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f108:	4413      	add	r3, r2
 800f10a:	edd3 7a00 	vldr	s15, [r3]
 800f10e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f116:	d10d      	bne.n	800f134 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 800f118:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f11c:	3301      	adds	r3, #1
 800f11e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f124:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f126:	fb02 f303 	mul.w	r3, r2, r3
 800f12a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800f12e:	429a      	cmp	r2, r3
 800f130:	d3e6      	bcc.n	800f100 <arm_mat_inverse_f32+0x692>
 800f132:	e000      	b.n	800f136 <arm_mat_inverse_f32+0x6c8>
            break;
 800f134:	bf00      	nop
      }

      if (i == numRows * numCols)
 800f136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f138:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f13a:	fb02 f303 	mul.w	r3, r2, r3
 800f13e:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800f142:	429a      	cmp	r2, r3
 800f144:	d102      	bne.n	800f14c <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800f146:	23fb      	movs	r3, #251	@ 0xfb
 800f148:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 800f14c:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 800f150:	4618      	mov	r0, r3
 800f152:	37ec      	adds	r7, #236	@ 0xec
 800f154:	46bd      	mov	sp, r7
 800f156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f15a:	4770      	bx	lr

0800f15c <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f15c:	b480      	push	{r7}
 800f15e:	b093      	sub	sp, #76	@ 0x4c
 800f160:	af00      	add	r7, sp, #0
 800f162:	60f8      	str	r0, [r7, #12]
 800f164:	60b9      	str	r1, [r7, #8]
 800f166:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	685b      	ldr	r3, [r3, #4]
 800f16c:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	685b      	ldr	r3, [r3, #4]
 800f172:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	685b      	ldr	r3, [r3, #4]
 800f178:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800f17a:	68bb      	ldr	r3, [r7, #8]
 800f17c:	685b      	ldr	r3, [r3, #4]
 800f17e:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	685b      	ldr	r3, [r3, #4]
 800f184:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	881b      	ldrh	r3, [r3, #0]
 800f18a:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	885b      	ldrh	r3, [r3, #2]
 800f190:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	885b      	ldrh	r3, [r3, #2]
 800f196:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800f198:	2300      	movs	r3, #0
 800f19a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f19c:	8b7b      	ldrh	r3, [r7, #26]
 800f19e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800f1a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1a2:	009b      	lsls	r3, r3, #2
 800f1a4:	69fa      	ldr	r2, [r7, #28]
 800f1a6:	4413      	add	r3, r2
 800f1a8:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800f1aa:	8b3b      	ldrh	r3, [r7, #24]
 800f1ac:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800f1ae:	68bb      	ldr	r3, [r7, #8]
 800f1b0:	685b      	ldr	r3, [r3, #4]
 800f1b2:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800f1b4:	f04f 0300 	mov.w	r3, #0
 800f1b8:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800f1ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1bc:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800f1be:	8afb      	ldrh	r3, [r7, #22]
 800f1c0:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800f1c2:	e017      	b.n	800f1f4 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800f1c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1c6:	1d1a      	adds	r2, r3, #4
 800f1c8:	647a      	str	r2, [r7, #68]	@ 0x44
 800f1ca:	ed93 7a00 	vldr	s14, [r3]
 800f1ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1d0:	edd3 7a00 	vldr	s15, [r3]
 800f1d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1d8:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800f1dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f1e0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800f1e4:	8b3b      	ldrh	r3, [r7, #24]
 800f1e6:	009b      	lsls	r3, r3, #2
 800f1e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f1ea:	4413      	add	r3, r2
 800f1ec:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800f1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f0:	3b01      	subs	r3, #1
 800f1f2:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800f1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d1e4      	bne.n	800f1c4 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800f1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1fc:	1d1a      	adds	r2, r3, #4
 800f1fe:	63ba      	str	r2, [r7, #56]	@ 0x38
 800f200:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f202:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800f204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f206:	3b01      	subs	r3, #1
 800f208:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800f20a:	8b3a      	ldrh	r2, [r7, #24]
 800f20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f20e:	1ad3      	subs	r3, r2, r3
 800f210:	009b      	lsls	r3, r3, #2
 800f212:	6a3a      	ldr	r2, [r7, #32]
 800f214:	4413      	add	r3, r2
 800f216:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800f218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d1ca      	bne.n	800f1b4 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800f21e:	8b3b      	ldrh	r3, [r7, #24]
 800f220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f222:	4413      	add	r3, r2
 800f224:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800f226:	8afb      	ldrh	r3, [r7, #22]
 800f228:	009b      	lsls	r3, r3, #2
 800f22a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f22c:	4413      	add	r3, r2
 800f22e:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800f230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f232:	3b01      	subs	r3, #1
 800f234:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800f236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d1b1      	bne.n	800f1a0 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f23c:	2300      	movs	r3, #0
 800f23e:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800f240:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800f244:	4618      	mov	r0, r3
 800f246:	374c      	adds	r7, #76	@ 0x4c
 800f248:	46bd      	mov	sp, r7
 800f24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f24e:	4770      	bx	lr

0800f250 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 800f250:	b480      	push	{r7}
 800f252:	b08b      	sub	sp, #44	@ 0x2c
 800f254:	af00      	add	r7, sp, #0
 800f256:	60f8      	str	r0, [r7, #12]
 800f258:	ed87 0a02 	vstr	s0, [r7, #8]
 800f25c:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	685b      	ldr	r3, [r3, #4]
 800f262:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	685b      	ldr	r3, [r3, #4]
 800f268:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	881b      	ldrh	r3, [r3, #0]
 800f26e:	461a      	mov	r2, r3
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	885b      	ldrh	r3, [r3, #2]
 800f274:	fb02 f303 	mul.w	r3, r2, r3
 800f278:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800f27a:	69bb      	ldr	r3, [r7, #24]
 800f27c:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800f27e:	e010      	b.n	800f2a2 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 800f280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f282:	1d1a      	adds	r2, r3, #4
 800f284:	627a      	str	r2, [r7, #36]	@ 0x24
 800f286:	ed93 7a00 	vldr	s14, [r3]
 800f28a:	6a3b      	ldr	r3, [r7, #32]
 800f28c:	1d1a      	adds	r2, r3, #4
 800f28e:	623a      	str	r2, [r7, #32]
 800f290:	edd7 7a02 	vldr	s15, [r7, #8]
 800f294:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f298:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800f29c:	69fb      	ldr	r3, [r7, #28]
 800f29e:	3b01      	subs	r3, #1
 800f2a0:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 800f2a2:	69fb      	ldr	r3, [r7, #28]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d1eb      	bne.n	800f280 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800f2ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	372c      	adds	r7, #44	@ 0x2c
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ba:	4770      	bx	lr

0800f2bc <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f2bc:	b480      	push	{r7}
 800f2be:	b08b      	sub	sp, #44	@ 0x2c
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	60f8      	str	r0, [r7, #12]
 800f2c4:	60b9      	str	r1, [r7, #8]
 800f2c6:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	685b      	ldr	r3, [r3, #4]
 800f2cc:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	685b      	ldr	r3, [r3, #4]
 800f2d2:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	685b      	ldr	r3, [r3, #4]
 800f2d8:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	881b      	ldrh	r3, [r3, #0]
 800f2de:	461a      	mov	r2, r3
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	885b      	ldrh	r3, [r3, #2]
 800f2e4:	fb02 f303 	mul.w	r3, r2, r3
 800f2e8:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800f2ee:	e013      	b.n	800f318 <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 800f2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2f2:	1d1a      	adds	r2, r3, #4
 800f2f4:	627a      	str	r2, [r7, #36]	@ 0x24
 800f2f6:	ed93 7a00 	vldr	s14, [r3]
 800f2fa:	6a3b      	ldr	r3, [r7, #32]
 800f2fc:	1d1a      	adds	r2, r3, #4
 800f2fe:	623a      	str	r2, [r7, #32]
 800f300:	edd3 7a00 	vldr	s15, [r3]
 800f304:	69fb      	ldr	r3, [r7, #28]
 800f306:	1d1a      	adds	r2, r3, #4
 800f308:	61fa      	str	r2, [r7, #28]
 800f30a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f30e:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800f312:	69bb      	ldr	r3, [r7, #24]
 800f314:	3b01      	subs	r3, #1
 800f316:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800f318:	69bb      	ldr	r3, [r7, #24]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d1e8      	bne.n	800f2f0 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f31e:	2300      	movs	r3, #0
 800f320:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800f322:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800f326:	4618      	mov	r0, r3
 800f328:	372c      	adds	r7, #44	@ 0x2c
 800f32a:	46bd      	mov	sp, r7
 800f32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f330:	4770      	bx	lr

0800f332 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800f332:	b480      	push	{r7}
 800f334:	b08b      	sub	sp, #44	@ 0x2c
 800f336:	af00      	add	r7, sp, #0
 800f338:	6078      	str	r0, [r7, #4]
 800f33a:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	685b      	ldr	r3, [r3, #4]
 800f340:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800f342:	683b      	ldr	r3, [r7, #0]
 800f344:	685b      	ldr	r3, [r3, #4]
 800f346:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	881b      	ldrh	r3, [r3, #0]
 800f34c:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	885b      	ldrh	r3, [r3, #2]
 800f352:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800f354:	89fb      	ldrh	r3, [r7, #14]
 800f356:	61bb      	str	r3, [r7, #24]
 800f358:	2300      	movs	r3, #0
 800f35a:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800f35c:	697b      	ldr	r3, [r7, #20]
 800f35e:	009b      	lsls	r3, r3, #2
 800f360:	693a      	ldr	r2, [r7, #16]
 800f362:	4413      	add	r3, r2
 800f364:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800f366:	89bb      	ldrh	r3, [r7, #12]
 800f368:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800f36a:	e00d      	b.n	800f388 <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800f36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f36e:	1d1a      	adds	r2, r3, #4
 800f370:	627a      	str	r2, [r7, #36]	@ 0x24
 800f372:	681a      	ldr	r2, [r3, #0]
 800f374:	6a3b      	ldr	r3, [r7, #32]
 800f376:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800f378:	89fb      	ldrh	r3, [r7, #14]
 800f37a:	009b      	lsls	r3, r3, #2
 800f37c:	6a3a      	ldr	r2, [r7, #32]
 800f37e:	4413      	add	r3, r2
 800f380:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800f382:	69fb      	ldr	r3, [r7, #28]
 800f384:	3b01      	subs	r3, #1
 800f386:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800f388:	69fb      	ldr	r3, [r7, #28]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d1ee      	bne.n	800f36c <arm_mat_trans_f32+0x3a>
      }

      i++;
 800f38e:	697b      	ldr	r3, [r7, #20]
 800f390:	3301      	adds	r3, #1
 800f392:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800f394:	69bb      	ldr	r3, [r7, #24]
 800f396:	3b01      	subs	r3, #1
 800f398:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800f39a:	69bb      	ldr	r3, [r7, #24]
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d1dd      	bne.n	800f35c <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 800f3a4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	372c      	adds	r7, #44	@ 0x2c
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b2:	4770      	bx	lr

0800f3b4 <malloc>:
 800f3b4:	4b02      	ldr	r3, [pc, #8]	@ (800f3c0 <malloc+0xc>)
 800f3b6:	4601      	mov	r1, r0
 800f3b8:	6818      	ldr	r0, [r3, #0]
 800f3ba:	f000 b825 	b.w	800f408 <_malloc_r>
 800f3be:	bf00      	nop
 800f3c0:	20000140 	.word	0x20000140

0800f3c4 <sbrk_aligned>:
 800f3c4:	b570      	push	{r4, r5, r6, lr}
 800f3c6:	4e0f      	ldr	r6, [pc, #60]	@ (800f404 <sbrk_aligned+0x40>)
 800f3c8:	460c      	mov	r4, r1
 800f3ca:	6831      	ldr	r1, [r6, #0]
 800f3cc:	4605      	mov	r5, r0
 800f3ce:	b911      	cbnz	r1, 800f3d6 <sbrk_aligned+0x12>
 800f3d0:	f000 f8ae 	bl	800f530 <_sbrk_r>
 800f3d4:	6030      	str	r0, [r6, #0]
 800f3d6:	4621      	mov	r1, r4
 800f3d8:	4628      	mov	r0, r5
 800f3da:	f000 f8a9 	bl	800f530 <_sbrk_r>
 800f3de:	1c43      	adds	r3, r0, #1
 800f3e0:	d103      	bne.n	800f3ea <sbrk_aligned+0x26>
 800f3e2:	f04f 34ff 	mov.w	r4, #4294967295
 800f3e6:	4620      	mov	r0, r4
 800f3e8:	bd70      	pop	{r4, r5, r6, pc}
 800f3ea:	1cc4      	adds	r4, r0, #3
 800f3ec:	f024 0403 	bic.w	r4, r4, #3
 800f3f0:	42a0      	cmp	r0, r4
 800f3f2:	d0f8      	beq.n	800f3e6 <sbrk_aligned+0x22>
 800f3f4:	1a21      	subs	r1, r4, r0
 800f3f6:	4628      	mov	r0, r5
 800f3f8:	f000 f89a 	bl	800f530 <_sbrk_r>
 800f3fc:	3001      	adds	r0, #1
 800f3fe:	d1f2      	bne.n	800f3e6 <sbrk_aligned+0x22>
 800f400:	e7ef      	b.n	800f3e2 <sbrk_aligned+0x1e>
 800f402:	bf00      	nop
 800f404:	20002198 	.word	0x20002198

0800f408 <_malloc_r>:
 800f408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f40c:	1ccd      	adds	r5, r1, #3
 800f40e:	f025 0503 	bic.w	r5, r5, #3
 800f412:	3508      	adds	r5, #8
 800f414:	2d0c      	cmp	r5, #12
 800f416:	bf38      	it	cc
 800f418:	250c      	movcc	r5, #12
 800f41a:	2d00      	cmp	r5, #0
 800f41c:	4606      	mov	r6, r0
 800f41e:	db01      	blt.n	800f424 <_malloc_r+0x1c>
 800f420:	42a9      	cmp	r1, r5
 800f422:	d904      	bls.n	800f42e <_malloc_r+0x26>
 800f424:	230c      	movs	r3, #12
 800f426:	6033      	str	r3, [r6, #0]
 800f428:	2000      	movs	r0, #0
 800f42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f42e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f504 <_malloc_r+0xfc>
 800f432:	f000 f869 	bl	800f508 <__malloc_lock>
 800f436:	f8d8 3000 	ldr.w	r3, [r8]
 800f43a:	461c      	mov	r4, r3
 800f43c:	bb44      	cbnz	r4, 800f490 <_malloc_r+0x88>
 800f43e:	4629      	mov	r1, r5
 800f440:	4630      	mov	r0, r6
 800f442:	f7ff ffbf 	bl	800f3c4 <sbrk_aligned>
 800f446:	1c43      	adds	r3, r0, #1
 800f448:	4604      	mov	r4, r0
 800f44a:	d158      	bne.n	800f4fe <_malloc_r+0xf6>
 800f44c:	f8d8 4000 	ldr.w	r4, [r8]
 800f450:	4627      	mov	r7, r4
 800f452:	2f00      	cmp	r7, #0
 800f454:	d143      	bne.n	800f4de <_malloc_r+0xd6>
 800f456:	2c00      	cmp	r4, #0
 800f458:	d04b      	beq.n	800f4f2 <_malloc_r+0xea>
 800f45a:	6823      	ldr	r3, [r4, #0]
 800f45c:	4639      	mov	r1, r7
 800f45e:	4630      	mov	r0, r6
 800f460:	eb04 0903 	add.w	r9, r4, r3
 800f464:	f000 f864 	bl	800f530 <_sbrk_r>
 800f468:	4581      	cmp	r9, r0
 800f46a:	d142      	bne.n	800f4f2 <_malloc_r+0xea>
 800f46c:	6821      	ldr	r1, [r4, #0]
 800f46e:	1a6d      	subs	r5, r5, r1
 800f470:	4629      	mov	r1, r5
 800f472:	4630      	mov	r0, r6
 800f474:	f7ff ffa6 	bl	800f3c4 <sbrk_aligned>
 800f478:	3001      	adds	r0, #1
 800f47a:	d03a      	beq.n	800f4f2 <_malloc_r+0xea>
 800f47c:	6823      	ldr	r3, [r4, #0]
 800f47e:	442b      	add	r3, r5
 800f480:	6023      	str	r3, [r4, #0]
 800f482:	f8d8 3000 	ldr.w	r3, [r8]
 800f486:	685a      	ldr	r2, [r3, #4]
 800f488:	bb62      	cbnz	r2, 800f4e4 <_malloc_r+0xdc>
 800f48a:	f8c8 7000 	str.w	r7, [r8]
 800f48e:	e00f      	b.n	800f4b0 <_malloc_r+0xa8>
 800f490:	6822      	ldr	r2, [r4, #0]
 800f492:	1b52      	subs	r2, r2, r5
 800f494:	d420      	bmi.n	800f4d8 <_malloc_r+0xd0>
 800f496:	2a0b      	cmp	r2, #11
 800f498:	d917      	bls.n	800f4ca <_malloc_r+0xc2>
 800f49a:	1961      	adds	r1, r4, r5
 800f49c:	42a3      	cmp	r3, r4
 800f49e:	6025      	str	r5, [r4, #0]
 800f4a0:	bf18      	it	ne
 800f4a2:	6059      	strne	r1, [r3, #4]
 800f4a4:	6863      	ldr	r3, [r4, #4]
 800f4a6:	bf08      	it	eq
 800f4a8:	f8c8 1000 	streq.w	r1, [r8]
 800f4ac:	5162      	str	r2, [r4, r5]
 800f4ae:	604b      	str	r3, [r1, #4]
 800f4b0:	4630      	mov	r0, r6
 800f4b2:	f000 f82f 	bl	800f514 <__malloc_unlock>
 800f4b6:	f104 000b 	add.w	r0, r4, #11
 800f4ba:	1d23      	adds	r3, r4, #4
 800f4bc:	f020 0007 	bic.w	r0, r0, #7
 800f4c0:	1ac2      	subs	r2, r0, r3
 800f4c2:	bf1c      	itt	ne
 800f4c4:	1a1b      	subne	r3, r3, r0
 800f4c6:	50a3      	strne	r3, [r4, r2]
 800f4c8:	e7af      	b.n	800f42a <_malloc_r+0x22>
 800f4ca:	6862      	ldr	r2, [r4, #4]
 800f4cc:	42a3      	cmp	r3, r4
 800f4ce:	bf0c      	ite	eq
 800f4d0:	f8c8 2000 	streq.w	r2, [r8]
 800f4d4:	605a      	strne	r2, [r3, #4]
 800f4d6:	e7eb      	b.n	800f4b0 <_malloc_r+0xa8>
 800f4d8:	4623      	mov	r3, r4
 800f4da:	6864      	ldr	r4, [r4, #4]
 800f4dc:	e7ae      	b.n	800f43c <_malloc_r+0x34>
 800f4de:	463c      	mov	r4, r7
 800f4e0:	687f      	ldr	r7, [r7, #4]
 800f4e2:	e7b6      	b.n	800f452 <_malloc_r+0x4a>
 800f4e4:	461a      	mov	r2, r3
 800f4e6:	685b      	ldr	r3, [r3, #4]
 800f4e8:	42a3      	cmp	r3, r4
 800f4ea:	d1fb      	bne.n	800f4e4 <_malloc_r+0xdc>
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	6053      	str	r3, [r2, #4]
 800f4f0:	e7de      	b.n	800f4b0 <_malloc_r+0xa8>
 800f4f2:	230c      	movs	r3, #12
 800f4f4:	6033      	str	r3, [r6, #0]
 800f4f6:	4630      	mov	r0, r6
 800f4f8:	f000 f80c 	bl	800f514 <__malloc_unlock>
 800f4fc:	e794      	b.n	800f428 <_malloc_r+0x20>
 800f4fe:	6005      	str	r5, [r0, #0]
 800f500:	e7d6      	b.n	800f4b0 <_malloc_r+0xa8>
 800f502:	bf00      	nop
 800f504:	2000219c 	.word	0x2000219c

0800f508 <__malloc_lock>:
 800f508:	4801      	ldr	r0, [pc, #4]	@ (800f510 <__malloc_lock+0x8>)
 800f50a:	f000 b84b 	b.w	800f5a4 <__retarget_lock_acquire_recursive>
 800f50e:	bf00      	nop
 800f510:	200022dc 	.word	0x200022dc

0800f514 <__malloc_unlock>:
 800f514:	4801      	ldr	r0, [pc, #4]	@ (800f51c <__malloc_unlock+0x8>)
 800f516:	f000 b846 	b.w	800f5a6 <__retarget_lock_release_recursive>
 800f51a:	bf00      	nop
 800f51c:	200022dc 	.word	0x200022dc

0800f520 <memset>:
 800f520:	4402      	add	r2, r0
 800f522:	4603      	mov	r3, r0
 800f524:	4293      	cmp	r3, r2
 800f526:	d100      	bne.n	800f52a <memset+0xa>
 800f528:	4770      	bx	lr
 800f52a:	f803 1b01 	strb.w	r1, [r3], #1
 800f52e:	e7f9      	b.n	800f524 <memset+0x4>

0800f530 <_sbrk_r>:
 800f530:	b538      	push	{r3, r4, r5, lr}
 800f532:	4d06      	ldr	r5, [pc, #24]	@ (800f54c <_sbrk_r+0x1c>)
 800f534:	2300      	movs	r3, #0
 800f536:	4604      	mov	r4, r0
 800f538:	4608      	mov	r0, r1
 800f53a:	602b      	str	r3, [r5, #0]
 800f53c:	f7f7 f94a 	bl	80067d4 <_sbrk>
 800f540:	1c43      	adds	r3, r0, #1
 800f542:	d102      	bne.n	800f54a <_sbrk_r+0x1a>
 800f544:	682b      	ldr	r3, [r5, #0]
 800f546:	b103      	cbz	r3, 800f54a <_sbrk_r+0x1a>
 800f548:	6023      	str	r3, [r4, #0]
 800f54a:	bd38      	pop	{r3, r4, r5, pc}
 800f54c:	200022d8 	.word	0x200022d8

0800f550 <__errno>:
 800f550:	4b01      	ldr	r3, [pc, #4]	@ (800f558 <__errno+0x8>)
 800f552:	6818      	ldr	r0, [r3, #0]
 800f554:	4770      	bx	lr
 800f556:	bf00      	nop
 800f558:	20000140 	.word	0x20000140

0800f55c <__libc_init_array>:
 800f55c:	b570      	push	{r4, r5, r6, lr}
 800f55e:	4d0d      	ldr	r5, [pc, #52]	@ (800f594 <__libc_init_array+0x38>)
 800f560:	4c0d      	ldr	r4, [pc, #52]	@ (800f598 <__libc_init_array+0x3c>)
 800f562:	1b64      	subs	r4, r4, r5
 800f564:	10a4      	asrs	r4, r4, #2
 800f566:	2600      	movs	r6, #0
 800f568:	42a6      	cmp	r6, r4
 800f56a:	d109      	bne.n	800f580 <__libc_init_array+0x24>
 800f56c:	4d0b      	ldr	r5, [pc, #44]	@ (800f59c <__libc_init_array+0x40>)
 800f56e:	4c0c      	ldr	r4, [pc, #48]	@ (800f5a0 <__libc_init_array+0x44>)
 800f570:	f001 ff32 	bl	80113d8 <_init>
 800f574:	1b64      	subs	r4, r4, r5
 800f576:	10a4      	asrs	r4, r4, #2
 800f578:	2600      	movs	r6, #0
 800f57a:	42a6      	cmp	r6, r4
 800f57c:	d105      	bne.n	800f58a <__libc_init_array+0x2e>
 800f57e:	bd70      	pop	{r4, r5, r6, pc}
 800f580:	f855 3b04 	ldr.w	r3, [r5], #4
 800f584:	4798      	blx	r3
 800f586:	3601      	adds	r6, #1
 800f588:	e7ee      	b.n	800f568 <__libc_init_array+0xc>
 800f58a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f58e:	4798      	blx	r3
 800f590:	3601      	adds	r6, #1
 800f592:	e7f2      	b.n	800f57a <__libc_init_array+0x1e>
 800f594:	08011a58 	.word	0x08011a58
 800f598:	08011a58 	.word	0x08011a58
 800f59c:	08011a58 	.word	0x08011a58
 800f5a0:	08011a5c 	.word	0x08011a5c

0800f5a4 <__retarget_lock_acquire_recursive>:
 800f5a4:	4770      	bx	lr

0800f5a6 <__retarget_lock_release_recursive>:
 800f5a6:	4770      	bx	lr

0800f5a8 <memcpy>:
 800f5a8:	440a      	add	r2, r1
 800f5aa:	4291      	cmp	r1, r2
 800f5ac:	f100 33ff 	add.w	r3, r0, #4294967295
 800f5b0:	d100      	bne.n	800f5b4 <memcpy+0xc>
 800f5b2:	4770      	bx	lr
 800f5b4:	b510      	push	{r4, lr}
 800f5b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f5ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f5be:	4291      	cmp	r1, r2
 800f5c0:	d1f9      	bne.n	800f5b6 <memcpy+0xe>
 800f5c2:	bd10      	pop	{r4, pc}
 800f5c4:	0000      	movs	r0, r0
	...

0800f5c8 <cos>:
 800f5c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5ca:	ec53 2b10 	vmov	r2, r3, d0
 800f5ce:	4826      	ldr	r0, [pc, #152]	@ (800f668 <cos+0xa0>)
 800f5d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f5d4:	4281      	cmp	r1, r0
 800f5d6:	d806      	bhi.n	800f5e6 <cos+0x1e>
 800f5d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f660 <cos+0x98>
 800f5dc:	b005      	add	sp, #20
 800f5de:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5e2:	f000 b9bd 	b.w	800f960 <__kernel_cos>
 800f5e6:	4821      	ldr	r0, [pc, #132]	@ (800f66c <cos+0xa4>)
 800f5e8:	4281      	cmp	r1, r0
 800f5ea:	d908      	bls.n	800f5fe <cos+0x36>
 800f5ec:	4610      	mov	r0, r2
 800f5ee:	4619      	mov	r1, r3
 800f5f0:	f7f0 fe16 	bl	8000220 <__aeabi_dsub>
 800f5f4:	ec41 0b10 	vmov	d0, r0, r1
 800f5f8:	b005      	add	sp, #20
 800f5fa:	f85d fb04 	ldr.w	pc, [sp], #4
 800f5fe:	4668      	mov	r0, sp
 800f600:	f000 fb32 	bl	800fc68 <__ieee754_rem_pio2>
 800f604:	f000 0003 	and.w	r0, r0, #3
 800f608:	2801      	cmp	r0, #1
 800f60a:	d00b      	beq.n	800f624 <cos+0x5c>
 800f60c:	2802      	cmp	r0, #2
 800f60e:	d015      	beq.n	800f63c <cos+0x74>
 800f610:	b9d8      	cbnz	r0, 800f64a <cos+0x82>
 800f612:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f616:	ed9d 0b00 	vldr	d0, [sp]
 800f61a:	f000 f9a1 	bl	800f960 <__kernel_cos>
 800f61e:	ec51 0b10 	vmov	r0, r1, d0
 800f622:	e7e7      	b.n	800f5f4 <cos+0x2c>
 800f624:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f628:	ed9d 0b00 	vldr	d0, [sp]
 800f62c:	f000 fa60 	bl	800faf0 <__kernel_sin>
 800f630:	ec53 2b10 	vmov	r2, r3, d0
 800f634:	4610      	mov	r0, r2
 800f636:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f63a:	e7db      	b.n	800f5f4 <cos+0x2c>
 800f63c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f640:	ed9d 0b00 	vldr	d0, [sp]
 800f644:	f000 f98c 	bl	800f960 <__kernel_cos>
 800f648:	e7f2      	b.n	800f630 <cos+0x68>
 800f64a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f64e:	ed9d 0b00 	vldr	d0, [sp]
 800f652:	2001      	movs	r0, #1
 800f654:	f000 fa4c 	bl	800faf0 <__kernel_sin>
 800f658:	e7e1      	b.n	800f61e <cos+0x56>
 800f65a:	bf00      	nop
 800f65c:	f3af 8000 	nop.w
	...
 800f668:	3fe921fb 	.word	0x3fe921fb
 800f66c:	7fefffff 	.word	0x7fefffff

0800f670 <sin>:
 800f670:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f672:	ec53 2b10 	vmov	r2, r3, d0
 800f676:	4826      	ldr	r0, [pc, #152]	@ (800f710 <sin+0xa0>)
 800f678:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f67c:	4281      	cmp	r1, r0
 800f67e:	d807      	bhi.n	800f690 <sin+0x20>
 800f680:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f708 <sin+0x98>
 800f684:	2000      	movs	r0, #0
 800f686:	b005      	add	sp, #20
 800f688:	f85d eb04 	ldr.w	lr, [sp], #4
 800f68c:	f000 ba30 	b.w	800faf0 <__kernel_sin>
 800f690:	4820      	ldr	r0, [pc, #128]	@ (800f714 <sin+0xa4>)
 800f692:	4281      	cmp	r1, r0
 800f694:	d908      	bls.n	800f6a8 <sin+0x38>
 800f696:	4610      	mov	r0, r2
 800f698:	4619      	mov	r1, r3
 800f69a:	f7f0 fdc1 	bl	8000220 <__aeabi_dsub>
 800f69e:	ec41 0b10 	vmov	d0, r0, r1
 800f6a2:	b005      	add	sp, #20
 800f6a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800f6a8:	4668      	mov	r0, sp
 800f6aa:	f000 fadd 	bl	800fc68 <__ieee754_rem_pio2>
 800f6ae:	f000 0003 	and.w	r0, r0, #3
 800f6b2:	2801      	cmp	r0, #1
 800f6b4:	d00c      	beq.n	800f6d0 <sin+0x60>
 800f6b6:	2802      	cmp	r0, #2
 800f6b8:	d011      	beq.n	800f6de <sin+0x6e>
 800f6ba:	b9e8      	cbnz	r0, 800f6f8 <sin+0x88>
 800f6bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6c0:	ed9d 0b00 	vldr	d0, [sp]
 800f6c4:	2001      	movs	r0, #1
 800f6c6:	f000 fa13 	bl	800faf0 <__kernel_sin>
 800f6ca:	ec51 0b10 	vmov	r0, r1, d0
 800f6ce:	e7e6      	b.n	800f69e <sin+0x2e>
 800f6d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6d4:	ed9d 0b00 	vldr	d0, [sp]
 800f6d8:	f000 f942 	bl	800f960 <__kernel_cos>
 800f6dc:	e7f5      	b.n	800f6ca <sin+0x5a>
 800f6de:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6e2:	ed9d 0b00 	vldr	d0, [sp]
 800f6e6:	2001      	movs	r0, #1
 800f6e8:	f000 fa02 	bl	800faf0 <__kernel_sin>
 800f6ec:	ec53 2b10 	vmov	r2, r3, d0
 800f6f0:	4610      	mov	r0, r2
 800f6f2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f6f6:	e7d2      	b.n	800f69e <sin+0x2e>
 800f6f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6fc:	ed9d 0b00 	vldr	d0, [sp]
 800f700:	f000 f92e 	bl	800f960 <__kernel_cos>
 800f704:	e7f2      	b.n	800f6ec <sin+0x7c>
 800f706:	bf00      	nop
	...
 800f710:	3fe921fb 	.word	0x3fe921fb
 800f714:	7fefffff 	.word	0x7fefffff

0800f718 <fmodf>:
 800f718:	b508      	push	{r3, lr}
 800f71a:	ed2d 8b02 	vpush	{d8}
 800f71e:	eef0 8a40 	vmov.f32	s17, s0
 800f722:	eeb0 8a60 	vmov.f32	s16, s1
 800f726:	f000 fd43 	bl	80101b0 <__ieee754_fmodf>
 800f72a:	eef4 8a48 	vcmp.f32	s17, s16
 800f72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f732:	d60c      	bvs.n	800f74e <fmodf+0x36>
 800f734:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f754 <fmodf+0x3c>
 800f738:	eeb4 8a68 	vcmp.f32	s16, s17
 800f73c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f740:	d105      	bne.n	800f74e <fmodf+0x36>
 800f742:	f7ff ff05 	bl	800f550 <__errno>
 800f746:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f74a:	2321      	movs	r3, #33	@ 0x21
 800f74c:	6003      	str	r3, [r0, #0]
 800f74e:	ecbd 8b02 	vpop	{d8}
 800f752:	bd08      	pop	{r3, pc}
 800f754:	00000000 	.word	0x00000000

0800f758 <sqrtf>:
 800f758:	b508      	push	{r3, lr}
 800f75a:	ed2d 8b02 	vpush	{d8}
 800f75e:	eeb0 8a40 	vmov.f32	s16, s0
 800f762:	f000 f8f7 	bl	800f954 <__ieee754_sqrtf>
 800f766:	eeb4 8a48 	vcmp.f32	s16, s16
 800f76a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f76e:	d60c      	bvs.n	800f78a <sqrtf+0x32>
 800f770:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f790 <sqrtf+0x38>
 800f774:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f77c:	d505      	bpl.n	800f78a <sqrtf+0x32>
 800f77e:	f7ff fee7 	bl	800f550 <__errno>
 800f782:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f786:	2321      	movs	r3, #33	@ 0x21
 800f788:	6003      	str	r3, [r0, #0]
 800f78a:	ecbd 8b02 	vpop	{d8}
 800f78e:	bd08      	pop	{r3, pc}
 800f790:	00000000 	.word	0x00000000

0800f794 <cosf>:
 800f794:	ee10 3a10 	vmov	r3, s0
 800f798:	b507      	push	{r0, r1, r2, lr}
 800f79a:	4a1e      	ldr	r2, [pc, #120]	@ (800f814 <cosf+0x80>)
 800f79c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f7a0:	4293      	cmp	r3, r2
 800f7a2:	d806      	bhi.n	800f7b2 <cosf+0x1e>
 800f7a4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800f818 <cosf+0x84>
 800f7a8:	b003      	add	sp, #12
 800f7aa:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7ae:	f000 bc5f 	b.w	8010070 <__kernel_cosf>
 800f7b2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f7b6:	d304      	bcc.n	800f7c2 <cosf+0x2e>
 800f7b8:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f7bc:	b003      	add	sp, #12
 800f7be:	f85d fb04 	ldr.w	pc, [sp], #4
 800f7c2:	4668      	mov	r0, sp
 800f7c4:	f000 fd76 	bl	80102b4 <__ieee754_rem_pio2f>
 800f7c8:	f000 0003 	and.w	r0, r0, #3
 800f7cc:	2801      	cmp	r0, #1
 800f7ce:	d009      	beq.n	800f7e4 <cosf+0x50>
 800f7d0:	2802      	cmp	r0, #2
 800f7d2:	d010      	beq.n	800f7f6 <cosf+0x62>
 800f7d4:	b9b0      	cbnz	r0, 800f804 <cosf+0x70>
 800f7d6:	eddd 0a01 	vldr	s1, [sp, #4]
 800f7da:	ed9d 0a00 	vldr	s0, [sp]
 800f7de:	f000 fc47 	bl	8010070 <__kernel_cosf>
 800f7e2:	e7eb      	b.n	800f7bc <cosf+0x28>
 800f7e4:	eddd 0a01 	vldr	s1, [sp, #4]
 800f7e8:	ed9d 0a00 	vldr	s0, [sp]
 800f7ec:	f000 fc98 	bl	8010120 <__kernel_sinf>
 800f7f0:	eeb1 0a40 	vneg.f32	s0, s0
 800f7f4:	e7e2      	b.n	800f7bc <cosf+0x28>
 800f7f6:	eddd 0a01 	vldr	s1, [sp, #4]
 800f7fa:	ed9d 0a00 	vldr	s0, [sp]
 800f7fe:	f000 fc37 	bl	8010070 <__kernel_cosf>
 800f802:	e7f5      	b.n	800f7f0 <cosf+0x5c>
 800f804:	eddd 0a01 	vldr	s1, [sp, #4]
 800f808:	ed9d 0a00 	vldr	s0, [sp]
 800f80c:	2001      	movs	r0, #1
 800f80e:	f000 fc87 	bl	8010120 <__kernel_sinf>
 800f812:	e7d3      	b.n	800f7bc <cosf+0x28>
 800f814:	3f490fd8 	.word	0x3f490fd8
 800f818:	00000000 	.word	0x00000000

0800f81c <sinf>:
 800f81c:	ee10 3a10 	vmov	r3, s0
 800f820:	b507      	push	{r0, r1, r2, lr}
 800f822:	4a1f      	ldr	r2, [pc, #124]	@ (800f8a0 <sinf+0x84>)
 800f824:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f828:	4293      	cmp	r3, r2
 800f82a:	d807      	bhi.n	800f83c <sinf+0x20>
 800f82c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f8a4 <sinf+0x88>
 800f830:	2000      	movs	r0, #0
 800f832:	b003      	add	sp, #12
 800f834:	f85d eb04 	ldr.w	lr, [sp], #4
 800f838:	f000 bc72 	b.w	8010120 <__kernel_sinf>
 800f83c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f840:	d304      	bcc.n	800f84c <sinf+0x30>
 800f842:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f846:	b003      	add	sp, #12
 800f848:	f85d fb04 	ldr.w	pc, [sp], #4
 800f84c:	4668      	mov	r0, sp
 800f84e:	f000 fd31 	bl	80102b4 <__ieee754_rem_pio2f>
 800f852:	f000 0003 	and.w	r0, r0, #3
 800f856:	2801      	cmp	r0, #1
 800f858:	d00a      	beq.n	800f870 <sinf+0x54>
 800f85a:	2802      	cmp	r0, #2
 800f85c:	d00f      	beq.n	800f87e <sinf+0x62>
 800f85e:	b9c0      	cbnz	r0, 800f892 <sinf+0x76>
 800f860:	eddd 0a01 	vldr	s1, [sp, #4]
 800f864:	ed9d 0a00 	vldr	s0, [sp]
 800f868:	2001      	movs	r0, #1
 800f86a:	f000 fc59 	bl	8010120 <__kernel_sinf>
 800f86e:	e7ea      	b.n	800f846 <sinf+0x2a>
 800f870:	eddd 0a01 	vldr	s1, [sp, #4]
 800f874:	ed9d 0a00 	vldr	s0, [sp]
 800f878:	f000 fbfa 	bl	8010070 <__kernel_cosf>
 800f87c:	e7e3      	b.n	800f846 <sinf+0x2a>
 800f87e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f882:	ed9d 0a00 	vldr	s0, [sp]
 800f886:	2001      	movs	r0, #1
 800f888:	f000 fc4a 	bl	8010120 <__kernel_sinf>
 800f88c:	eeb1 0a40 	vneg.f32	s0, s0
 800f890:	e7d9      	b.n	800f846 <sinf+0x2a>
 800f892:	eddd 0a01 	vldr	s1, [sp, #4]
 800f896:	ed9d 0a00 	vldr	s0, [sp]
 800f89a:	f000 fbe9 	bl	8010070 <__kernel_cosf>
 800f89e:	e7f5      	b.n	800f88c <sinf+0x70>
 800f8a0:	3f490fd8 	.word	0x3f490fd8
 800f8a4:	00000000 	.word	0x00000000

0800f8a8 <fmaxf>:
 800f8a8:	b508      	push	{r3, lr}
 800f8aa:	ed2d 8b02 	vpush	{d8}
 800f8ae:	eeb0 8a40 	vmov.f32	s16, s0
 800f8b2:	eef0 8a60 	vmov.f32	s17, s1
 800f8b6:	f000 f831 	bl	800f91c <__fpclassifyf>
 800f8ba:	b930      	cbnz	r0, 800f8ca <fmaxf+0x22>
 800f8bc:	eeb0 8a68 	vmov.f32	s16, s17
 800f8c0:	eeb0 0a48 	vmov.f32	s0, s16
 800f8c4:	ecbd 8b02 	vpop	{d8}
 800f8c8:	bd08      	pop	{r3, pc}
 800f8ca:	eeb0 0a68 	vmov.f32	s0, s17
 800f8ce:	f000 f825 	bl	800f91c <__fpclassifyf>
 800f8d2:	2800      	cmp	r0, #0
 800f8d4:	d0f4      	beq.n	800f8c0 <fmaxf+0x18>
 800f8d6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f8da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8de:	dded      	ble.n	800f8bc <fmaxf+0x14>
 800f8e0:	e7ee      	b.n	800f8c0 <fmaxf+0x18>

0800f8e2 <fminf>:
 800f8e2:	b508      	push	{r3, lr}
 800f8e4:	ed2d 8b02 	vpush	{d8}
 800f8e8:	eeb0 8a40 	vmov.f32	s16, s0
 800f8ec:	eef0 8a60 	vmov.f32	s17, s1
 800f8f0:	f000 f814 	bl	800f91c <__fpclassifyf>
 800f8f4:	b930      	cbnz	r0, 800f904 <fminf+0x22>
 800f8f6:	eeb0 8a68 	vmov.f32	s16, s17
 800f8fa:	eeb0 0a48 	vmov.f32	s0, s16
 800f8fe:	ecbd 8b02 	vpop	{d8}
 800f902:	bd08      	pop	{r3, pc}
 800f904:	eeb0 0a68 	vmov.f32	s0, s17
 800f908:	f000 f808 	bl	800f91c <__fpclassifyf>
 800f90c:	2800      	cmp	r0, #0
 800f90e:	d0f4      	beq.n	800f8fa <fminf+0x18>
 800f910:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f918:	d5ed      	bpl.n	800f8f6 <fminf+0x14>
 800f91a:	e7ee      	b.n	800f8fa <fminf+0x18>

0800f91c <__fpclassifyf>:
 800f91c:	ee10 3a10 	vmov	r3, s0
 800f920:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800f924:	d00d      	beq.n	800f942 <__fpclassifyf+0x26>
 800f926:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800f92a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800f92e:	d30a      	bcc.n	800f946 <__fpclassifyf+0x2a>
 800f930:	4b07      	ldr	r3, [pc, #28]	@ (800f950 <__fpclassifyf+0x34>)
 800f932:	1e42      	subs	r2, r0, #1
 800f934:	429a      	cmp	r2, r3
 800f936:	d908      	bls.n	800f94a <__fpclassifyf+0x2e>
 800f938:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800f93c:	4258      	negs	r0, r3
 800f93e:	4158      	adcs	r0, r3
 800f940:	4770      	bx	lr
 800f942:	2002      	movs	r0, #2
 800f944:	4770      	bx	lr
 800f946:	2004      	movs	r0, #4
 800f948:	4770      	bx	lr
 800f94a:	2003      	movs	r0, #3
 800f94c:	4770      	bx	lr
 800f94e:	bf00      	nop
 800f950:	007ffffe 	.word	0x007ffffe

0800f954 <__ieee754_sqrtf>:
 800f954:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f958:	4770      	bx	lr
 800f95a:	0000      	movs	r0, r0
 800f95c:	0000      	movs	r0, r0
	...

0800f960 <__kernel_cos>:
 800f960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f964:	ec57 6b10 	vmov	r6, r7, d0
 800f968:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f96c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800f970:	ed8d 1b00 	vstr	d1, [sp]
 800f974:	d206      	bcs.n	800f984 <__kernel_cos+0x24>
 800f976:	4630      	mov	r0, r6
 800f978:	4639      	mov	r1, r7
 800f97a:	f7f1 f8a3 	bl	8000ac4 <__aeabi_d2iz>
 800f97e:	2800      	cmp	r0, #0
 800f980:	f000 8088 	beq.w	800fa94 <__kernel_cos+0x134>
 800f984:	4632      	mov	r2, r6
 800f986:	463b      	mov	r3, r7
 800f988:	4630      	mov	r0, r6
 800f98a:	4639      	mov	r1, r7
 800f98c:	f7f0 fe00 	bl	8000590 <__aeabi_dmul>
 800f990:	4b51      	ldr	r3, [pc, #324]	@ (800fad8 <__kernel_cos+0x178>)
 800f992:	2200      	movs	r2, #0
 800f994:	4604      	mov	r4, r0
 800f996:	460d      	mov	r5, r1
 800f998:	f7f0 fdfa 	bl	8000590 <__aeabi_dmul>
 800f99c:	a340      	add	r3, pc, #256	@ (adr r3, 800faa0 <__kernel_cos+0x140>)
 800f99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9a2:	4682      	mov	sl, r0
 800f9a4:	468b      	mov	fp, r1
 800f9a6:	4620      	mov	r0, r4
 800f9a8:	4629      	mov	r1, r5
 800f9aa:	f7f0 fdf1 	bl	8000590 <__aeabi_dmul>
 800f9ae:	a33e      	add	r3, pc, #248	@ (adr r3, 800faa8 <__kernel_cos+0x148>)
 800f9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b4:	f7f0 fc36 	bl	8000224 <__adddf3>
 800f9b8:	4622      	mov	r2, r4
 800f9ba:	462b      	mov	r3, r5
 800f9bc:	f7f0 fde8 	bl	8000590 <__aeabi_dmul>
 800f9c0:	a33b      	add	r3, pc, #236	@ (adr r3, 800fab0 <__kernel_cos+0x150>)
 800f9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c6:	f7f0 fc2b 	bl	8000220 <__aeabi_dsub>
 800f9ca:	4622      	mov	r2, r4
 800f9cc:	462b      	mov	r3, r5
 800f9ce:	f7f0 fddf 	bl	8000590 <__aeabi_dmul>
 800f9d2:	a339      	add	r3, pc, #228	@ (adr r3, 800fab8 <__kernel_cos+0x158>)
 800f9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d8:	f7f0 fc24 	bl	8000224 <__adddf3>
 800f9dc:	4622      	mov	r2, r4
 800f9de:	462b      	mov	r3, r5
 800f9e0:	f7f0 fdd6 	bl	8000590 <__aeabi_dmul>
 800f9e4:	a336      	add	r3, pc, #216	@ (adr r3, 800fac0 <__kernel_cos+0x160>)
 800f9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ea:	f7f0 fc19 	bl	8000220 <__aeabi_dsub>
 800f9ee:	4622      	mov	r2, r4
 800f9f0:	462b      	mov	r3, r5
 800f9f2:	f7f0 fdcd 	bl	8000590 <__aeabi_dmul>
 800f9f6:	a334      	add	r3, pc, #208	@ (adr r3, 800fac8 <__kernel_cos+0x168>)
 800f9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9fc:	f7f0 fc12 	bl	8000224 <__adddf3>
 800fa00:	4622      	mov	r2, r4
 800fa02:	462b      	mov	r3, r5
 800fa04:	f7f0 fdc4 	bl	8000590 <__aeabi_dmul>
 800fa08:	4622      	mov	r2, r4
 800fa0a:	462b      	mov	r3, r5
 800fa0c:	f7f0 fdc0 	bl	8000590 <__aeabi_dmul>
 800fa10:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa14:	4604      	mov	r4, r0
 800fa16:	460d      	mov	r5, r1
 800fa18:	4630      	mov	r0, r6
 800fa1a:	4639      	mov	r1, r7
 800fa1c:	f7f0 fdb8 	bl	8000590 <__aeabi_dmul>
 800fa20:	460b      	mov	r3, r1
 800fa22:	4602      	mov	r2, r0
 800fa24:	4629      	mov	r1, r5
 800fa26:	4620      	mov	r0, r4
 800fa28:	f7f0 fbfa 	bl	8000220 <__aeabi_dsub>
 800fa2c:	4b2b      	ldr	r3, [pc, #172]	@ (800fadc <__kernel_cos+0x17c>)
 800fa2e:	4598      	cmp	r8, r3
 800fa30:	4606      	mov	r6, r0
 800fa32:	460f      	mov	r7, r1
 800fa34:	d810      	bhi.n	800fa58 <__kernel_cos+0xf8>
 800fa36:	4602      	mov	r2, r0
 800fa38:	460b      	mov	r3, r1
 800fa3a:	4650      	mov	r0, sl
 800fa3c:	4659      	mov	r1, fp
 800fa3e:	f7f0 fbef 	bl	8000220 <__aeabi_dsub>
 800fa42:	460b      	mov	r3, r1
 800fa44:	4926      	ldr	r1, [pc, #152]	@ (800fae0 <__kernel_cos+0x180>)
 800fa46:	4602      	mov	r2, r0
 800fa48:	2000      	movs	r0, #0
 800fa4a:	f7f0 fbe9 	bl	8000220 <__aeabi_dsub>
 800fa4e:	ec41 0b10 	vmov	d0, r0, r1
 800fa52:	b003      	add	sp, #12
 800fa54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa58:	4b22      	ldr	r3, [pc, #136]	@ (800fae4 <__kernel_cos+0x184>)
 800fa5a:	4921      	ldr	r1, [pc, #132]	@ (800fae0 <__kernel_cos+0x180>)
 800fa5c:	4598      	cmp	r8, r3
 800fa5e:	bf8c      	ite	hi
 800fa60:	4d21      	ldrhi	r5, [pc, #132]	@ (800fae8 <__kernel_cos+0x188>)
 800fa62:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800fa66:	2400      	movs	r4, #0
 800fa68:	4622      	mov	r2, r4
 800fa6a:	462b      	mov	r3, r5
 800fa6c:	2000      	movs	r0, #0
 800fa6e:	f7f0 fbd7 	bl	8000220 <__aeabi_dsub>
 800fa72:	4622      	mov	r2, r4
 800fa74:	4680      	mov	r8, r0
 800fa76:	4689      	mov	r9, r1
 800fa78:	462b      	mov	r3, r5
 800fa7a:	4650      	mov	r0, sl
 800fa7c:	4659      	mov	r1, fp
 800fa7e:	f7f0 fbcf 	bl	8000220 <__aeabi_dsub>
 800fa82:	4632      	mov	r2, r6
 800fa84:	463b      	mov	r3, r7
 800fa86:	f7f0 fbcb 	bl	8000220 <__aeabi_dsub>
 800fa8a:	4602      	mov	r2, r0
 800fa8c:	460b      	mov	r3, r1
 800fa8e:	4640      	mov	r0, r8
 800fa90:	4649      	mov	r1, r9
 800fa92:	e7da      	b.n	800fa4a <__kernel_cos+0xea>
 800fa94:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800fad0 <__kernel_cos+0x170>
 800fa98:	e7db      	b.n	800fa52 <__kernel_cos+0xf2>
 800fa9a:	bf00      	nop
 800fa9c:	f3af 8000 	nop.w
 800faa0:	be8838d4 	.word	0xbe8838d4
 800faa4:	bda8fae9 	.word	0xbda8fae9
 800faa8:	bdb4b1c4 	.word	0xbdb4b1c4
 800faac:	3e21ee9e 	.word	0x3e21ee9e
 800fab0:	809c52ad 	.word	0x809c52ad
 800fab4:	3e927e4f 	.word	0x3e927e4f
 800fab8:	19cb1590 	.word	0x19cb1590
 800fabc:	3efa01a0 	.word	0x3efa01a0
 800fac0:	16c15177 	.word	0x16c15177
 800fac4:	3f56c16c 	.word	0x3f56c16c
 800fac8:	5555554c 	.word	0x5555554c
 800facc:	3fa55555 	.word	0x3fa55555
 800fad0:	00000000 	.word	0x00000000
 800fad4:	3ff00000 	.word	0x3ff00000
 800fad8:	3fe00000 	.word	0x3fe00000
 800fadc:	3fd33332 	.word	0x3fd33332
 800fae0:	3ff00000 	.word	0x3ff00000
 800fae4:	3fe90000 	.word	0x3fe90000
 800fae8:	3fd20000 	.word	0x3fd20000
 800faec:	00000000 	.word	0x00000000

0800faf0 <__kernel_sin>:
 800faf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faf4:	ec55 4b10 	vmov	r4, r5, d0
 800faf8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800fafc:	b085      	sub	sp, #20
 800fafe:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800fb02:	ed8d 1b02 	vstr	d1, [sp, #8]
 800fb06:	4680      	mov	r8, r0
 800fb08:	d205      	bcs.n	800fb16 <__kernel_sin+0x26>
 800fb0a:	4620      	mov	r0, r4
 800fb0c:	4629      	mov	r1, r5
 800fb0e:	f7f0 ffd9 	bl	8000ac4 <__aeabi_d2iz>
 800fb12:	2800      	cmp	r0, #0
 800fb14:	d052      	beq.n	800fbbc <__kernel_sin+0xcc>
 800fb16:	4622      	mov	r2, r4
 800fb18:	462b      	mov	r3, r5
 800fb1a:	4620      	mov	r0, r4
 800fb1c:	4629      	mov	r1, r5
 800fb1e:	f7f0 fd37 	bl	8000590 <__aeabi_dmul>
 800fb22:	4682      	mov	sl, r0
 800fb24:	468b      	mov	fp, r1
 800fb26:	4602      	mov	r2, r0
 800fb28:	460b      	mov	r3, r1
 800fb2a:	4620      	mov	r0, r4
 800fb2c:	4629      	mov	r1, r5
 800fb2e:	f7f0 fd2f 	bl	8000590 <__aeabi_dmul>
 800fb32:	a342      	add	r3, pc, #264	@ (adr r3, 800fc3c <__kernel_sin+0x14c>)
 800fb34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb38:	e9cd 0100 	strd	r0, r1, [sp]
 800fb3c:	4650      	mov	r0, sl
 800fb3e:	4659      	mov	r1, fp
 800fb40:	f7f0 fd26 	bl	8000590 <__aeabi_dmul>
 800fb44:	a33f      	add	r3, pc, #252	@ (adr r3, 800fc44 <__kernel_sin+0x154>)
 800fb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb4a:	f7f0 fb69 	bl	8000220 <__aeabi_dsub>
 800fb4e:	4652      	mov	r2, sl
 800fb50:	465b      	mov	r3, fp
 800fb52:	f7f0 fd1d 	bl	8000590 <__aeabi_dmul>
 800fb56:	a33d      	add	r3, pc, #244	@ (adr r3, 800fc4c <__kernel_sin+0x15c>)
 800fb58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5c:	f7f0 fb62 	bl	8000224 <__adddf3>
 800fb60:	4652      	mov	r2, sl
 800fb62:	465b      	mov	r3, fp
 800fb64:	f7f0 fd14 	bl	8000590 <__aeabi_dmul>
 800fb68:	a33a      	add	r3, pc, #232	@ (adr r3, 800fc54 <__kernel_sin+0x164>)
 800fb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb6e:	f7f0 fb57 	bl	8000220 <__aeabi_dsub>
 800fb72:	4652      	mov	r2, sl
 800fb74:	465b      	mov	r3, fp
 800fb76:	f7f0 fd0b 	bl	8000590 <__aeabi_dmul>
 800fb7a:	a338      	add	r3, pc, #224	@ (adr r3, 800fc5c <__kernel_sin+0x16c>)
 800fb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb80:	f7f0 fb50 	bl	8000224 <__adddf3>
 800fb84:	4606      	mov	r6, r0
 800fb86:	460f      	mov	r7, r1
 800fb88:	f1b8 0f00 	cmp.w	r8, #0
 800fb8c:	d11b      	bne.n	800fbc6 <__kernel_sin+0xd6>
 800fb8e:	4602      	mov	r2, r0
 800fb90:	460b      	mov	r3, r1
 800fb92:	4650      	mov	r0, sl
 800fb94:	4659      	mov	r1, fp
 800fb96:	f7f0 fcfb 	bl	8000590 <__aeabi_dmul>
 800fb9a:	a325      	add	r3, pc, #148	@ (adr r3, 800fc30 <__kernel_sin+0x140>)
 800fb9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba0:	f7f0 fb3e 	bl	8000220 <__aeabi_dsub>
 800fba4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fba8:	f7f0 fcf2 	bl	8000590 <__aeabi_dmul>
 800fbac:	4602      	mov	r2, r0
 800fbae:	460b      	mov	r3, r1
 800fbb0:	4620      	mov	r0, r4
 800fbb2:	4629      	mov	r1, r5
 800fbb4:	f7f0 fb36 	bl	8000224 <__adddf3>
 800fbb8:	4604      	mov	r4, r0
 800fbba:	460d      	mov	r5, r1
 800fbbc:	ec45 4b10 	vmov	d0, r4, r5
 800fbc0:	b005      	add	sp, #20
 800fbc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fbca:	4b1b      	ldr	r3, [pc, #108]	@ (800fc38 <__kernel_sin+0x148>)
 800fbcc:	2200      	movs	r2, #0
 800fbce:	f7f0 fcdf 	bl	8000590 <__aeabi_dmul>
 800fbd2:	4632      	mov	r2, r6
 800fbd4:	4680      	mov	r8, r0
 800fbd6:	4689      	mov	r9, r1
 800fbd8:	463b      	mov	r3, r7
 800fbda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fbde:	f7f0 fcd7 	bl	8000590 <__aeabi_dmul>
 800fbe2:	4602      	mov	r2, r0
 800fbe4:	460b      	mov	r3, r1
 800fbe6:	4640      	mov	r0, r8
 800fbe8:	4649      	mov	r1, r9
 800fbea:	f7f0 fb19 	bl	8000220 <__aeabi_dsub>
 800fbee:	4652      	mov	r2, sl
 800fbf0:	465b      	mov	r3, fp
 800fbf2:	f7f0 fccd 	bl	8000590 <__aeabi_dmul>
 800fbf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fbfa:	f7f0 fb11 	bl	8000220 <__aeabi_dsub>
 800fbfe:	a30c      	add	r3, pc, #48	@ (adr r3, 800fc30 <__kernel_sin+0x140>)
 800fc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc04:	4606      	mov	r6, r0
 800fc06:	460f      	mov	r7, r1
 800fc08:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc0c:	f7f0 fcc0 	bl	8000590 <__aeabi_dmul>
 800fc10:	4602      	mov	r2, r0
 800fc12:	460b      	mov	r3, r1
 800fc14:	4630      	mov	r0, r6
 800fc16:	4639      	mov	r1, r7
 800fc18:	f7f0 fb04 	bl	8000224 <__adddf3>
 800fc1c:	4602      	mov	r2, r0
 800fc1e:	460b      	mov	r3, r1
 800fc20:	4620      	mov	r0, r4
 800fc22:	4629      	mov	r1, r5
 800fc24:	f7f0 fafc 	bl	8000220 <__aeabi_dsub>
 800fc28:	e7c6      	b.n	800fbb8 <__kernel_sin+0xc8>
 800fc2a:	bf00      	nop
 800fc2c:	f3af 8000 	nop.w
 800fc30:	55555549 	.word	0x55555549
 800fc34:	3fc55555 	.word	0x3fc55555
 800fc38:	3fe00000 	.word	0x3fe00000
 800fc3c:	5acfd57c 	.word	0x5acfd57c
 800fc40:	3de5d93a 	.word	0x3de5d93a
 800fc44:	8a2b9ceb 	.word	0x8a2b9ceb
 800fc48:	3e5ae5e6 	.word	0x3e5ae5e6
 800fc4c:	57b1fe7d 	.word	0x57b1fe7d
 800fc50:	3ec71de3 	.word	0x3ec71de3
 800fc54:	19c161d5 	.word	0x19c161d5
 800fc58:	3f2a01a0 	.word	0x3f2a01a0
 800fc5c:	1110f8a6 	.word	0x1110f8a6
 800fc60:	3f811111 	.word	0x3f811111
 800fc64:	00000000 	.word	0x00000000

0800fc68 <__ieee754_rem_pio2>:
 800fc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc6c:	ec57 6b10 	vmov	r6, r7, d0
 800fc70:	4bc5      	ldr	r3, [pc, #788]	@ (800ff88 <__ieee754_rem_pio2+0x320>)
 800fc72:	b08d      	sub	sp, #52	@ 0x34
 800fc74:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800fc78:	4598      	cmp	r8, r3
 800fc7a:	4604      	mov	r4, r0
 800fc7c:	9704      	str	r7, [sp, #16]
 800fc7e:	d807      	bhi.n	800fc90 <__ieee754_rem_pio2+0x28>
 800fc80:	2200      	movs	r2, #0
 800fc82:	2300      	movs	r3, #0
 800fc84:	ed80 0b00 	vstr	d0, [r0]
 800fc88:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800fc8c:	2500      	movs	r5, #0
 800fc8e:	e028      	b.n	800fce2 <__ieee754_rem_pio2+0x7a>
 800fc90:	4bbe      	ldr	r3, [pc, #760]	@ (800ff8c <__ieee754_rem_pio2+0x324>)
 800fc92:	4598      	cmp	r8, r3
 800fc94:	d878      	bhi.n	800fd88 <__ieee754_rem_pio2+0x120>
 800fc96:	9b04      	ldr	r3, [sp, #16]
 800fc98:	4dbd      	ldr	r5, [pc, #756]	@ (800ff90 <__ieee754_rem_pio2+0x328>)
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	4630      	mov	r0, r6
 800fc9e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800ff50 <__ieee754_rem_pio2+0x2e8>)
 800fca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fca4:	4639      	mov	r1, r7
 800fca6:	dd38      	ble.n	800fd1a <__ieee754_rem_pio2+0xb2>
 800fca8:	f7f0 faba 	bl	8000220 <__aeabi_dsub>
 800fcac:	45a8      	cmp	r8, r5
 800fcae:	4606      	mov	r6, r0
 800fcb0:	460f      	mov	r7, r1
 800fcb2:	d01a      	beq.n	800fcea <__ieee754_rem_pio2+0x82>
 800fcb4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800ff58 <__ieee754_rem_pio2+0x2f0>)
 800fcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcba:	f7f0 fab1 	bl	8000220 <__aeabi_dsub>
 800fcbe:	4602      	mov	r2, r0
 800fcc0:	460b      	mov	r3, r1
 800fcc2:	4680      	mov	r8, r0
 800fcc4:	4689      	mov	r9, r1
 800fcc6:	4630      	mov	r0, r6
 800fcc8:	4639      	mov	r1, r7
 800fcca:	f7f0 faa9 	bl	8000220 <__aeabi_dsub>
 800fcce:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ff58 <__ieee754_rem_pio2+0x2f0>)
 800fcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcd4:	f7f0 faa4 	bl	8000220 <__aeabi_dsub>
 800fcd8:	e9c4 8900 	strd	r8, r9, [r4]
 800fcdc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fce0:	2501      	movs	r5, #1
 800fce2:	4628      	mov	r0, r5
 800fce4:	b00d      	add	sp, #52	@ 0x34
 800fce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcea:	a39d      	add	r3, pc, #628	@ (adr r3, 800ff60 <__ieee754_rem_pio2+0x2f8>)
 800fcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcf0:	f7f0 fa96 	bl	8000220 <__aeabi_dsub>
 800fcf4:	a39c      	add	r3, pc, #624	@ (adr r3, 800ff68 <__ieee754_rem_pio2+0x300>)
 800fcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcfa:	4606      	mov	r6, r0
 800fcfc:	460f      	mov	r7, r1
 800fcfe:	f7f0 fa8f 	bl	8000220 <__aeabi_dsub>
 800fd02:	4602      	mov	r2, r0
 800fd04:	460b      	mov	r3, r1
 800fd06:	4680      	mov	r8, r0
 800fd08:	4689      	mov	r9, r1
 800fd0a:	4630      	mov	r0, r6
 800fd0c:	4639      	mov	r1, r7
 800fd0e:	f7f0 fa87 	bl	8000220 <__aeabi_dsub>
 800fd12:	a395      	add	r3, pc, #596	@ (adr r3, 800ff68 <__ieee754_rem_pio2+0x300>)
 800fd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd18:	e7dc      	b.n	800fcd4 <__ieee754_rem_pio2+0x6c>
 800fd1a:	f7f0 fa83 	bl	8000224 <__adddf3>
 800fd1e:	45a8      	cmp	r8, r5
 800fd20:	4606      	mov	r6, r0
 800fd22:	460f      	mov	r7, r1
 800fd24:	d018      	beq.n	800fd58 <__ieee754_rem_pio2+0xf0>
 800fd26:	a38c      	add	r3, pc, #560	@ (adr r3, 800ff58 <__ieee754_rem_pio2+0x2f0>)
 800fd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd2c:	f7f0 fa7a 	bl	8000224 <__adddf3>
 800fd30:	4602      	mov	r2, r0
 800fd32:	460b      	mov	r3, r1
 800fd34:	4680      	mov	r8, r0
 800fd36:	4689      	mov	r9, r1
 800fd38:	4630      	mov	r0, r6
 800fd3a:	4639      	mov	r1, r7
 800fd3c:	f7f0 fa70 	bl	8000220 <__aeabi_dsub>
 800fd40:	a385      	add	r3, pc, #532	@ (adr r3, 800ff58 <__ieee754_rem_pio2+0x2f0>)
 800fd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd46:	f7f0 fa6d 	bl	8000224 <__adddf3>
 800fd4a:	f04f 35ff 	mov.w	r5, #4294967295
 800fd4e:	e9c4 8900 	strd	r8, r9, [r4]
 800fd52:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fd56:	e7c4      	b.n	800fce2 <__ieee754_rem_pio2+0x7a>
 800fd58:	a381      	add	r3, pc, #516	@ (adr r3, 800ff60 <__ieee754_rem_pio2+0x2f8>)
 800fd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5e:	f7f0 fa61 	bl	8000224 <__adddf3>
 800fd62:	a381      	add	r3, pc, #516	@ (adr r3, 800ff68 <__ieee754_rem_pio2+0x300>)
 800fd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd68:	4606      	mov	r6, r0
 800fd6a:	460f      	mov	r7, r1
 800fd6c:	f7f0 fa5a 	bl	8000224 <__adddf3>
 800fd70:	4602      	mov	r2, r0
 800fd72:	460b      	mov	r3, r1
 800fd74:	4680      	mov	r8, r0
 800fd76:	4689      	mov	r9, r1
 800fd78:	4630      	mov	r0, r6
 800fd7a:	4639      	mov	r1, r7
 800fd7c:	f7f0 fa50 	bl	8000220 <__aeabi_dsub>
 800fd80:	a379      	add	r3, pc, #484	@ (adr r3, 800ff68 <__ieee754_rem_pio2+0x300>)
 800fd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd86:	e7de      	b.n	800fd46 <__ieee754_rem_pio2+0xde>
 800fd88:	4b82      	ldr	r3, [pc, #520]	@ (800ff94 <__ieee754_rem_pio2+0x32c>)
 800fd8a:	4598      	cmp	r8, r3
 800fd8c:	f200 80d1 	bhi.w	800ff32 <__ieee754_rem_pio2+0x2ca>
 800fd90:	f000 f966 	bl	8010060 <fabs>
 800fd94:	ec57 6b10 	vmov	r6, r7, d0
 800fd98:	a375      	add	r3, pc, #468	@ (adr r3, 800ff70 <__ieee754_rem_pio2+0x308>)
 800fd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd9e:	4630      	mov	r0, r6
 800fda0:	4639      	mov	r1, r7
 800fda2:	f7f0 fbf5 	bl	8000590 <__aeabi_dmul>
 800fda6:	4b7c      	ldr	r3, [pc, #496]	@ (800ff98 <__ieee754_rem_pio2+0x330>)
 800fda8:	2200      	movs	r2, #0
 800fdaa:	f7f0 fa3b 	bl	8000224 <__adddf3>
 800fdae:	f7f0 fe89 	bl	8000ac4 <__aeabi_d2iz>
 800fdb2:	4605      	mov	r5, r0
 800fdb4:	f7f0 fb82 	bl	80004bc <__aeabi_i2d>
 800fdb8:	4602      	mov	r2, r0
 800fdba:	460b      	mov	r3, r1
 800fdbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fdc0:	a363      	add	r3, pc, #396	@ (adr r3, 800ff50 <__ieee754_rem_pio2+0x2e8>)
 800fdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc6:	f7f0 fbe3 	bl	8000590 <__aeabi_dmul>
 800fdca:	4602      	mov	r2, r0
 800fdcc:	460b      	mov	r3, r1
 800fdce:	4630      	mov	r0, r6
 800fdd0:	4639      	mov	r1, r7
 800fdd2:	f7f0 fa25 	bl	8000220 <__aeabi_dsub>
 800fdd6:	a360      	add	r3, pc, #384	@ (adr r3, 800ff58 <__ieee754_rem_pio2+0x2f0>)
 800fdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fddc:	4682      	mov	sl, r0
 800fdde:	468b      	mov	fp, r1
 800fde0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fde4:	f7f0 fbd4 	bl	8000590 <__aeabi_dmul>
 800fde8:	2d1f      	cmp	r5, #31
 800fdea:	4606      	mov	r6, r0
 800fdec:	460f      	mov	r7, r1
 800fdee:	dc0c      	bgt.n	800fe0a <__ieee754_rem_pio2+0x1a2>
 800fdf0:	4b6a      	ldr	r3, [pc, #424]	@ (800ff9c <__ieee754_rem_pio2+0x334>)
 800fdf2:	1e6a      	subs	r2, r5, #1
 800fdf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdf8:	4543      	cmp	r3, r8
 800fdfa:	d006      	beq.n	800fe0a <__ieee754_rem_pio2+0x1a2>
 800fdfc:	4632      	mov	r2, r6
 800fdfe:	463b      	mov	r3, r7
 800fe00:	4650      	mov	r0, sl
 800fe02:	4659      	mov	r1, fp
 800fe04:	f7f0 fa0c 	bl	8000220 <__aeabi_dsub>
 800fe08:	e00e      	b.n	800fe28 <__ieee754_rem_pio2+0x1c0>
 800fe0a:	463b      	mov	r3, r7
 800fe0c:	4632      	mov	r2, r6
 800fe0e:	4650      	mov	r0, sl
 800fe10:	4659      	mov	r1, fp
 800fe12:	f7f0 fa05 	bl	8000220 <__aeabi_dsub>
 800fe16:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fe1a:	9305      	str	r3, [sp, #20]
 800fe1c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fe20:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800fe24:	2b10      	cmp	r3, #16
 800fe26:	dc02      	bgt.n	800fe2e <__ieee754_rem_pio2+0x1c6>
 800fe28:	e9c4 0100 	strd	r0, r1, [r4]
 800fe2c:	e039      	b.n	800fea2 <__ieee754_rem_pio2+0x23a>
 800fe2e:	a34c      	add	r3, pc, #304	@ (adr r3, 800ff60 <__ieee754_rem_pio2+0x2f8>)
 800fe30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe38:	f7f0 fbaa 	bl	8000590 <__aeabi_dmul>
 800fe3c:	4606      	mov	r6, r0
 800fe3e:	460f      	mov	r7, r1
 800fe40:	4602      	mov	r2, r0
 800fe42:	460b      	mov	r3, r1
 800fe44:	4650      	mov	r0, sl
 800fe46:	4659      	mov	r1, fp
 800fe48:	f7f0 f9ea 	bl	8000220 <__aeabi_dsub>
 800fe4c:	4602      	mov	r2, r0
 800fe4e:	460b      	mov	r3, r1
 800fe50:	4680      	mov	r8, r0
 800fe52:	4689      	mov	r9, r1
 800fe54:	4650      	mov	r0, sl
 800fe56:	4659      	mov	r1, fp
 800fe58:	f7f0 f9e2 	bl	8000220 <__aeabi_dsub>
 800fe5c:	4632      	mov	r2, r6
 800fe5e:	463b      	mov	r3, r7
 800fe60:	f7f0 f9de 	bl	8000220 <__aeabi_dsub>
 800fe64:	a340      	add	r3, pc, #256	@ (adr r3, 800ff68 <__ieee754_rem_pio2+0x300>)
 800fe66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe6a:	4606      	mov	r6, r0
 800fe6c:	460f      	mov	r7, r1
 800fe6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe72:	f7f0 fb8d 	bl	8000590 <__aeabi_dmul>
 800fe76:	4632      	mov	r2, r6
 800fe78:	463b      	mov	r3, r7
 800fe7a:	f7f0 f9d1 	bl	8000220 <__aeabi_dsub>
 800fe7e:	4602      	mov	r2, r0
 800fe80:	460b      	mov	r3, r1
 800fe82:	4606      	mov	r6, r0
 800fe84:	460f      	mov	r7, r1
 800fe86:	4640      	mov	r0, r8
 800fe88:	4649      	mov	r1, r9
 800fe8a:	f7f0 f9c9 	bl	8000220 <__aeabi_dsub>
 800fe8e:	9a05      	ldr	r2, [sp, #20]
 800fe90:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fe94:	1ad3      	subs	r3, r2, r3
 800fe96:	2b31      	cmp	r3, #49	@ 0x31
 800fe98:	dc20      	bgt.n	800fedc <__ieee754_rem_pio2+0x274>
 800fe9a:	e9c4 0100 	strd	r0, r1, [r4]
 800fe9e:	46c2      	mov	sl, r8
 800fea0:	46cb      	mov	fp, r9
 800fea2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800fea6:	4650      	mov	r0, sl
 800fea8:	4642      	mov	r2, r8
 800feaa:	464b      	mov	r3, r9
 800feac:	4659      	mov	r1, fp
 800feae:	f7f0 f9b7 	bl	8000220 <__aeabi_dsub>
 800feb2:	463b      	mov	r3, r7
 800feb4:	4632      	mov	r2, r6
 800feb6:	f7f0 f9b3 	bl	8000220 <__aeabi_dsub>
 800feba:	9b04      	ldr	r3, [sp, #16]
 800febc:	2b00      	cmp	r3, #0
 800febe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fec2:	f6bf af0e 	bge.w	800fce2 <__ieee754_rem_pio2+0x7a>
 800fec6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800feca:	6063      	str	r3, [r4, #4]
 800fecc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fed0:	f8c4 8000 	str.w	r8, [r4]
 800fed4:	60a0      	str	r0, [r4, #8]
 800fed6:	60e3      	str	r3, [r4, #12]
 800fed8:	426d      	negs	r5, r5
 800feda:	e702      	b.n	800fce2 <__ieee754_rem_pio2+0x7a>
 800fedc:	a326      	add	r3, pc, #152	@ (adr r3, 800ff78 <__ieee754_rem_pio2+0x310>)
 800fede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fee6:	f7f0 fb53 	bl	8000590 <__aeabi_dmul>
 800feea:	4606      	mov	r6, r0
 800feec:	460f      	mov	r7, r1
 800feee:	4602      	mov	r2, r0
 800fef0:	460b      	mov	r3, r1
 800fef2:	4640      	mov	r0, r8
 800fef4:	4649      	mov	r1, r9
 800fef6:	f7f0 f993 	bl	8000220 <__aeabi_dsub>
 800fefa:	4602      	mov	r2, r0
 800fefc:	460b      	mov	r3, r1
 800fefe:	4682      	mov	sl, r0
 800ff00:	468b      	mov	fp, r1
 800ff02:	4640      	mov	r0, r8
 800ff04:	4649      	mov	r1, r9
 800ff06:	f7f0 f98b 	bl	8000220 <__aeabi_dsub>
 800ff0a:	4632      	mov	r2, r6
 800ff0c:	463b      	mov	r3, r7
 800ff0e:	f7f0 f987 	bl	8000220 <__aeabi_dsub>
 800ff12:	a31b      	add	r3, pc, #108	@ (adr r3, 800ff80 <__ieee754_rem_pio2+0x318>)
 800ff14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff18:	4606      	mov	r6, r0
 800ff1a:	460f      	mov	r7, r1
 800ff1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff20:	f7f0 fb36 	bl	8000590 <__aeabi_dmul>
 800ff24:	4632      	mov	r2, r6
 800ff26:	463b      	mov	r3, r7
 800ff28:	f7f0 f97a 	bl	8000220 <__aeabi_dsub>
 800ff2c:	4606      	mov	r6, r0
 800ff2e:	460f      	mov	r7, r1
 800ff30:	e764      	b.n	800fdfc <__ieee754_rem_pio2+0x194>
 800ff32:	4b1b      	ldr	r3, [pc, #108]	@ (800ffa0 <__ieee754_rem_pio2+0x338>)
 800ff34:	4598      	cmp	r8, r3
 800ff36:	d935      	bls.n	800ffa4 <__ieee754_rem_pio2+0x33c>
 800ff38:	4632      	mov	r2, r6
 800ff3a:	463b      	mov	r3, r7
 800ff3c:	4630      	mov	r0, r6
 800ff3e:	4639      	mov	r1, r7
 800ff40:	f7f0 f96e 	bl	8000220 <__aeabi_dsub>
 800ff44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ff48:	e9c4 0100 	strd	r0, r1, [r4]
 800ff4c:	e69e      	b.n	800fc8c <__ieee754_rem_pio2+0x24>
 800ff4e:	bf00      	nop
 800ff50:	54400000 	.word	0x54400000
 800ff54:	3ff921fb 	.word	0x3ff921fb
 800ff58:	1a626331 	.word	0x1a626331
 800ff5c:	3dd0b461 	.word	0x3dd0b461
 800ff60:	1a600000 	.word	0x1a600000
 800ff64:	3dd0b461 	.word	0x3dd0b461
 800ff68:	2e037073 	.word	0x2e037073
 800ff6c:	3ba3198a 	.word	0x3ba3198a
 800ff70:	6dc9c883 	.word	0x6dc9c883
 800ff74:	3fe45f30 	.word	0x3fe45f30
 800ff78:	2e000000 	.word	0x2e000000
 800ff7c:	3ba3198a 	.word	0x3ba3198a
 800ff80:	252049c1 	.word	0x252049c1
 800ff84:	397b839a 	.word	0x397b839a
 800ff88:	3fe921fb 	.word	0x3fe921fb
 800ff8c:	4002d97b 	.word	0x4002d97b
 800ff90:	3ff921fb 	.word	0x3ff921fb
 800ff94:	413921fb 	.word	0x413921fb
 800ff98:	3fe00000 	.word	0x3fe00000
 800ff9c:	080114a0 	.word	0x080114a0
 800ffa0:	7fefffff 	.word	0x7fefffff
 800ffa4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ffa8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ffac:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ffb0:	4630      	mov	r0, r6
 800ffb2:	460f      	mov	r7, r1
 800ffb4:	f7f0 fd86 	bl	8000ac4 <__aeabi_d2iz>
 800ffb8:	f7f0 fa80 	bl	80004bc <__aeabi_i2d>
 800ffbc:	4602      	mov	r2, r0
 800ffbe:	460b      	mov	r3, r1
 800ffc0:	4630      	mov	r0, r6
 800ffc2:	4639      	mov	r1, r7
 800ffc4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ffc8:	f7f0 f92a 	bl	8000220 <__aeabi_dsub>
 800ffcc:	4b22      	ldr	r3, [pc, #136]	@ (8010058 <__ieee754_rem_pio2+0x3f0>)
 800ffce:	2200      	movs	r2, #0
 800ffd0:	f7f0 fade 	bl	8000590 <__aeabi_dmul>
 800ffd4:	460f      	mov	r7, r1
 800ffd6:	4606      	mov	r6, r0
 800ffd8:	f7f0 fd74 	bl	8000ac4 <__aeabi_d2iz>
 800ffdc:	f7f0 fa6e 	bl	80004bc <__aeabi_i2d>
 800ffe0:	4602      	mov	r2, r0
 800ffe2:	460b      	mov	r3, r1
 800ffe4:	4630      	mov	r0, r6
 800ffe6:	4639      	mov	r1, r7
 800ffe8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ffec:	f7f0 f918 	bl	8000220 <__aeabi_dsub>
 800fff0:	4b19      	ldr	r3, [pc, #100]	@ (8010058 <__ieee754_rem_pio2+0x3f0>)
 800fff2:	2200      	movs	r2, #0
 800fff4:	f7f0 facc 	bl	8000590 <__aeabi_dmul>
 800fff8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800fffc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8010000:	f04f 0803 	mov.w	r8, #3
 8010004:	2600      	movs	r6, #0
 8010006:	2700      	movs	r7, #0
 8010008:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801000c:	4632      	mov	r2, r6
 801000e:	463b      	mov	r3, r7
 8010010:	46c2      	mov	sl, r8
 8010012:	f108 38ff 	add.w	r8, r8, #4294967295
 8010016:	f7f0 fd23 	bl	8000a60 <__aeabi_dcmpeq>
 801001a:	2800      	cmp	r0, #0
 801001c:	d1f4      	bne.n	8010008 <__ieee754_rem_pio2+0x3a0>
 801001e:	4b0f      	ldr	r3, [pc, #60]	@ (801005c <__ieee754_rem_pio2+0x3f4>)
 8010020:	9301      	str	r3, [sp, #4]
 8010022:	2302      	movs	r3, #2
 8010024:	9300      	str	r3, [sp, #0]
 8010026:	462a      	mov	r2, r5
 8010028:	4653      	mov	r3, sl
 801002a:	4621      	mov	r1, r4
 801002c:	a806      	add	r0, sp, #24
 801002e:	f000 fb5b 	bl	80106e8 <__kernel_rem_pio2>
 8010032:	9b04      	ldr	r3, [sp, #16]
 8010034:	2b00      	cmp	r3, #0
 8010036:	4605      	mov	r5, r0
 8010038:	f6bf ae53 	bge.w	800fce2 <__ieee754_rem_pio2+0x7a>
 801003c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8010040:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010044:	e9c4 2300 	strd	r2, r3, [r4]
 8010048:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801004c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010050:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010054:	e740      	b.n	800fed8 <__ieee754_rem_pio2+0x270>
 8010056:	bf00      	nop
 8010058:	41700000 	.word	0x41700000
 801005c:	08011520 	.word	0x08011520

08010060 <fabs>:
 8010060:	ec51 0b10 	vmov	r0, r1, d0
 8010064:	4602      	mov	r2, r0
 8010066:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801006a:	ec43 2b10 	vmov	d0, r2, r3
 801006e:	4770      	bx	lr

08010070 <__kernel_cosf>:
 8010070:	ee10 3a10 	vmov	r3, s0
 8010074:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010078:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801007c:	eef0 6a40 	vmov.f32	s13, s0
 8010080:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010084:	d204      	bcs.n	8010090 <__kernel_cosf+0x20>
 8010086:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801008a:	ee17 2a90 	vmov	r2, s15
 801008e:	b342      	cbz	r2, 80100e2 <__kernel_cosf+0x72>
 8010090:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010094:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8010100 <__kernel_cosf+0x90>
 8010098:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8010104 <__kernel_cosf+0x94>
 801009c:	4a1a      	ldr	r2, [pc, #104]	@ (8010108 <__kernel_cosf+0x98>)
 801009e:	eea7 6a27 	vfma.f32	s12, s14, s15
 80100a2:	4293      	cmp	r3, r2
 80100a4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801010c <__kernel_cosf+0x9c>
 80100a8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80100ac:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8010110 <__kernel_cosf+0xa0>
 80100b0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80100b4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010114 <__kernel_cosf+0xa4>
 80100b8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80100bc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010118 <__kernel_cosf+0xa8>
 80100c0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80100c4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80100c8:	ee26 6a07 	vmul.f32	s12, s12, s14
 80100cc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80100d0:	eee7 0a06 	vfma.f32	s1, s14, s12
 80100d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100d8:	d804      	bhi.n	80100e4 <__kernel_cosf+0x74>
 80100da:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80100de:	ee30 0a67 	vsub.f32	s0, s0, s15
 80100e2:	4770      	bx	lr
 80100e4:	4a0d      	ldr	r2, [pc, #52]	@ (801011c <__kernel_cosf+0xac>)
 80100e6:	4293      	cmp	r3, r2
 80100e8:	bf9a      	itte	ls
 80100ea:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80100ee:	ee07 3a10 	vmovls	s14, r3
 80100f2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80100f6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80100fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80100fe:	e7ec      	b.n	80100da <__kernel_cosf+0x6a>
 8010100:	ad47d74e 	.word	0xad47d74e
 8010104:	310f74f6 	.word	0x310f74f6
 8010108:	3e999999 	.word	0x3e999999
 801010c:	b493f27c 	.word	0xb493f27c
 8010110:	37d00d01 	.word	0x37d00d01
 8010114:	bab60b61 	.word	0xbab60b61
 8010118:	3d2aaaab 	.word	0x3d2aaaab
 801011c:	3f480000 	.word	0x3f480000

08010120 <__kernel_sinf>:
 8010120:	ee10 3a10 	vmov	r3, s0
 8010124:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010128:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801012c:	d204      	bcs.n	8010138 <__kernel_sinf+0x18>
 801012e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010132:	ee17 3a90 	vmov	r3, s15
 8010136:	b35b      	cbz	r3, 8010190 <__kernel_sinf+0x70>
 8010138:	ee20 7a00 	vmul.f32	s14, s0, s0
 801013c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010194 <__kernel_sinf+0x74>
 8010140:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010198 <__kernel_sinf+0x78>
 8010144:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010148:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801019c <__kernel_sinf+0x7c>
 801014c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010150:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80101a0 <__kernel_sinf+0x80>
 8010154:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010158:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80101a4 <__kernel_sinf+0x84>
 801015c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010160:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010164:	b930      	cbnz	r0, 8010174 <__kernel_sinf+0x54>
 8010166:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80101a8 <__kernel_sinf+0x88>
 801016a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801016e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010172:	4770      	bx	lr
 8010174:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010178:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801017c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010180:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010184:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80101ac <__kernel_sinf+0x8c>
 8010188:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801018c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010190:	4770      	bx	lr
 8010192:	bf00      	nop
 8010194:	2f2ec9d3 	.word	0x2f2ec9d3
 8010198:	b2d72f34 	.word	0xb2d72f34
 801019c:	3638ef1b 	.word	0x3638ef1b
 80101a0:	b9500d01 	.word	0xb9500d01
 80101a4:	3c088889 	.word	0x3c088889
 80101a8:	be2aaaab 	.word	0xbe2aaaab
 80101ac:	3e2aaaab 	.word	0x3e2aaaab

080101b0 <__ieee754_fmodf>:
 80101b0:	b570      	push	{r4, r5, r6, lr}
 80101b2:	ee10 6a90 	vmov	r6, s1
 80101b6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80101ba:	1e5a      	subs	r2, r3, #1
 80101bc:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80101c0:	d206      	bcs.n	80101d0 <__ieee754_fmodf+0x20>
 80101c2:	ee10 4a10 	vmov	r4, s0
 80101c6:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 80101ca:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80101ce:	d304      	bcc.n	80101da <__ieee754_fmodf+0x2a>
 80101d0:	ee60 0a20 	vmul.f32	s1, s0, s1
 80101d4:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80101d8:	bd70      	pop	{r4, r5, r6, pc}
 80101da:	4299      	cmp	r1, r3
 80101dc:	dbfc      	blt.n	80101d8 <__ieee754_fmodf+0x28>
 80101de:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 80101e2:	d105      	bne.n	80101f0 <__ieee754_fmodf+0x40>
 80101e4:	4b32      	ldr	r3, [pc, #200]	@ (80102b0 <__ieee754_fmodf+0x100>)
 80101e6:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 80101ea:	ed93 0a00 	vldr	s0, [r3]
 80101ee:	e7f3      	b.n	80101d8 <__ieee754_fmodf+0x28>
 80101f0:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80101f4:	d146      	bne.n	8010284 <__ieee754_fmodf+0xd4>
 80101f6:	020a      	lsls	r2, r1, #8
 80101f8:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 80101fc:	2a00      	cmp	r2, #0
 80101fe:	dc3e      	bgt.n	801027e <__ieee754_fmodf+0xce>
 8010200:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8010204:	bf01      	itttt	eq
 8010206:	021a      	lsleq	r2, r3, #8
 8010208:	fab2 f282 	clzeq	r2, r2
 801020c:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8010210:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8010214:	bf16      	itet	ne
 8010216:	15da      	asrne	r2, r3, #23
 8010218:	3282      	addeq	r2, #130	@ 0x82
 801021a:	3a7f      	subne	r2, #127	@ 0x7f
 801021c:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8010220:	bfbb      	ittet	lt
 8010222:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8010226:	1a24      	sublt	r4, r4, r0
 8010228:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 801022c:	40a1      	lsllt	r1, r4
 801022e:	bfa8      	it	ge
 8010230:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8010234:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8010238:	bfb5      	itete	lt
 801023a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 801023e:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8010242:	1aa4      	sublt	r4, r4, r2
 8010244:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8010248:	bfb8      	it	lt
 801024a:	fa03 f404 	lsllt.w	r4, r3, r4
 801024e:	1a80      	subs	r0, r0, r2
 8010250:	1b0b      	subs	r3, r1, r4
 8010252:	b9d0      	cbnz	r0, 801028a <__ieee754_fmodf+0xda>
 8010254:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8010258:	bf28      	it	cs
 801025a:	460b      	movcs	r3, r1
 801025c:	2b00      	cmp	r3, #0
 801025e:	d0c1      	beq.n	80101e4 <__ieee754_fmodf+0x34>
 8010260:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010264:	db19      	blt.n	801029a <__ieee754_fmodf+0xea>
 8010266:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 801026a:	db19      	blt.n	80102a0 <__ieee754_fmodf+0xf0>
 801026c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8010270:	327f      	adds	r2, #127	@ 0x7f
 8010272:	432b      	orrs	r3, r5
 8010274:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8010278:	ee00 3a10 	vmov	s0, r3
 801027c:	e7ac      	b.n	80101d8 <__ieee754_fmodf+0x28>
 801027e:	3801      	subs	r0, #1
 8010280:	0052      	lsls	r2, r2, #1
 8010282:	e7bb      	b.n	80101fc <__ieee754_fmodf+0x4c>
 8010284:	15c8      	asrs	r0, r1, #23
 8010286:	387f      	subs	r0, #127	@ 0x7f
 8010288:	e7ba      	b.n	8010200 <__ieee754_fmodf+0x50>
 801028a:	2b00      	cmp	r3, #0
 801028c:	da02      	bge.n	8010294 <__ieee754_fmodf+0xe4>
 801028e:	0049      	lsls	r1, r1, #1
 8010290:	3801      	subs	r0, #1
 8010292:	e7dd      	b.n	8010250 <__ieee754_fmodf+0xa0>
 8010294:	d0a6      	beq.n	80101e4 <__ieee754_fmodf+0x34>
 8010296:	0059      	lsls	r1, r3, #1
 8010298:	e7fa      	b.n	8010290 <__ieee754_fmodf+0xe0>
 801029a:	005b      	lsls	r3, r3, #1
 801029c:	3a01      	subs	r2, #1
 801029e:	e7df      	b.n	8010260 <__ieee754_fmodf+0xb0>
 80102a0:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 80102a4:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80102a8:	3282      	adds	r2, #130	@ 0x82
 80102aa:	4113      	asrs	r3, r2
 80102ac:	432b      	orrs	r3, r5
 80102ae:	e7e3      	b.n	8010278 <__ieee754_fmodf+0xc8>
 80102b0:	08011628 	.word	0x08011628

080102b4 <__ieee754_rem_pio2f>:
 80102b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80102b6:	ee10 6a10 	vmov	r6, s0
 80102ba:	4b88      	ldr	r3, [pc, #544]	@ (80104dc <__ieee754_rem_pio2f+0x228>)
 80102bc:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80102c0:	429d      	cmp	r5, r3
 80102c2:	b087      	sub	sp, #28
 80102c4:	4604      	mov	r4, r0
 80102c6:	d805      	bhi.n	80102d4 <__ieee754_rem_pio2f+0x20>
 80102c8:	2300      	movs	r3, #0
 80102ca:	ed80 0a00 	vstr	s0, [r0]
 80102ce:	6043      	str	r3, [r0, #4]
 80102d0:	2000      	movs	r0, #0
 80102d2:	e022      	b.n	801031a <__ieee754_rem_pio2f+0x66>
 80102d4:	4b82      	ldr	r3, [pc, #520]	@ (80104e0 <__ieee754_rem_pio2f+0x22c>)
 80102d6:	429d      	cmp	r5, r3
 80102d8:	d83a      	bhi.n	8010350 <__ieee754_rem_pio2f+0x9c>
 80102da:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80102de:	2e00      	cmp	r6, #0
 80102e0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80104e4 <__ieee754_rem_pio2f+0x230>
 80102e4:	4a80      	ldr	r2, [pc, #512]	@ (80104e8 <__ieee754_rem_pio2f+0x234>)
 80102e6:	f023 030f 	bic.w	r3, r3, #15
 80102ea:	dd18      	ble.n	801031e <__ieee754_rem_pio2f+0x6a>
 80102ec:	4293      	cmp	r3, r2
 80102ee:	ee70 7a47 	vsub.f32	s15, s0, s14
 80102f2:	bf09      	itett	eq
 80102f4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80104ec <__ieee754_rem_pio2f+0x238>
 80102f8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80104f0 <__ieee754_rem_pio2f+0x23c>
 80102fc:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80104f4 <__ieee754_rem_pio2f+0x240>
 8010300:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8010304:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8010308:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801030c:	ed80 7a00 	vstr	s14, [r0]
 8010310:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010314:	edc0 7a01 	vstr	s15, [r0, #4]
 8010318:	2001      	movs	r0, #1
 801031a:	b007      	add	sp, #28
 801031c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801031e:	4293      	cmp	r3, r2
 8010320:	ee70 7a07 	vadd.f32	s15, s0, s14
 8010324:	bf09      	itett	eq
 8010326:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80104ec <__ieee754_rem_pio2f+0x238>
 801032a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80104f0 <__ieee754_rem_pio2f+0x23c>
 801032e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80104f4 <__ieee754_rem_pio2f+0x240>
 8010332:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8010336:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801033a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801033e:	ed80 7a00 	vstr	s14, [r0]
 8010342:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010346:	edc0 7a01 	vstr	s15, [r0, #4]
 801034a:	f04f 30ff 	mov.w	r0, #4294967295
 801034e:	e7e4      	b.n	801031a <__ieee754_rem_pio2f+0x66>
 8010350:	4b69      	ldr	r3, [pc, #420]	@ (80104f8 <__ieee754_rem_pio2f+0x244>)
 8010352:	429d      	cmp	r5, r3
 8010354:	d873      	bhi.n	801043e <__ieee754_rem_pio2f+0x18a>
 8010356:	f000 f8dd 	bl	8010514 <fabsf>
 801035a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80104fc <__ieee754_rem_pio2f+0x248>
 801035e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010362:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010366:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801036a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801036e:	ee17 0a90 	vmov	r0, s15
 8010372:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80104e4 <__ieee754_rem_pio2f+0x230>
 8010376:	eea7 0a67 	vfms.f32	s0, s14, s15
 801037a:	281f      	cmp	r0, #31
 801037c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80104f0 <__ieee754_rem_pio2f+0x23c>
 8010380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010384:	eeb1 6a47 	vneg.f32	s12, s14
 8010388:	ee70 6a67 	vsub.f32	s13, s0, s15
 801038c:	ee16 1a90 	vmov	r1, s13
 8010390:	dc09      	bgt.n	80103a6 <__ieee754_rem_pio2f+0xf2>
 8010392:	4a5b      	ldr	r2, [pc, #364]	@ (8010500 <__ieee754_rem_pio2f+0x24c>)
 8010394:	1e47      	subs	r7, r0, #1
 8010396:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801039a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801039e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80103a2:	4293      	cmp	r3, r2
 80103a4:	d107      	bne.n	80103b6 <__ieee754_rem_pio2f+0x102>
 80103a6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80103aa:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80103ae:	2a08      	cmp	r2, #8
 80103b0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80103b4:	dc14      	bgt.n	80103e0 <__ieee754_rem_pio2f+0x12c>
 80103b6:	6021      	str	r1, [r4, #0]
 80103b8:	ed94 7a00 	vldr	s14, [r4]
 80103bc:	ee30 0a47 	vsub.f32	s0, s0, s14
 80103c0:	2e00      	cmp	r6, #0
 80103c2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80103c6:	ed84 0a01 	vstr	s0, [r4, #4]
 80103ca:	daa6      	bge.n	801031a <__ieee754_rem_pio2f+0x66>
 80103cc:	eeb1 7a47 	vneg.f32	s14, s14
 80103d0:	eeb1 0a40 	vneg.f32	s0, s0
 80103d4:	ed84 7a00 	vstr	s14, [r4]
 80103d8:	ed84 0a01 	vstr	s0, [r4, #4]
 80103dc:	4240      	negs	r0, r0
 80103de:	e79c      	b.n	801031a <__ieee754_rem_pio2f+0x66>
 80103e0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80104ec <__ieee754_rem_pio2f+0x238>
 80103e4:	eef0 6a40 	vmov.f32	s13, s0
 80103e8:	eee6 6a25 	vfma.f32	s13, s12, s11
 80103ec:	ee70 7a66 	vsub.f32	s15, s0, s13
 80103f0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80103f4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80104f4 <__ieee754_rem_pio2f+0x240>
 80103f8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80103fc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8010400:	ee15 2a90 	vmov	r2, s11
 8010404:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8010408:	1a5b      	subs	r3, r3, r1
 801040a:	2b19      	cmp	r3, #25
 801040c:	dc04      	bgt.n	8010418 <__ieee754_rem_pio2f+0x164>
 801040e:	edc4 5a00 	vstr	s11, [r4]
 8010412:	eeb0 0a66 	vmov.f32	s0, s13
 8010416:	e7cf      	b.n	80103b8 <__ieee754_rem_pio2f+0x104>
 8010418:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8010504 <__ieee754_rem_pio2f+0x250>
 801041c:	eeb0 0a66 	vmov.f32	s0, s13
 8010420:	eea6 0a25 	vfma.f32	s0, s12, s11
 8010424:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8010428:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8010508 <__ieee754_rem_pio2f+0x254>
 801042c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010430:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8010434:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010438:	ed84 7a00 	vstr	s14, [r4]
 801043c:	e7bc      	b.n	80103b8 <__ieee754_rem_pio2f+0x104>
 801043e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8010442:	d306      	bcc.n	8010452 <__ieee754_rem_pio2f+0x19e>
 8010444:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010448:	edc0 7a01 	vstr	s15, [r0, #4]
 801044c:	edc0 7a00 	vstr	s15, [r0]
 8010450:	e73e      	b.n	80102d0 <__ieee754_rem_pio2f+0x1c>
 8010452:	15ea      	asrs	r2, r5, #23
 8010454:	3a86      	subs	r2, #134	@ 0x86
 8010456:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801045a:	ee07 3a90 	vmov	s15, r3
 801045e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010462:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 801050c <__ieee754_rem_pio2f+0x258>
 8010466:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801046a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801046e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8010472:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010476:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801047a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801047e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010482:	ed8d 7a04 	vstr	s14, [sp, #16]
 8010486:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801048a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801048e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010492:	edcd 7a05 	vstr	s15, [sp, #20]
 8010496:	d11e      	bne.n	80104d6 <__ieee754_rem_pio2f+0x222>
 8010498:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801049c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a0:	bf0c      	ite	eq
 80104a2:	2301      	moveq	r3, #1
 80104a4:	2302      	movne	r3, #2
 80104a6:	491a      	ldr	r1, [pc, #104]	@ (8010510 <__ieee754_rem_pio2f+0x25c>)
 80104a8:	9101      	str	r1, [sp, #4]
 80104aa:	2102      	movs	r1, #2
 80104ac:	9100      	str	r1, [sp, #0]
 80104ae:	a803      	add	r0, sp, #12
 80104b0:	4621      	mov	r1, r4
 80104b2:	f000 fc69 	bl	8010d88 <__kernel_rem_pio2f>
 80104b6:	2e00      	cmp	r6, #0
 80104b8:	f6bf af2f 	bge.w	801031a <__ieee754_rem_pio2f+0x66>
 80104bc:	edd4 7a00 	vldr	s15, [r4]
 80104c0:	eef1 7a67 	vneg.f32	s15, s15
 80104c4:	edc4 7a00 	vstr	s15, [r4]
 80104c8:	edd4 7a01 	vldr	s15, [r4, #4]
 80104cc:	eef1 7a67 	vneg.f32	s15, s15
 80104d0:	edc4 7a01 	vstr	s15, [r4, #4]
 80104d4:	e782      	b.n	80103dc <__ieee754_rem_pio2f+0x128>
 80104d6:	2303      	movs	r3, #3
 80104d8:	e7e5      	b.n	80104a6 <__ieee754_rem_pio2f+0x1f2>
 80104da:	bf00      	nop
 80104dc:	3f490fd8 	.word	0x3f490fd8
 80104e0:	4016cbe3 	.word	0x4016cbe3
 80104e4:	3fc90f80 	.word	0x3fc90f80
 80104e8:	3fc90fd0 	.word	0x3fc90fd0
 80104ec:	37354400 	.word	0x37354400
 80104f0:	37354443 	.word	0x37354443
 80104f4:	2e85a308 	.word	0x2e85a308
 80104f8:	43490f80 	.word	0x43490f80
 80104fc:	3f22f984 	.word	0x3f22f984
 8010500:	08011630 	.word	0x08011630
 8010504:	2e85a300 	.word	0x2e85a300
 8010508:	248d3132 	.word	0x248d3132
 801050c:	43800000 	.word	0x43800000
 8010510:	080116b0 	.word	0x080116b0

08010514 <fabsf>:
 8010514:	ee10 3a10 	vmov	r3, s0
 8010518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801051c:	ee00 3a10 	vmov	s0, r3
 8010520:	4770      	bx	lr
 8010522:	0000      	movs	r0, r0
 8010524:	0000      	movs	r0, r0
	...

08010528 <scalbn>:
 8010528:	b570      	push	{r4, r5, r6, lr}
 801052a:	ec55 4b10 	vmov	r4, r5, d0
 801052e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010532:	4606      	mov	r6, r0
 8010534:	462b      	mov	r3, r5
 8010536:	b991      	cbnz	r1, 801055e <scalbn+0x36>
 8010538:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801053c:	4323      	orrs	r3, r4
 801053e:	d03b      	beq.n	80105b8 <scalbn+0x90>
 8010540:	4b33      	ldr	r3, [pc, #204]	@ (8010610 <scalbn+0xe8>)
 8010542:	4620      	mov	r0, r4
 8010544:	4629      	mov	r1, r5
 8010546:	2200      	movs	r2, #0
 8010548:	f7f0 f822 	bl	8000590 <__aeabi_dmul>
 801054c:	4b31      	ldr	r3, [pc, #196]	@ (8010614 <scalbn+0xec>)
 801054e:	429e      	cmp	r6, r3
 8010550:	4604      	mov	r4, r0
 8010552:	460d      	mov	r5, r1
 8010554:	da0f      	bge.n	8010576 <scalbn+0x4e>
 8010556:	a326      	add	r3, pc, #152	@ (adr r3, 80105f0 <scalbn+0xc8>)
 8010558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801055c:	e01e      	b.n	801059c <scalbn+0x74>
 801055e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8010562:	4291      	cmp	r1, r2
 8010564:	d10b      	bne.n	801057e <scalbn+0x56>
 8010566:	4622      	mov	r2, r4
 8010568:	4620      	mov	r0, r4
 801056a:	4629      	mov	r1, r5
 801056c:	f7ef fe5a 	bl	8000224 <__adddf3>
 8010570:	4604      	mov	r4, r0
 8010572:	460d      	mov	r5, r1
 8010574:	e020      	b.n	80105b8 <scalbn+0x90>
 8010576:	460b      	mov	r3, r1
 8010578:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801057c:	3936      	subs	r1, #54	@ 0x36
 801057e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8010582:	4296      	cmp	r6, r2
 8010584:	dd0d      	ble.n	80105a2 <scalbn+0x7a>
 8010586:	2d00      	cmp	r5, #0
 8010588:	a11b      	add	r1, pc, #108	@ (adr r1, 80105f8 <scalbn+0xd0>)
 801058a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801058e:	da02      	bge.n	8010596 <scalbn+0x6e>
 8010590:	a11b      	add	r1, pc, #108	@ (adr r1, 8010600 <scalbn+0xd8>)
 8010592:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010596:	a318      	add	r3, pc, #96	@ (adr r3, 80105f8 <scalbn+0xd0>)
 8010598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801059c:	f7ef fff8 	bl	8000590 <__aeabi_dmul>
 80105a0:	e7e6      	b.n	8010570 <scalbn+0x48>
 80105a2:	1872      	adds	r2, r6, r1
 80105a4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80105a8:	428a      	cmp	r2, r1
 80105aa:	dcec      	bgt.n	8010586 <scalbn+0x5e>
 80105ac:	2a00      	cmp	r2, #0
 80105ae:	dd06      	ble.n	80105be <scalbn+0x96>
 80105b0:	f36f 531e 	bfc	r3, #20, #11
 80105b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80105b8:	ec45 4b10 	vmov	d0, r4, r5
 80105bc:	bd70      	pop	{r4, r5, r6, pc}
 80105be:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80105c2:	da08      	bge.n	80105d6 <scalbn+0xae>
 80105c4:	2d00      	cmp	r5, #0
 80105c6:	a10a      	add	r1, pc, #40	@ (adr r1, 80105f0 <scalbn+0xc8>)
 80105c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105cc:	dac3      	bge.n	8010556 <scalbn+0x2e>
 80105ce:	a10e      	add	r1, pc, #56	@ (adr r1, 8010608 <scalbn+0xe0>)
 80105d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105d4:	e7bf      	b.n	8010556 <scalbn+0x2e>
 80105d6:	3236      	adds	r2, #54	@ 0x36
 80105d8:	f36f 531e 	bfc	r3, #20, #11
 80105dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80105e0:	4620      	mov	r0, r4
 80105e2:	4b0d      	ldr	r3, [pc, #52]	@ (8010618 <scalbn+0xf0>)
 80105e4:	4629      	mov	r1, r5
 80105e6:	2200      	movs	r2, #0
 80105e8:	e7d8      	b.n	801059c <scalbn+0x74>
 80105ea:	bf00      	nop
 80105ec:	f3af 8000 	nop.w
 80105f0:	c2f8f359 	.word	0xc2f8f359
 80105f4:	01a56e1f 	.word	0x01a56e1f
 80105f8:	8800759c 	.word	0x8800759c
 80105fc:	7e37e43c 	.word	0x7e37e43c
 8010600:	8800759c 	.word	0x8800759c
 8010604:	fe37e43c 	.word	0xfe37e43c
 8010608:	c2f8f359 	.word	0xc2f8f359
 801060c:	81a56e1f 	.word	0x81a56e1f
 8010610:	43500000 	.word	0x43500000
 8010614:	ffff3cb0 	.word	0xffff3cb0
 8010618:	3c900000 	.word	0x3c900000

0801061c <scalbnf>:
 801061c:	ee10 3a10 	vmov	r3, s0
 8010620:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010624:	d02b      	beq.n	801067e <scalbnf+0x62>
 8010626:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801062a:	d302      	bcc.n	8010632 <scalbnf+0x16>
 801062c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010630:	4770      	bx	lr
 8010632:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010636:	d123      	bne.n	8010680 <scalbnf+0x64>
 8010638:	4b24      	ldr	r3, [pc, #144]	@ (80106cc <scalbnf+0xb0>)
 801063a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80106d0 <scalbnf+0xb4>
 801063e:	4298      	cmp	r0, r3
 8010640:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010644:	db17      	blt.n	8010676 <scalbnf+0x5a>
 8010646:	ee10 3a10 	vmov	r3, s0
 801064a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801064e:	3a19      	subs	r2, #25
 8010650:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010654:	4288      	cmp	r0, r1
 8010656:	dd15      	ble.n	8010684 <scalbnf+0x68>
 8010658:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80106d4 <scalbnf+0xb8>
 801065c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80106d8 <scalbnf+0xbc>
 8010660:	ee10 3a10 	vmov	r3, s0
 8010664:	eeb0 7a67 	vmov.f32	s14, s15
 8010668:	2b00      	cmp	r3, #0
 801066a:	bfb8      	it	lt
 801066c:	eef0 7a66 	vmovlt.f32	s15, s13
 8010670:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010674:	4770      	bx	lr
 8010676:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80106dc <scalbnf+0xc0>
 801067a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801067e:	4770      	bx	lr
 8010680:	0dd2      	lsrs	r2, r2, #23
 8010682:	e7e5      	b.n	8010650 <scalbnf+0x34>
 8010684:	4410      	add	r0, r2
 8010686:	28fe      	cmp	r0, #254	@ 0xfe
 8010688:	dce6      	bgt.n	8010658 <scalbnf+0x3c>
 801068a:	2800      	cmp	r0, #0
 801068c:	dd06      	ble.n	801069c <scalbnf+0x80>
 801068e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010692:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010696:	ee00 3a10 	vmov	s0, r3
 801069a:	4770      	bx	lr
 801069c:	f110 0f16 	cmn.w	r0, #22
 80106a0:	da09      	bge.n	80106b6 <scalbnf+0x9a>
 80106a2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80106dc <scalbnf+0xc0>
 80106a6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80106e0 <scalbnf+0xc4>
 80106aa:	ee10 3a10 	vmov	r3, s0
 80106ae:	eeb0 7a67 	vmov.f32	s14, s15
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	e7d9      	b.n	801066a <scalbnf+0x4e>
 80106b6:	3019      	adds	r0, #25
 80106b8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80106bc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80106c0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80106e4 <scalbnf+0xc8>
 80106c4:	ee07 3a90 	vmov	s15, r3
 80106c8:	e7d7      	b.n	801067a <scalbnf+0x5e>
 80106ca:	bf00      	nop
 80106cc:	ffff3cb0 	.word	0xffff3cb0
 80106d0:	4c000000 	.word	0x4c000000
 80106d4:	7149f2ca 	.word	0x7149f2ca
 80106d8:	f149f2ca 	.word	0xf149f2ca
 80106dc:	0da24260 	.word	0x0da24260
 80106e0:	8da24260 	.word	0x8da24260
 80106e4:	33000000 	.word	0x33000000

080106e8 <__kernel_rem_pio2>:
 80106e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106ec:	ed2d 8b02 	vpush	{d8}
 80106f0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80106f4:	f112 0f14 	cmn.w	r2, #20
 80106f8:	9306      	str	r3, [sp, #24]
 80106fa:	9104      	str	r1, [sp, #16]
 80106fc:	4bc2      	ldr	r3, [pc, #776]	@ (8010a08 <__kernel_rem_pio2+0x320>)
 80106fe:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8010700:	9008      	str	r0, [sp, #32]
 8010702:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010706:	9300      	str	r3, [sp, #0]
 8010708:	9b06      	ldr	r3, [sp, #24]
 801070a:	f103 33ff 	add.w	r3, r3, #4294967295
 801070e:	bfa8      	it	ge
 8010710:	1ed4      	subge	r4, r2, #3
 8010712:	9305      	str	r3, [sp, #20]
 8010714:	bfb2      	itee	lt
 8010716:	2400      	movlt	r4, #0
 8010718:	2318      	movge	r3, #24
 801071a:	fb94 f4f3 	sdivge	r4, r4, r3
 801071e:	f06f 0317 	mvn.w	r3, #23
 8010722:	fb04 3303 	mla	r3, r4, r3, r3
 8010726:	eb03 0b02 	add.w	fp, r3, r2
 801072a:	9b00      	ldr	r3, [sp, #0]
 801072c:	9a05      	ldr	r2, [sp, #20]
 801072e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80109f8 <__kernel_rem_pio2+0x310>
 8010732:	eb03 0802 	add.w	r8, r3, r2
 8010736:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8010738:	1aa7      	subs	r7, r4, r2
 801073a:	ae20      	add	r6, sp, #128	@ 0x80
 801073c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010740:	2500      	movs	r5, #0
 8010742:	4545      	cmp	r5, r8
 8010744:	dd12      	ble.n	801076c <__kernel_rem_pio2+0x84>
 8010746:	9b06      	ldr	r3, [sp, #24]
 8010748:	aa20      	add	r2, sp, #128	@ 0x80
 801074a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801074e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8010752:	2700      	movs	r7, #0
 8010754:	9b00      	ldr	r3, [sp, #0]
 8010756:	429f      	cmp	r7, r3
 8010758:	dc2e      	bgt.n	80107b8 <__kernel_rem_pio2+0xd0>
 801075a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80109f8 <__kernel_rem_pio2+0x310>
 801075e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010762:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010766:	46a8      	mov	r8, r5
 8010768:	2600      	movs	r6, #0
 801076a:	e01b      	b.n	80107a4 <__kernel_rem_pio2+0xbc>
 801076c:	42ef      	cmn	r7, r5
 801076e:	d407      	bmi.n	8010780 <__kernel_rem_pio2+0x98>
 8010770:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010774:	f7ef fea2 	bl	80004bc <__aeabi_i2d>
 8010778:	e8e6 0102 	strd	r0, r1, [r6], #8
 801077c:	3501      	adds	r5, #1
 801077e:	e7e0      	b.n	8010742 <__kernel_rem_pio2+0x5a>
 8010780:	ec51 0b18 	vmov	r0, r1, d8
 8010784:	e7f8      	b.n	8010778 <__kernel_rem_pio2+0x90>
 8010786:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801078a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801078e:	f7ef feff 	bl	8000590 <__aeabi_dmul>
 8010792:	4602      	mov	r2, r0
 8010794:	460b      	mov	r3, r1
 8010796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801079a:	f7ef fd43 	bl	8000224 <__adddf3>
 801079e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80107a2:	3601      	adds	r6, #1
 80107a4:	9b05      	ldr	r3, [sp, #20]
 80107a6:	429e      	cmp	r6, r3
 80107a8:	dded      	ble.n	8010786 <__kernel_rem_pio2+0x9e>
 80107aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80107ae:	3701      	adds	r7, #1
 80107b0:	ecaa 7b02 	vstmia	sl!, {d7}
 80107b4:	3508      	adds	r5, #8
 80107b6:	e7cd      	b.n	8010754 <__kernel_rem_pio2+0x6c>
 80107b8:	9b00      	ldr	r3, [sp, #0]
 80107ba:	f8dd 8000 	ldr.w	r8, [sp]
 80107be:	aa0c      	add	r2, sp, #48	@ 0x30
 80107c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80107c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80107c6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80107c8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80107cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80107ce:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80107d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80107d4:	ab98      	add	r3, sp, #608	@ 0x260
 80107d6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80107da:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80107de:	ed8d 7b02 	vstr	d7, [sp, #8]
 80107e2:	ac0c      	add	r4, sp, #48	@ 0x30
 80107e4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80107e6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80107ea:	46a1      	mov	r9, r4
 80107ec:	46c2      	mov	sl, r8
 80107ee:	f1ba 0f00 	cmp.w	sl, #0
 80107f2:	dc77      	bgt.n	80108e4 <__kernel_rem_pio2+0x1fc>
 80107f4:	4658      	mov	r0, fp
 80107f6:	ed9d 0b02 	vldr	d0, [sp, #8]
 80107fa:	f7ff fe95 	bl	8010528 <scalbn>
 80107fe:	ec57 6b10 	vmov	r6, r7, d0
 8010802:	2200      	movs	r2, #0
 8010804:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8010808:	4630      	mov	r0, r6
 801080a:	4639      	mov	r1, r7
 801080c:	f7ef fec0 	bl	8000590 <__aeabi_dmul>
 8010810:	ec41 0b10 	vmov	d0, r0, r1
 8010814:	f000 fd20 	bl	8011258 <floor>
 8010818:	4b7c      	ldr	r3, [pc, #496]	@ (8010a0c <__kernel_rem_pio2+0x324>)
 801081a:	ec51 0b10 	vmov	r0, r1, d0
 801081e:	2200      	movs	r2, #0
 8010820:	f7ef feb6 	bl	8000590 <__aeabi_dmul>
 8010824:	4602      	mov	r2, r0
 8010826:	460b      	mov	r3, r1
 8010828:	4630      	mov	r0, r6
 801082a:	4639      	mov	r1, r7
 801082c:	f7ef fcf8 	bl	8000220 <__aeabi_dsub>
 8010830:	460f      	mov	r7, r1
 8010832:	4606      	mov	r6, r0
 8010834:	f7f0 f946 	bl	8000ac4 <__aeabi_d2iz>
 8010838:	9002      	str	r0, [sp, #8]
 801083a:	f7ef fe3f 	bl	80004bc <__aeabi_i2d>
 801083e:	4602      	mov	r2, r0
 8010840:	460b      	mov	r3, r1
 8010842:	4630      	mov	r0, r6
 8010844:	4639      	mov	r1, r7
 8010846:	f7ef fceb 	bl	8000220 <__aeabi_dsub>
 801084a:	f1bb 0f00 	cmp.w	fp, #0
 801084e:	4606      	mov	r6, r0
 8010850:	460f      	mov	r7, r1
 8010852:	dd6c      	ble.n	801092e <__kernel_rem_pio2+0x246>
 8010854:	f108 31ff 	add.w	r1, r8, #4294967295
 8010858:	ab0c      	add	r3, sp, #48	@ 0x30
 801085a:	9d02      	ldr	r5, [sp, #8]
 801085c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010860:	f1cb 0018 	rsb	r0, fp, #24
 8010864:	fa43 f200 	asr.w	r2, r3, r0
 8010868:	4415      	add	r5, r2
 801086a:	4082      	lsls	r2, r0
 801086c:	1a9b      	subs	r3, r3, r2
 801086e:	aa0c      	add	r2, sp, #48	@ 0x30
 8010870:	9502      	str	r5, [sp, #8]
 8010872:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010876:	f1cb 0217 	rsb	r2, fp, #23
 801087a:	fa43 f902 	asr.w	r9, r3, r2
 801087e:	f1b9 0f00 	cmp.w	r9, #0
 8010882:	dd64      	ble.n	801094e <__kernel_rem_pio2+0x266>
 8010884:	9b02      	ldr	r3, [sp, #8]
 8010886:	2200      	movs	r2, #0
 8010888:	3301      	adds	r3, #1
 801088a:	9302      	str	r3, [sp, #8]
 801088c:	4615      	mov	r5, r2
 801088e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8010892:	4590      	cmp	r8, r2
 8010894:	f300 80a1 	bgt.w	80109da <__kernel_rem_pio2+0x2f2>
 8010898:	f1bb 0f00 	cmp.w	fp, #0
 801089c:	dd07      	ble.n	80108ae <__kernel_rem_pio2+0x1c6>
 801089e:	f1bb 0f01 	cmp.w	fp, #1
 80108a2:	f000 80c1 	beq.w	8010a28 <__kernel_rem_pio2+0x340>
 80108a6:	f1bb 0f02 	cmp.w	fp, #2
 80108aa:	f000 80c8 	beq.w	8010a3e <__kernel_rem_pio2+0x356>
 80108ae:	f1b9 0f02 	cmp.w	r9, #2
 80108b2:	d14c      	bne.n	801094e <__kernel_rem_pio2+0x266>
 80108b4:	4632      	mov	r2, r6
 80108b6:	463b      	mov	r3, r7
 80108b8:	4955      	ldr	r1, [pc, #340]	@ (8010a10 <__kernel_rem_pio2+0x328>)
 80108ba:	2000      	movs	r0, #0
 80108bc:	f7ef fcb0 	bl	8000220 <__aeabi_dsub>
 80108c0:	4606      	mov	r6, r0
 80108c2:	460f      	mov	r7, r1
 80108c4:	2d00      	cmp	r5, #0
 80108c6:	d042      	beq.n	801094e <__kernel_rem_pio2+0x266>
 80108c8:	4658      	mov	r0, fp
 80108ca:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8010a00 <__kernel_rem_pio2+0x318>
 80108ce:	f7ff fe2b 	bl	8010528 <scalbn>
 80108d2:	4630      	mov	r0, r6
 80108d4:	4639      	mov	r1, r7
 80108d6:	ec53 2b10 	vmov	r2, r3, d0
 80108da:	f7ef fca1 	bl	8000220 <__aeabi_dsub>
 80108de:	4606      	mov	r6, r0
 80108e0:	460f      	mov	r7, r1
 80108e2:	e034      	b.n	801094e <__kernel_rem_pio2+0x266>
 80108e4:	4b4b      	ldr	r3, [pc, #300]	@ (8010a14 <__kernel_rem_pio2+0x32c>)
 80108e6:	2200      	movs	r2, #0
 80108e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108ec:	f7ef fe50 	bl	8000590 <__aeabi_dmul>
 80108f0:	f7f0 f8e8 	bl	8000ac4 <__aeabi_d2iz>
 80108f4:	f7ef fde2 	bl	80004bc <__aeabi_i2d>
 80108f8:	4b47      	ldr	r3, [pc, #284]	@ (8010a18 <__kernel_rem_pio2+0x330>)
 80108fa:	2200      	movs	r2, #0
 80108fc:	4606      	mov	r6, r0
 80108fe:	460f      	mov	r7, r1
 8010900:	f7ef fe46 	bl	8000590 <__aeabi_dmul>
 8010904:	4602      	mov	r2, r0
 8010906:	460b      	mov	r3, r1
 8010908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801090c:	f7ef fc88 	bl	8000220 <__aeabi_dsub>
 8010910:	f7f0 f8d8 	bl	8000ac4 <__aeabi_d2iz>
 8010914:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8010918:	f849 0b04 	str.w	r0, [r9], #4
 801091c:	4639      	mov	r1, r7
 801091e:	4630      	mov	r0, r6
 8010920:	f7ef fc80 	bl	8000224 <__adddf3>
 8010924:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010928:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801092c:	e75f      	b.n	80107ee <__kernel_rem_pio2+0x106>
 801092e:	d107      	bne.n	8010940 <__kernel_rem_pio2+0x258>
 8010930:	f108 33ff 	add.w	r3, r8, #4294967295
 8010934:	aa0c      	add	r2, sp, #48	@ 0x30
 8010936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801093a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801093e:	e79e      	b.n	801087e <__kernel_rem_pio2+0x196>
 8010940:	4b36      	ldr	r3, [pc, #216]	@ (8010a1c <__kernel_rem_pio2+0x334>)
 8010942:	2200      	movs	r2, #0
 8010944:	f7f0 f8aa 	bl	8000a9c <__aeabi_dcmpge>
 8010948:	2800      	cmp	r0, #0
 801094a:	d143      	bne.n	80109d4 <__kernel_rem_pio2+0x2ec>
 801094c:	4681      	mov	r9, r0
 801094e:	2200      	movs	r2, #0
 8010950:	2300      	movs	r3, #0
 8010952:	4630      	mov	r0, r6
 8010954:	4639      	mov	r1, r7
 8010956:	f7f0 f883 	bl	8000a60 <__aeabi_dcmpeq>
 801095a:	2800      	cmp	r0, #0
 801095c:	f000 80c1 	beq.w	8010ae2 <__kernel_rem_pio2+0x3fa>
 8010960:	f108 33ff 	add.w	r3, r8, #4294967295
 8010964:	2200      	movs	r2, #0
 8010966:	9900      	ldr	r1, [sp, #0]
 8010968:	428b      	cmp	r3, r1
 801096a:	da70      	bge.n	8010a4e <__kernel_rem_pio2+0x366>
 801096c:	2a00      	cmp	r2, #0
 801096e:	f000 808b 	beq.w	8010a88 <__kernel_rem_pio2+0x3a0>
 8010972:	f108 38ff 	add.w	r8, r8, #4294967295
 8010976:	ab0c      	add	r3, sp, #48	@ 0x30
 8010978:	f1ab 0b18 	sub.w	fp, fp, #24
 801097c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d0f6      	beq.n	8010972 <__kernel_rem_pio2+0x28a>
 8010984:	4658      	mov	r0, fp
 8010986:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8010a00 <__kernel_rem_pio2+0x318>
 801098a:	f7ff fdcd 	bl	8010528 <scalbn>
 801098e:	f108 0301 	add.w	r3, r8, #1
 8010992:	00da      	lsls	r2, r3, #3
 8010994:	9205      	str	r2, [sp, #20]
 8010996:	ec55 4b10 	vmov	r4, r5, d0
 801099a:	aa70      	add	r2, sp, #448	@ 0x1c0
 801099c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8010a14 <__kernel_rem_pio2+0x32c>
 80109a0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80109a4:	4646      	mov	r6, r8
 80109a6:	f04f 0a00 	mov.w	sl, #0
 80109aa:	2e00      	cmp	r6, #0
 80109ac:	f280 80d1 	bge.w	8010b52 <__kernel_rem_pio2+0x46a>
 80109b0:	4644      	mov	r4, r8
 80109b2:	2c00      	cmp	r4, #0
 80109b4:	f2c0 80ff 	blt.w	8010bb6 <__kernel_rem_pio2+0x4ce>
 80109b8:	4b19      	ldr	r3, [pc, #100]	@ (8010a20 <__kernel_rem_pio2+0x338>)
 80109ba:	461f      	mov	r7, r3
 80109bc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80109be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80109c2:	9306      	str	r3, [sp, #24]
 80109c4:	f04f 0a00 	mov.w	sl, #0
 80109c8:	f04f 0b00 	mov.w	fp, #0
 80109cc:	2600      	movs	r6, #0
 80109ce:	eba8 0504 	sub.w	r5, r8, r4
 80109d2:	e0e4      	b.n	8010b9e <__kernel_rem_pio2+0x4b6>
 80109d4:	f04f 0902 	mov.w	r9, #2
 80109d8:	e754      	b.n	8010884 <__kernel_rem_pio2+0x19c>
 80109da:	f854 3b04 	ldr.w	r3, [r4], #4
 80109de:	bb0d      	cbnz	r5, 8010a24 <__kernel_rem_pio2+0x33c>
 80109e0:	b123      	cbz	r3, 80109ec <__kernel_rem_pio2+0x304>
 80109e2:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80109e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80109ea:	2301      	movs	r3, #1
 80109ec:	3201      	adds	r2, #1
 80109ee:	461d      	mov	r5, r3
 80109f0:	e74f      	b.n	8010892 <__kernel_rem_pio2+0x1aa>
 80109f2:	bf00      	nop
 80109f4:	f3af 8000 	nop.w
	...
 8010a04:	3ff00000 	.word	0x3ff00000
 8010a08:	08011a08 	.word	0x08011a08
 8010a0c:	40200000 	.word	0x40200000
 8010a10:	3ff00000 	.word	0x3ff00000
 8010a14:	3e700000 	.word	0x3e700000
 8010a18:	41700000 	.word	0x41700000
 8010a1c:	3fe00000 	.word	0x3fe00000
 8010a20:	080119c8 	.word	0x080119c8
 8010a24:	1acb      	subs	r3, r1, r3
 8010a26:	e7de      	b.n	80109e6 <__kernel_rem_pio2+0x2fe>
 8010a28:	f108 32ff 	add.w	r2, r8, #4294967295
 8010a2c:	ab0c      	add	r3, sp, #48	@ 0x30
 8010a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a32:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010a36:	a90c      	add	r1, sp, #48	@ 0x30
 8010a38:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010a3c:	e737      	b.n	80108ae <__kernel_rem_pio2+0x1c6>
 8010a3e:	f108 32ff 	add.w	r2, r8, #4294967295
 8010a42:	ab0c      	add	r3, sp, #48	@ 0x30
 8010a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a48:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010a4c:	e7f3      	b.n	8010a36 <__kernel_rem_pio2+0x34e>
 8010a4e:	a90c      	add	r1, sp, #48	@ 0x30
 8010a50:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010a54:	3b01      	subs	r3, #1
 8010a56:	430a      	orrs	r2, r1
 8010a58:	e785      	b.n	8010966 <__kernel_rem_pio2+0x27e>
 8010a5a:	3401      	adds	r4, #1
 8010a5c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010a60:	2a00      	cmp	r2, #0
 8010a62:	d0fa      	beq.n	8010a5a <__kernel_rem_pio2+0x372>
 8010a64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a66:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010a6a:	eb0d 0503 	add.w	r5, sp, r3
 8010a6e:	9b06      	ldr	r3, [sp, #24]
 8010a70:	aa20      	add	r2, sp, #128	@ 0x80
 8010a72:	4443      	add	r3, r8
 8010a74:	f108 0701 	add.w	r7, r8, #1
 8010a78:	3d98      	subs	r5, #152	@ 0x98
 8010a7a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8010a7e:	4444      	add	r4, r8
 8010a80:	42bc      	cmp	r4, r7
 8010a82:	da04      	bge.n	8010a8e <__kernel_rem_pio2+0x3a6>
 8010a84:	46a0      	mov	r8, r4
 8010a86:	e6a2      	b.n	80107ce <__kernel_rem_pio2+0xe6>
 8010a88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a8a:	2401      	movs	r4, #1
 8010a8c:	e7e6      	b.n	8010a5c <__kernel_rem_pio2+0x374>
 8010a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a90:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8010a94:	f7ef fd12 	bl	80004bc <__aeabi_i2d>
 8010a98:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8010d58 <__kernel_rem_pio2+0x670>
 8010a9c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010aa0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010aa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010aa8:	46b2      	mov	sl, r6
 8010aaa:	f04f 0800 	mov.w	r8, #0
 8010aae:	9b05      	ldr	r3, [sp, #20]
 8010ab0:	4598      	cmp	r8, r3
 8010ab2:	dd05      	ble.n	8010ac0 <__kernel_rem_pio2+0x3d8>
 8010ab4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010ab8:	3701      	adds	r7, #1
 8010aba:	eca5 7b02 	vstmia	r5!, {d7}
 8010abe:	e7df      	b.n	8010a80 <__kernel_rem_pio2+0x398>
 8010ac0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8010ac4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010ac8:	f7ef fd62 	bl	8000590 <__aeabi_dmul>
 8010acc:	4602      	mov	r2, r0
 8010ace:	460b      	mov	r3, r1
 8010ad0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ad4:	f7ef fba6 	bl	8000224 <__adddf3>
 8010ad8:	f108 0801 	add.w	r8, r8, #1
 8010adc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010ae0:	e7e5      	b.n	8010aae <__kernel_rem_pio2+0x3c6>
 8010ae2:	f1cb 0000 	rsb	r0, fp, #0
 8010ae6:	ec47 6b10 	vmov	d0, r6, r7
 8010aea:	f7ff fd1d 	bl	8010528 <scalbn>
 8010aee:	ec55 4b10 	vmov	r4, r5, d0
 8010af2:	4b9b      	ldr	r3, [pc, #620]	@ (8010d60 <__kernel_rem_pio2+0x678>)
 8010af4:	2200      	movs	r2, #0
 8010af6:	4620      	mov	r0, r4
 8010af8:	4629      	mov	r1, r5
 8010afa:	f7ef ffcf 	bl	8000a9c <__aeabi_dcmpge>
 8010afe:	b300      	cbz	r0, 8010b42 <__kernel_rem_pio2+0x45a>
 8010b00:	4b98      	ldr	r3, [pc, #608]	@ (8010d64 <__kernel_rem_pio2+0x67c>)
 8010b02:	2200      	movs	r2, #0
 8010b04:	4620      	mov	r0, r4
 8010b06:	4629      	mov	r1, r5
 8010b08:	f7ef fd42 	bl	8000590 <__aeabi_dmul>
 8010b0c:	f7ef ffda 	bl	8000ac4 <__aeabi_d2iz>
 8010b10:	4606      	mov	r6, r0
 8010b12:	f7ef fcd3 	bl	80004bc <__aeabi_i2d>
 8010b16:	4b92      	ldr	r3, [pc, #584]	@ (8010d60 <__kernel_rem_pio2+0x678>)
 8010b18:	2200      	movs	r2, #0
 8010b1a:	f7ef fd39 	bl	8000590 <__aeabi_dmul>
 8010b1e:	460b      	mov	r3, r1
 8010b20:	4602      	mov	r2, r0
 8010b22:	4629      	mov	r1, r5
 8010b24:	4620      	mov	r0, r4
 8010b26:	f7ef fb7b 	bl	8000220 <__aeabi_dsub>
 8010b2a:	f7ef ffcb 	bl	8000ac4 <__aeabi_d2iz>
 8010b2e:	ab0c      	add	r3, sp, #48	@ 0x30
 8010b30:	f10b 0b18 	add.w	fp, fp, #24
 8010b34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010b38:	f108 0801 	add.w	r8, r8, #1
 8010b3c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8010b40:	e720      	b.n	8010984 <__kernel_rem_pio2+0x29c>
 8010b42:	4620      	mov	r0, r4
 8010b44:	4629      	mov	r1, r5
 8010b46:	f7ef ffbd 	bl	8000ac4 <__aeabi_d2iz>
 8010b4a:	ab0c      	add	r3, sp, #48	@ 0x30
 8010b4c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010b50:	e718      	b.n	8010984 <__kernel_rem_pio2+0x29c>
 8010b52:	ab0c      	add	r3, sp, #48	@ 0x30
 8010b54:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010b58:	f7ef fcb0 	bl	80004bc <__aeabi_i2d>
 8010b5c:	4622      	mov	r2, r4
 8010b5e:	462b      	mov	r3, r5
 8010b60:	f7ef fd16 	bl	8000590 <__aeabi_dmul>
 8010b64:	4652      	mov	r2, sl
 8010b66:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8010b6a:	465b      	mov	r3, fp
 8010b6c:	4620      	mov	r0, r4
 8010b6e:	4629      	mov	r1, r5
 8010b70:	f7ef fd0e 	bl	8000590 <__aeabi_dmul>
 8010b74:	3e01      	subs	r6, #1
 8010b76:	4604      	mov	r4, r0
 8010b78:	460d      	mov	r5, r1
 8010b7a:	e716      	b.n	80109aa <__kernel_rem_pio2+0x2c2>
 8010b7c:	9906      	ldr	r1, [sp, #24]
 8010b7e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8010b82:	9106      	str	r1, [sp, #24]
 8010b84:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8010b88:	f7ef fd02 	bl	8000590 <__aeabi_dmul>
 8010b8c:	4602      	mov	r2, r0
 8010b8e:	460b      	mov	r3, r1
 8010b90:	4650      	mov	r0, sl
 8010b92:	4659      	mov	r1, fp
 8010b94:	f7ef fb46 	bl	8000224 <__adddf3>
 8010b98:	3601      	adds	r6, #1
 8010b9a:	4682      	mov	sl, r0
 8010b9c:	468b      	mov	fp, r1
 8010b9e:	9b00      	ldr	r3, [sp, #0]
 8010ba0:	429e      	cmp	r6, r3
 8010ba2:	dc01      	bgt.n	8010ba8 <__kernel_rem_pio2+0x4c0>
 8010ba4:	42ae      	cmp	r6, r5
 8010ba6:	dde9      	ble.n	8010b7c <__kernel_rem_pio2+0x494>
 8010ba8:	ab48      	add	r3, sp, #288	@ 0x120
 8010baa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010bae:	e9c5 ab00 	strd	sl, fp, [r5]
 8010bb2:	3c01      	subs	r4, #1
 8010bb4:	e6fd      	b.n	80109b2 <__kernel_rem_pio2+0x2ca>
 8010bb6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8010bb8:	2b02      	cmp	r3, #2
 8010bba:	dc0b      	bgt.n	8010bd4 <__kernel_rem_pio2+0x4ec>
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	dc35      	bgt.n	8010c2c <__kernel_rem_pio2+0x544>
 8010bc0:	d059      	beq.n	8010c76 <__kernel_rem_pio2+0x58e>
 8010bc2:	9b02      	ldr	r3, [sp, #8]
 8010bc4:	f003 0007 	and.w	r0, r3, #7
 8010bc8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8010bcc:	ecbd 8b02 	vpop	{d8}
 8010bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bd4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8010bd6:	2b03      	cmp	r3, #3
 8010bd8:	d1f3      	bne.n	8010bc2 <__kernel_rem_pio2+0x4da>
 8010bda:	9b05      	ldr	r3, [sp, #20]
 8010bdc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010be0:	eb0d 0403 	add.w	r4, sp, r3
 8010be4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8010be8:	4625      	mov	r5, r4
 8010bea:	46c2      	mov	sl, r8
 8010bec:	f1ba 0f00 	cmp.w	sl, #0
 8010bf0:	dc69      	bgt.n	8010cc6 <__kernel_rem_pio2+0x5de>
 8010bf2:	4645      	mov	r5, r8
 8010bf4:	2d01      	cmp	r5, #1
 8010bf6:	f300 8087 	bgt.w	8010d08 <__kernel_rem_pio2+0x620>
 8010bfa:	9c05      	ldr	r4, [sp, #20]
 8010bfc:	ab48      	add	r3, sp, #288	@ 0x120
 8010bfe:	441c      	add	r4, r3
 8010c00:	2000      	movs	r0, #0
 8010c02:	2100      	movs	r1, #0
 8010c04:	f1b8 0f01 	cmp.w	r8, #1
 8010c08:	f300 809c 	bgt.w	8010d44 <__kernel_rem_pio2+0x65c>
 8010c0c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8010c10:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8010c14:	f1b9 0f00 	cmp.w	r9, #0
 8010c18:	f040 80a6 	bne.w	8010d68 <__kernel_rem_pio2+0x680>
 8010c1c:	9b04      	ldr	r3, [sp, #16]
 8010c1e:	e9c3 5600 	strd	r5, r6, [r3]
 8010c22:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8010c26:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010c2a:	e7ca      	b.n	8010bc2 <__kernel_rem_pio2+0x4da>
 8010c2c:	9d05      	ldr	r5, [sp, #20]
 8010c2e:	ab48      	add	r3, sp, #288	@ 0x120
 8010c30:	441d      	add	r5, r3
 8010c32:	4644      	mov	r4, r8
 8010c34:	2000      	movs	r0, #0
 8010c36:	2100      	movs	r1, #0
 8010c38:	2c00      	cmp	r4, #0
 8010c3a:	da35      	bge.n	8010ca8 <__kernel_rem_pio2+0x5c0>
 8010c3c:	f1b9 0f00 	cmp.w	r9, #0
 8010c40:	d038      	beq.n	8010cb4 <__kernel_rem_pio2+0x5cc>
 8010c42:	4602      	mov	r2, r0
 8010c44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010c48:	9c04      	ldr	r4, [sp, #16]
 8010c4a:	e9c4 2300 	strd	r2, r3, [r4]
 8010c4e:	4602      	mov	r2, r0
 8010c50:	460b      	mov	r3, r1
 8010c52:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8010c56:	f7ef fae3 	bl	8000220 <__aeabi_dsub>
 8010c5a:	ad4a      	add	r5, sp, #296	@ 0x128
 8010c5c:	2401      	movs	r4, #1
 8010c5e:	45a0      	cmp	r8, r4
 8010c60:	da2b      	bge.n	8010cba <__kernel_rem_pio2+0x5d2>
 8010c62:	f1b9 0f00 	cmp.w	r9, #0
 8010c66:	d002      	beq.n	8010c6e <__kernel_rem_pio2+0x586>
 8010c68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010c6c:	4619      	mov	r1, r3
 8010c6e:	9b04      	ldr	r3, [sp, #16]
 8010c70:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010c74:	e7a5      	b.n	8010bc2 <__kernel_rem_pio2+0x4da>
 8010c76:	9c05      	ldr	r4, [sp, #20]
 8010c78:	ab48      	add	r3, sp, #288	@ 0x120
 8010c7a:	441c      	add	r4, r3
 8010c7c:	2000      	movs	r0, #0
 8010c7e:	2100      	movs	r1, #0
 8010c80:	f1b8 0f00 	cmp.w	r8, #0
 8010c84:	da09      	bge.n	8010c9a <__kernel_rem_pio2+0x5b2>
 8010c86:	f1b9 0f00 	cmp.w	r9, #0
 8010c8a:	d002      	beq.n	8010c92 <__kernel_rem_pio2+0x5aa>
 8010c8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010c90:	4619      	mov	r1, r3
 8010c92:	9b04      	ldr	r3, [sp, #16]
 8010c94:	e9c3 0100 	strd	r0, r1, [r3]
 8010c98:	e793      	b.n	8010bc2 <__kernel_rem_pio2+0x4da>
 8010c9a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010c9e:	f7ef fac1 	bl	8000224 <__adddf3>
 8010ca2:	f108 38ff 	add.w	r8, r8, #4294967295
 8010ca6:	e7eb      	b.n	8010c80 <__kernel_rem_pio2+0x598>
 8010ca8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8010cac:	f7ef faba 	bl	8000224 <__adddf3>
 8010cb0:	3c01      	subs	r4, #1
 8010cb2:	e7c1      	b.n	8010c38 <__kernel_rem_pio2+0x550>
 8010cb4:	4602      	mov	r2, r0
 8010cb6:	460b      	mov	r3, r1
 8010cb8:	e7c6      	b.n	8010c48 <__kernel_rem_pio2+0x560>
 8010cba:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8010cbe:	f7ef fab1 	bl	8000224 <__adddf3>
 8010cc2:	3401      	adds	r4, #1
 8010cc4:	e7cb      	b.n	8010c5e <__kernel_rem_pio2+0x576>
 8010cc6:	ed35 7b02 	vldmdb	r5!, {d7}
 8010cca:	ed8d 7b00 	vstr	d7, [sp]
 8010cce:	ed95 7b02 	vldr	d7, [r5, #8]
 8010cd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010cd6:	ec53 2b17 	vmov	r2, r3, d7
 8010cda:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010cde:	f7ef faa1 	bl	8000224 <__adddf3>
 8010ce2:	4602      	mov	r2, r0
 8010ce4:	460b      	mov	r3, r1
 8010ce6:	4606      	mov	r6, r0
 8010ce8:	460f      	mov	r7, r1
 8010cea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010cee:	f7ef fa97 	bl	8000220 <__aeabi_dsub>
 8010cf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010cf6:	f7ef fa95 	bl	8000224 <__adddf3>
 8010cfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010cfe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8010d02:	e9c5 6700 	strd	r6, r7, [r5]
 8010d06:	e771      	b.n	8010bec <__kernel_rem_pio2+0x504>
 8010d08:	ed34 7b02 	vldmdb	r4!, {d7}
 8010d0c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8010d10:	ec51 0b17 	vmov	r0, r1, d7
 8010d14:	4652      	mov	r2, sl
 8010d16:	465b      	mov	r3, fp
 8010d18:	ed8d 7b00 	vstr	d7, [sp]
 8010d1c:	f7ef fa82 	bl	8000224 <__adddf3>
 8010d20:	4602      	mov	r2, r0
 8010d22:	460b      	mov	r3, r1
 8010d24:	4606      	mov	r6, r0
 8010d26:	460f      	mov	r7, r1
 8010d28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010d2c:	f7ef fa78 	bl	8000220 <__aeabi_dsub>
 8010d30:	4652      	mov	r2, sl
 8010d32:	465b      	mov	r3, fp
 8010d34:	f7ef fa76 	bl	8000224 <__adddf3>
 8010d38:	3d01      	subs	r5, #1
 8010d3a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010d3e:	e9c4 6700 	strd	r6, r7, [r4]
 8010d42:	e757      	b.n	8010bf4 <__kernel_rem_pio2+0x50c>
 8010d44:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010d48:	f7ef fa6c 	bl	8000224 <__adddf3>
 8010d4c:	f108 38ff 	add.w	r8, r8, #4294967295
 8010d50:	e758      	b.n	8010c04 <__kernel_rem_pio2+0x51c>
 8010d52:	bf00      	nop
 8010d54:	f3af 8000 	nop.w
	...
 8010d60:	41700000 	.word	0x41700000
 8010d64:	3e700000 	.word	0x3e700000
 8010d68:	9b04      	ldr	r3, [sp, #16]
 8010d6a:	9a04      	ldr	r2, [sp, #16]
 8010d6c:	601d      	str	r5, [r3, #0]
 8010d6e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8010d72:	605c      	str	r4, [r3, #4]
 8010d74:	609f      	str	r7, [r3, #8]
 8010d76:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8010d7a:	60d3      	str	r3, [r2, #12]
 8010d7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010d80:	6110      	str	r0, [r2, #16]
 8010d82:	6153      	str	r3, [r2, #20]
 8010d84:	e71d      	b.n	8010bc2 <__kernel_rem_pio2+0x4da>
 8010d86:	bf00      	nop

08010d88 <__kernel_rem_pio2f>:
 8010d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d8c:	ed2d 8b04 	vpush	{d8-d9}
 8010d90:	b0d9      	sub	sp, #356	@ 0x164
 8010d92:	4690      	mov	r8, r2
 8010d94:	9001      	str	r0, [sp, #4]
 8010d96:	4ab6      	ldr	r2, [pc, #728]	@ (8011070 <__kernel_rem_pio2f+0x2e8>)
 8010d98:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010d9a:	f118 0f04 	cmn.w	r8, #4
 8010d9e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8010da2:	460f      	mov	r7, r1
 8010da4:	f103 3bff 	add.w	fp, r3, #4294967295
 8010da8:	db26      	blt.n	8010df8 <__kernel_rem_pio2f+0x70>
 8010daa:	f1b8 0203 	subs.w	r2, r8, #3
 8010dae:	bf48      	it	mi
 8010db0:	f108 0204 	addmi.w	r2, r8, #4
 8010db4:	10d2      	asrs	r2, r2, #3
 8010db6:	1c55      	adds	r5, r2, #1
 8010db8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010dba:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8011080 <__kernel_rem_pio2f+0x2f8>
 8010dbe:	00e8      	lsls	r0, r5, #3
 8010dc0:	eba2 060b 	sub.w	r6, r2, fp
 8010dc4:	9002      	str	r0, [sp, #8]
 8010dc6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8010dca:	eb0a 0c0b 	add.w	ip, sl, fp
 8010dce:	ac1c      	add	r4, sp, #112	@ 0x70
 8010dd0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8010dd4:	2000      	movs	r0, #0
 8010dd6:	4560      	cmp	r0, ip
 8010dd8:	dd10      	ble.n	8010dfc <__kernel_rem_pio2f+0x74>
 8010dda:	a91c      	add	r1, sp, #112	@ 0x70
 8010ddc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8010de0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8010de4:	2600      	movs	r6, #0
 8010de6:	4556      	cmp	r6, sl
 8010de8:	dc24      	bgt.n	8010e34 <__kernel_rem_pio2f+0xac>
 8010dea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010dee:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8011080 <__kernel_rem_pio2f+0x2f8>
 8010df2:	4684      	mov	ip, r0
 8010df4:	2400      	movs	r4, #0
 8010df6:	e016      	b.n	8010e26 <__kernel_rem_pio2f+0x9e>
 8010df8:	2200      	movs	r2, #0
 8010dfa:	e7dc      	b.n	8010db6 <__kernel_rem_pio2f+0x2e>
 8010dfc:	42c6      	cmn	r6, r0
 8010dfe:	bf5d      	ittte	pl
 8010e00:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8010e04:	ee07 1a90 	vmovpl	s15, r1
 8010e08:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8010e0c:	eef0 7a47 	vmovmi.f32	s15, s14
 8010e10:	ece4 7a01 	vstmia	r4!, {s15}
 8010e14:	3001      	adds	r0, #1
 8010e16:	e7de      	b.n	8010dd6 <__kernel_rem_pio2f+0x4e>
 8010e18:	ecfe 6a01 	vldmia	lr!, {s13}
 8010e1c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8010e20:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010e24:	3401      	adds	r4, #1
 8010e26:	455c      	cmp	r4, fp
 8010e28:	ddf6      	ble.n	8010e18 <__kernel_rem_pio2f+0x90>
 8010e2a:	ece9 7a01 	vstmia	r9!, {s15}
 8010e2e:	3601      	adds	r6, #1
 8010e30:	3004      	adds	r0, #4
 8010e32:	e7d8      	b.n	8010de6 <__kernel_rem_pio2f+0x5e>
 8010e34:	a908      	add	r1, sp, #32
 8010e36:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e3a:	9104      	str	r1, [sp, #16]
 8010e3c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010e3e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 801107c <__kernel_rem_pio2f+0x2f4>
 8010e42:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8011078 <__kernel_rem_pio2f+0x2f0>
 8010e46:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010e4a:	9203      	str	r2, [sp, #12]
 8010e4c:	4654      	mov	r4, sl
 8010e4e:	00a2      	lsls	r2, r4, #2
 8010e50:	9205      	str	r2, [sp, #20]
 8010e52:	aa58      	add	r2, sp, #352	@ 0x160
 8010e54:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010e58:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8010e5c:	a944      	add	r1, sp, #272	@ 0x110
 8010e5e:	aa08      	add	r2, sp, #32
 8010e60:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8010e64:	4694      	mov	ip, r2
 8010e66:	4626      	mov	r6, r4
 8010e68:	2e00      	cmp	r6, #0
 8010e6a:	dc4c      	bgt.n	8010f06 <__kernel_rem_pio2f+0x17e>
 8010e6c:	4628      	mov	r0, r5
 8010e6e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010e72:	f7ff fbd3 	bl	801061c <scalbnf>
 8010e76:	eeb0 8a40 	vmov.f32	s16, s0
 8010e7a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8010e7e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8010e82:	f000 fa65 	bl	8011350 <floorf>
 8010e86:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010e8a:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010e8e:	2d00      	cmp	r5, #0
 8010e90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010e94:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010e98:	ee17 9a90 	vmov	r9, s15
 8010e9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ea0:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010ea4:	dd41      	ble.n	8010f2a <__kernel_rem_pio2f+0x1a2>
 8010ea6:	f104 3cff 	add.w	ip, r4, #4294967295
 8010eaa:	a908      	add	r1, sp, #32
 8010eac:	f1c5 0e08 	rsb	lr, r5, #8
 8010eb0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8010eb4:	fa46 f00e 	asr.w	r0, r6, lr
 8010eb8:	4481      	add	r9, r0
 8010eba:	fa00 f00e 	lsl.w	r0, r0, lr
 8010ebe:	1a36      	subs	r6, r6, r0
 8010ec0:	f1c5 0007 	rsb	r0, r5, #7
 8010ec4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8010ec8:	4106      	asrs	r6, r0
 8010eca:	2e00      	cmp	r6, #0
 8010ecc:	dd3c      	ble.n	8010f48 <__kernel_rem_pio2f+0x1c0>
 8010ece:	f04f 0e00 	mov.w	lr, #0
 8010ed2:	f109 0901 	add.w	r9, r9, #1
 8010ed6:	4670      	mov	r0, lr
 8010ed8:	4574      	cmp	r4, lr
 8010eda:	dc68      	bgt.n	8010fae <__kernel_rem_pio2f+0x226>
 8010edc:	2d00      	cmp	r5, #0
 8010ede:	dd03      	ble.n	8010ee8 <__kernel_rem_pio2f+0x160>
 8010ee0:	2d01      	cmp	r5, #1
 8010ee2:	d074      	beq.n	8010fce <__kernel_rem_pio2f+0x246>
 8010ee4:	2d02      	cmp	r5, #2
 8010ee6:	d07d      	beq.n	8010fe4 <__kernel_rem_pio2f+0x25c>
 8010ee8:	2e02      	cmp	r6, #2
 8010eea:	d12d      	bne.n	8010f48 <__kernel_rem_pio2f+0x1c0>
 8010eec:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010ef0:	ee30 8a48 	vsub.f32	s16, s0, s16
 8010ef4:	b340      	cbz	r0, 8010f48 <__kernel_rem_pio2f+0x1c0>
 8010ef6:	4628      	mov	r0, r5
 8010ef8:	9306      	str	r3, [sp, #24]
 8010efa:	f7ff fb8f 	bl	801061c <scalbnf>
 8010efe:	9b06      	ldr	r3, [sp, #24]
 8010f00:	ee38 8a40 	vsub.f32	s16, s16, s0
 8010f04:	e020      	b.n	8010f48 <__kernel_rem_pio2f+0x1c0>
 8010f06:	ee60 7a28 	vmul.f32	s15, s0, s17
 8010f0a:	3e01      	subs	r6, #1
 8010f0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010f10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f14:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8010f18:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010f1c:	ecac 0a01 	vstmia	ip!, {s0}
 8010f20:	ed30 0a01 	vldmdb	r0!, {s0}
 8010f24:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010f28:	e79e      	b.n	8010e68 <__kernel_rem_pio2f+0xe0>
 8010f2a:	d105      	bne.n	8010f38 <__kernel_rem_pio2f+0x1b0>
 8010f2c:	1e60      	subs	r0, r4, #1
 8010f2e:	a908      	add	r1, sp, #32
 8010f30:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8010f34:	11f6      	asrs	r6, r6, #7
 8010f36:	e7c8      	b.n	8010eca <__kernel_rem_pio2f+0x142>
 8010f38:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010f3c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f44:	da31      	bge.n	8010faa <__kernel_rem_pio2f+0x222>
 8010f46:	2600      	movs	r6, #0
 8010f48:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f50:	f040 8098 	bne.w	8011084 <__kernel_rem_pio2f+0x2fc>
 8010f54:	1e60      	subs	r0, r4, #1
 8010f56:	2200      	movs	r2, #0
 8010f58:	4550      	cmp	r0, sl
 8010f5a:	da4b      	bge.n	8010ff4 <__kernel_rem_pio2f+0x26c>
 8010f5c:	2a00      	cmp	r2, #0
 8010f5e:	d065      	beq.n	801102c <__kernel_rem_pio2f+0x2a4>
 8010f60:	3c01      	subs	r4, #1
 8010f62:	ab08      	add	r3, sp, #32
 8010f64:	3d08      	subs	r5, #8
 8010f66:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d0f8      	beq.n	8010f60 <__kernel_rem_pio2f+0x1d8>
 8010f6e:	4628      	mov	r0, r5
 8010f70:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010f74:	f7ff fb52 	bl	801061c <scalbnf>
 8010f78:	1c63      	adds	r3, r4, #1
 8010f7a:	aa44      	add	r2, sp, #272	@ 0x110
 8010f7c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 801107c <__kernel_rem_pio2f+0x2f4>
 8010f80:	0099      	lsls	r1, r3, #2
 8010f82:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010f86:	4623      	mov	r3, r4
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	f280 80a9 	bge.w	80110e0 <__kernel_rem_pio2f+0x358>
 8010f8e:	4623      	mov	r3, r4
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	f2c0 80c7 	blt.w	8011124 <__kernel_rem_pio2f+0x39c>
 8010f96:	aa44      	add	r2, sp, #272	@ 0x110
 8010f98:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8010f9c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8011074 <__kernel_rem_pio2f+0x2ec>
 8010fa0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011080 <__kernel_rem_pio2f+0x2f8>
 8010fa4:	2000      	movs	r0, #0
 8010fa6:	1ae2      	subs	r2, r4, r3
 8010fa8:	e0b1      	b.n	801110e <__kernel_rem_pio2f+0x386>
 8010faa:	2602      	movs	r6, #2
 8010fac:	e78f      	b.n	8010ece <__kernel_rem_pio2f+0x146>
 8010fae:	f852 1b04 	ldr.w	r1, [r2], #4
 8010fb2:	b948      	cbnz	r0, 8010fc8 <__kernel_rem_pio2f+0x240>
 8010fb4:	b121      	cbz	r1, 8010fc0 <__kernel_rem_pio2f+0x238>
 8010fb6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8010fba:	f842 1c04 	str.w	r1, [r2, #-4]
 8010fbe:	2101      	movs	r1, #1
 8010fc0:	f10e 0e01 	add.w	lr, lr, #1
 8010fc4:	4608      	mov	r0, r1
 8010fc6:	e787      	b.n	8010ed8 <__kernel_rem_pio2f+0x150>
 8010fc8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8010fcc:	e7f5      	b.n	8010fba <__kernel_rem_pio2f+0x232>
 8010fce:	f104 3cff 	add.w	ip, r4, #4294967295
 8010fd2:	aa08      	add	r2, sp, #32
 8010fd4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010fd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8010fdc:	a908      	add	r1, sp, #32
 8010fde:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8010fe2:	e781      	b.n	8010ee8 <__kernel_rem_pio2f+0x160>
 8010fe4:	f104 3cff 	add.w	ip, r4, #4294967295
 8010fe8:	aa08      	add	r2, sp, #32
 8010fea:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010fee:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8010ff2:	e7f3      	b.n	8010fdc <__kernel_rem_pio2f+0x254>
 8010ff4:	a908      	add	r1, sp, #32
 8010ff6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010ffa:	3801      	subs	r0, #1
 8010ffc:	430a      	orrs	r2, r1
 8010ffe:	e7ab      	b.n	8010f58 <__kernel_rem_pio2f+0x1d0>
 8011000:	3201      	adds	r2, #1
 8011002:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8011006:	2e00      	cmp	r6, #0
 8011008:	d0fa      	beq.n	8011000 <__kernel_rem_pio2f+0x278>
 801100a:	9905      	ldr	r1, [sp, #20]
 801100c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8011010:	eb0d 0001 	add.w	r0, sp, r1
 8011014:	18e6      	adds	r6, r4, r3
 8011016:	a91c      	add	r1, sp, #112	@ 0x70
 8011018:	f104 0c01 	add.w	ip, r4, #1
 801101c:	384c      	subs	r0, #76	@ 0x4c
 801101e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8011022:	4422      	add	r2, r4
 8011024:	4562      	cmp	r2, ip
 8011026:	da04      	bge.n	8011032 <__kernel_rem_pio2f+0x2aa>
 8011028:	4614      	mov	r4, r2
 801102a:	e710      	b.n	8010e4e <__kernel_rem_pio2f+0xc6>
 801102c:	9804      	ldr	r0, [sp, #16]
 801102e:	2201      	movs	r2, #1
 8011030:	e7e7      	b.n	8011002 <__kernel_rem_pio2f+0x27a>
 8011032:	9903      	ldr	r1, [sp, #12]
 8011034:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011038:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 801103c:	9105      	str	r1, [sp, #20]
 801103e:	ee07 1a90 	vmov	s15, r1
 8011042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011046:	2400      	movs	r4, #0
 8011048:	ece6 7a01 	vstmia	r6!, {s15}
 801104c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8011080 <__kernel_rem_pio2f+0x2f8>
 8011050:	46b1      	mov	r9, r6
 8011052:	455c      	cmp	r4, fp
 8011054:	dd04      	ble.n	8011060 <__kernel_rem_pio2f+0x2d8>
 8011056:	ece0 7a01 	vstmia	r0!, {s15}
 801105a:	f10c 0c01 	add.w	ip, ip, #1
 801105e:	e7e1      	b.n	8011024 <__kernel_rem_pio2f+0x29c>
 8011060:	ecfe 6a01 	vldmia	lr!, {s13}
 8011064:	ed39 7a01 	vldmdb	r9!, {s14}
 8011068:	3401      	adds	r4, #1
 801106a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801106e:	e7f0      	b.n	8011052 <__kernel_rem_pio2f+0x2ca>
 8011070:	08011a44 	.word	0x08011a44
 8011074:	08011a18 	.word	0x08011a18
 8011078:	43800000 	.word	0x43800000
 801107c:	3b800000 	.word	0x3b800000
 8011080:	00000000 	.word	0x00000000
 8011084:	9b02      	ldr	r3, [sp, #8]
 8011086:	eeb0 0a48 	vmov.f32	s0, s16
 801108a:	eba3 0008 	sub.w	r0, r3, r8
 801108e:	f7ff fac5 	bl	801061c <scalbnf>
 8011092:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8011078 <__kernel_rem_pio2f+0x2f0>
 8011096:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801109a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801109e:	db19      	blt.n	80110d4 <__kernel_rem_pio2f+0x34c>
 80110a0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 801107c <__kernel_rem_pio2f+0x2f4>
 80110a4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80110a8:	aa08      	add	r2, sp, #32
 80110aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80110ae:	3508      	adds	r5, #8
 80110b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80110b4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80110b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80110bc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80110c0:	ee10 3a10 	vmov	r3, s0
 80110c4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80110c8:	ee17 3a90 	vmov	r3, s15
 80110cc:	3401      	adds	r4, #1
 80110ce:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80110d2:	e74c      	b.n	8010f6e <__kernel_rem_pio2f+0x1e6>
 80110d4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80110d8:	aa08      	add	r2, sp, #32
 80110da:	ee10 3a10 	vmov	r3, s0
 80110de:	e7f6      	b.n	80110ce <__kernel_rem_pio2f+0x346>
 80110e0:	a808      	add	r0, sp, #32
 80110e2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80110e6:	9001      	str	r0, [sp, #4]
 80110e8:	ee07 0a90 	vmov	s15, r0
 80110ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80110f0:	3b01      	subs	r3, #1
 80110f2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80110f6:	ee20 0a07 	vmul.f32	s0, s0, s14
 80110fa:	ed62 7a01 	vstmdb	r2!, {s15}
 80110fe:	e743      	b.n	8010f88 <__kernel_rem_pio2f+0x200>
 8011100:	ecfc 6a01 	vldmia	ip!, {s13}
 8011104:	ecb5 7a01 	vldmia	r5!, {s14}
 8011108:	eee6 7a87 	vfma.f32	s15, s13, s14
 801110c:	3001      	adds	r0, #1
 801110e:	4550      	cmp	r0, sl
 8011110:	dc01      	bgt.n	8011116 <__kernel_rem_pio2f+0x38e>
 8011112:	4290      	cmp	r0, r2
 8011114:	ddf4      	ble.n	8011100 <__kernel_rem_pio2f+0x378>
 8011116:	a858      	add	r0, sp, #352	@ 0x160
 8011118:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 801111c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8011120:	3b01      	subs	r3, #1
 8011122:	e735      	b.n	8010f90 <__kernel_rem_pio2f+0x208>
 8011124:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8011126:	2b02      	cmp	r3, #2
 8011128:	dc09      	bgt.n	801113e <__kernel_rem_pio2f+0x3b6>
 801112a:	2b00      	cmp	r3, #0
 801112c:	dc27      	bgt.n	801117e <__kernel_rem_pio2f+0x3f6>
 801112e:	d040      	beq.n	80111b2 <__kernel_rem_pio2f+0x42a>
 8011130:	f009 0007 	and.w	r0, r9, #7
 8011134:	b059      	add	sp, #356	@ 0x164
 8011136:	ecbd 8b04 	vpop	{d8-d9}
 801113a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801113e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8011140:	2b03      	cmp	r3, #3
 8011142:	d1f5      	bne.n	8011130 <__kernel_rem_pio2f+0x3a8>
 8011144:	aa30      	add	r2, sp, #192	@ 0xc0
 8011146:	1f0b      	subs	r3, r1, #4
 8011148:	4413      	add	r3, r2
 801114a:	461a      	mov	r2, r3
 801114c:	4620      	mov	r0, r4
 801114e:	2800      	cmp	r0, #0
 8011150:	dc50      	bgt.n	80111f4 <__kernel_rem_pio2f+0x46c>
 8011152:	4622      	mov	r2, r4
 8011154:	2a01      	cmp	r2, #1
 8011156:	dc5d      	bgt.n	8011214 <__kernel_rem_pio2f+0x48c>
 8011158:	ab30      	add	r3, sp, #192	@ 0xc0
 801115a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8011080 <__kernel_rem_pio2f+0x2f8>
 801115e:	440b      	add	r3, r1
 8011160:	2c01      	cmp	r4, #1
 8011162:	dc67      	bgt.n	8011234 <__kernel_rem_pio2f+0x4ac>
 8011164:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8011168:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 801116c:	2e00      	cmp	r6, #0
 801116e:	d167      	bne.n	8011240 <__kernel_rem_pio2f+0x4b8>
 8011170:	edc7 6a00 	vstr	s13, [r7]
 8011174:	ed87 7a01 	vstr	s14, [r7, #4]
 8011178:	edc7 7a02 	vstr	s15, [r7, #8]
 801117c:	e7d8      	b.n	8011130 <__kernel_rem_pio2f+0x3a8>
 801117e:	ab30      	add	r3, sp, #192	@ 0xc0
 8011180:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8011080 <__kernel_rem_pio2f+0x2f8>
 8011184:	440b      	add	r3, r1
 8011186:	4622      	mov	r2, r4
 8011188:	2a00      	cmp	r2, #0
 801118a:	da24      	bge.n	80111d6 <__kernel_rem_pio2f+0x44e>
 801118c:	b34e      	cbz	r6, 80111e2 <__kernel_rem_pio2f+0x45a>
 801118e:	eef1 7a47 	vneg.f32	s15, s14
 8011192:	edc7 7a00 	vstr	s15, [r7]
 8011196:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 801119a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801119e:	aa31      	add	r2, sp, #196	@ 0xc4
 80111a0:	2301      	movs	r3, #1
 80111a2:	429c      	cmp	r4, r3
 80111a4:	da20      	bge.n	80111e8 <__kernel_rem_pio2f+0x460>
 80111a6:	b10e      	cbz	r6, 80111ac <__kernel_rem_pio2f+0x424>
 80111a8:	eef1 7a67 	vneg.f32	s15, s15
 80111ac:	edc7 7a01 	vstr	s15, [r7, #4]
 80111b0:	e7be      	b.n	8011130 <__kernel_rem_pio2f+0x3a8>
 80111b2:	ab30      	add	r3, sp, #192	@ 0xc0
 80111b4:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8011080 <__kernel_rem_pio2f+0x2f8>
 80111b8:	440b      	add	r3, r1
 80111ba:	2c00      	cmp	r4, #0
 80111bc:	da05      	bge.n	80111ca <__kernel_rem_pio2f+0x442>
 80111be:	b10e      	cbz	r6, 80111c4 <__kernel_rem_pio2f+0x43c>
 80111c0:	eef1 7a67 	vneg.f32	s15, s15
 80111c4:	edc7 7a00 	vstr	s15, [r7]
 80111c8:	e7b2      	b.n	8011130 <__kernel_rem_pio2f+0x3a8>
 80111ca:	ed33 7a01 	vldmdb	r3!, {s14}
 80111ce:	3c01      	subs	r4, #1
 80111d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80111d4:	e7f1      	b.n	80111ba <__kernel_rem_pio2f+0x432>
 80111d6:	ed73 7a01 	vldmdb	r3!, {s15}
 80111da:	3a01      	subs	r2, #1
 80111dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80111e0:	e7d2      	b.n	8011188 <__kernel_rem_pio2f+0x400>
 80111e2:	eef0 7a47 	vmov.f32	s15, s14
 80111e6:	e7d4      	b.n	8011192 <__kernel_rem_pio2f+0x40a>
 80111e8:	ecb2 7a01 	vldmia	r2!, {s14}
 80111ec:	3301      	adds	r3, #1
 80111ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80111f2:	e7d6      	b.n	80111a2 <__kernel_rem_pio2f+0x41a>
 80111f4:	ed72 7a01 	vldmdb	r2!, {s15}
 80111f8:	edd2 6a01 	vldr	s13, [r2, #4]
 80111fc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011200:	3801      	subs	r0, #1
 8011202:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011206:	ed82 7a00 	vstr	s14, [r2]
 801120a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801120e:	edc2 7a01 	vstr	s15, [r2, #4]
 8011212:	e79c      	b.n	801114e <__kernel_rem_pio2f+0x3c6>
 8011214:	ed73 7a01 	vldmdb	r3!, {s15}
 8011218:	edd3 6a01 	vldr	s13, [r3, #4]
 801121c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011220:	3a01      	subs	r2, #1
 8011222:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011226:	ed83 7a00 	vstr	s14, [r3]
 801122a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801122e:	edc3 7a01 	vstr	s15, [r3, #4]
 8011232:	e78f      	b.n	8011154 <__kernel_rem_pio2f+0x3cc>
 8011234:	ed33 7a01 	vldmdb	r3!, {s14}
 8011238:	3c01      	subs	r4, #1
 801123a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801123e:	e78f      	b.n	8011160 <__kernel_rem_pio2f+0x3d8>
 8011240:	eef1 6a66 	vneg.f32	s13, s13
 8011244:	eeb1 7a47 	vneg.f32	s14, s14
 8011248:	edc7 6a00 	vstr	s13, [r7]
 801124c:	ed87 7a01 	vstr	s14, [r7, #4]
 8011250:	eef1 7a67 	vneg.f32	s15, s15
 8011254:	e790      	b.n	8011178 <__kernel_rem_pio2f+0x3f0>
 8011256:	bf00      	nop

08011258 <floor>:
 8011258:	ec51 0b10 	vmov	r0, r1, d0
 801125c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011264:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8011268:	2e13      	cmp	r6, #19
 801126a:	460c      	mov	r4, r1
 801126c:	4605      	mov	r5, r0
 801126e:	4680      	mov	r8, r0
 8011270:	dc34      	bgt.n	80112dc <floor+0x84>
 8011272:	2e00      	cmp	r6, #0
 8011274:	da17      	bge.n	80112a6 <floor+0x4e>
 8011276:	a332      	add	r3, pc, #200	@ (adr r3, 8011340 <floor+0xe8>)
 8011278:	e9d3 2300 	ldrd	r2, r3, [r3]
 801127c:	f7ee ffd2 	bl	8000224 <__adddf3>
 8011280:	2200      	movs	r2, #0
 8011282:	2300      	movs	r3, #0
 8011284:	f7ef fc14 	bl	8000ab0 <__aeabi_dcmpgt>
 8011288:	b150      	cbz	r0, 80112a0 <floor+0x48>
 801128a:	2c00      	cmp	r4, #0
 801128c:	da55      	bge.n	801133a <floor+0xe2>
 801128e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8011292:	432c      	orrs	r4, r5
 8011294:	2500      	movs	r5, #0
 8011296:	42ac      	cmp	r4, r5
 8011298:	4c2b      	ldr	r4, [pc, #172]	@ (8011348 <floor+0xf0>)
 801129a:	bf08      	it	eq
 801129c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80112a0:	4621      	mov	r1, r4
 80112a2:	4628      	mov	r0, r5
 80112a4:	e023      	b.n	80112ee <floor+0x96>
 80112a6:	4f29      	ldr	r7, [pc, #164]	@ (801134c <floor+0xf4>)
 80112a8:	4137      	asrs	r7, r6
 80112aa:	ea01 0307 	and.w	r3, r1, r7
 80112ae:	4303      	orrs	r3, r0
 80112b0:	d01d      	beq.n	80112ee <floor+0x96>
 80112b2:	a323      	add	r3, pc, #140	@ (adr r3, 8011340 <floor+0xe8>)
 80112b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112b8:	f7ee ffb4 	bl	8000224 <__adddf3>
 80112bc:	2200      	movs	r2, #0
 80112be:	2300      	movs	r3, #0
 80112c0:	f7ef fbf6 	bl	8000ab0 <__aeabi_dcmpgt>
 80112c4:	2800      	cmp	r0, #0
 80112c6:	d0eb      	beq.n	80112a0 <floor+0x48>
 80112c8:	2c00      	cmp	r4, #0
 80112ca:	bfbe      	ittt	lt
 80112cc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80112d0:	4133      	asrlt	r3, r6
 80112d2:	18e4      	addlt	r4, r4, r3
 80112d4:	ea24 0407 	bic.w	r4, r4, r7
 80112d8:	2500      	movs	r5, #0
 80112da:	e7e1      	b.n	80112a0 <floor+0x48>
 80112dc:	2e33      	cmp	r6, #51	@ 0x33
 80112de:	dd0a      	ble.n	80112f6 <floor+0x9e>
 80112e0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80112e4:	d103      	bne.n	80112ee <floor+0x96>
 80112e6:	4602      	mov	r2, r0
 80112e8:	460b      	mov	r3, r1
 80112ea:	f7ee ff9b 	bl	8000224 <__adddf3>
 80112ee:	ec41 0b10 	vmov	d0, r0, r1
 80112f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112f6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80112fa:	f04f 37ff 	mov.w	r7, #4294967295
 80112fe:	40df      	lsrs	r7, r3
 8011300:	4207      	tst	r7, r0
 8011302:	d0f4      	beq.n	80112ee <floor+0x96>
 8011304:	a30e      	add	r3, pc, #56	@ (adr r3, 8011340 <floor+0xe8>)
 8011306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801130a:	f7ee ff8b 	bl	8000224 <__adddf3>
 801130e:	2200      	movs	r2, #0
 8011310:	2300      	movs	r3, #0
 8011312:	f7ef fbcd 	bl	8000ab0 <__aeabi_dcmpgt>
 8011316:	2800      	cmp	r0, #0
 8011318:	d0c2      	beq.n	80112a0 <floor+0x48>
 801131a:	2c00      	cmp	r4, #0
 801131c:	da0a      	bge.n	8011334 <floor+0xdc>
 801131e:	2e14      	cmp	r6, #20
 8011320:	d101      	bne.n	8011326 <floor+0xce>
 8011322:	3401      	adds	r4, #1
 8011324:	e006      	b.n	8011334 <floor+0xdc>
 8011326:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801132a:	2301      	movs	r3, #1
 801132c:	40b3      	lsls	r3, r6
 801132e:	441d      	add	r5, r3
 8011330:	4545      	cmp	r5, r8
 8011332:	d3f6      	bcc.n	8011322 <floor+0xca>
 8011334:	ea25 0507 	bic.w	r5, r5, r7
 8011338:	e7b2      	b.n	80112a0 <floor+0x48>
 801133a:	2500      	movs	r5, #0
 801133c:	462c      	mov	r4, r5
 801133e:	e7af      	b.n	80112a0 <floor+0x48>
 8011340:	8800759c 	.word	0x8800759c
 8011344:	7e37e43c 	.word	0x7e37e43c
 8011348:	bff00000 	.word	0xbff00000
 801134c:	000fffff 	.word	0x000fffff

08011350 <floorf>:
 8011350:	ee10 3a10 	vmov	r3, s0
 8011354:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011358:	3a7f      	subs	r2, #127	@ 0x7f
 801135a:	2a16      	cmp	r2, #22
 801135c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8011360:	dc2b      	bgt.n	80113ba <floorf+0x6a>
 8011362:	2a00      	cmp	r2, #0
 8011364:	da12      	bge.n	801138c <floorf+0x3c>
 8011366:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80113cc <floorf+0x7c>
 801136a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801136e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011376:	dd06      	ble.n	8011386 <floorf+0x36>
 8011378:	2b00      	cmp	r3, #0
 801137a:	da24      	bge.n	80113c6 <floorf+0x76>
 801137c:	2900      	cmp	r1, #0
 801137e:	4b14      	ldr	r3, [pc, #80]	@ (80113d0 <floorf+0x80>)
 8011380:	bf08      	it	eq
 8011382:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8011386:	ee00 3a10 	vmov	s0, r3
 801138a:	4770      	bx	lr
 801138c:	4911      	ldr	r1, [pc, #68]	@ (80113d4 <floorf+0x84>)
 801138e:	4111      	asrs	r1, r2
 8011390:	420b      	tst	r3, r1
 8011392:	d0fa      	beq.n	801138a <floorf+0x3a>
 8011394:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80113cc <floorf+0x7c>
 8011398:	ee30 0a27 	vadd.f32	s0, s0, s15
 801139c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80113a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113a4:	ddef      	ble.n	8011386 <floorf+0x36>
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	bfbe      	ittt	lt
 80113aa:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80113ae:	fa40 f202 	asrlt.w	r2, r0, r2
 80113b2:	189b      	addlt	r3, r3, r2
 80113b4:	ea23 0301 	bic.w	r3, r3, r1
 80113b8:	e7e5      	b.n	8011386 <floorf+0x36>
 80113ba:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80113be:	d3e4      	bcc.n	801138a <floorf+0x3a>
 80113c0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80113c4:	4770      	bx	lr
 80113c6:	2300      	movs	r3, #0
 80113c8:	e7dd      	b.n	8011386 <floorf+0x36>
 80113ca:	bf00      	nop
 80113cc:	7149f2ca 	.word	0x7149f2ca
 80113d0:	bf800000 	.word	0xbf800000
 80113d4:	007fffff 	.word	0x007fffff

080113d8 <_init>:
 80113d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113da:	bf00      	nop
 80113dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80113de:	bc08      	pop	{r3}
 80113e0:	469e      	mov	lr, r3
 80113e2:	4770      	bx	lr

080113e4 <_fini>:
 80113e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113e6:	bf00      	nop
 80113e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80113ea:	bc08      	pop	{r3}
 80113ec:	469e      	mov	lr, r3
 80113ee:	4770      	bx	lr
