Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct  2 21:07:32 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.03e-02    0.339 1.30e+07    0.362 100.0
  custom_mux_unit (CUSTOM_MUX_D_WIDTH8)
                                          0.000    0.000 4.49e+04 4.49e-05   0.0
  rx_clk_div (ClkDiv_RATIO8_1)         1.93e-04 7.09e-04 3.81e+05 1.28e-03   0.4
    add_49 (ClkDiv_RATIO8_1_DW01_inc_0)
                                          0.000    0.000 8.09e+04 8.09e-05   0.0
  tx_clk_div (ClkDiv_RATIO8_0)         6.93e-05 8.07e-04 3.84e+05 1.26e-03   0.3
    add_49 (ClkDiv_RATIO8_0_DW01_inc_0)
                                       6.18e-06 1.06e-05 8.10e+04 9.78e-05   0.0
  pulse_gen_block (PULSE_GEN_BLOCK)       0.000 1.17e-05 2.25e+04 3.42e-05   0.0
  asynch_fifo (FIFO_WIDTH8_ADDRESS4_DEPTH8)
                                       2.33e-03    0.119 2.15e+06    0.123  34.0
    bit_sync_2 (BIT_SYNC_WIDTH4_STAGES2_1)
                                          0.000 4.68e-05 7.19e+04 1.19e-04   0.0
    bit_sync_1 (BIT_SYNC_WIDTH4_STAGES2_0)
                                          0.000 1.17e-02 8.23e+04 1.17e-02   3.2
    mem_unit (FIFO_MEM_WIDTH8_ADDRESS4_DEPTH8)
                                       1.82e-03 9.37e-02 1.52e+06 9.70e-02  26.8
    empty_unit (FIFO_EMPTY_ADDRESS4)      0.000 5.23e-05 2.33e+05 2.85e-04   0.1
    full_unit (FIFO_FULL_ADDRESS4)        0.000 1.31e-02 2.35e+05 1.34e-02   3.7
  RST_SYNC_2 (RST_SYNC_STAGES2_1)      8.11e-06 2.66e-04 2.35e+04 2.98e-04   0.1
  RST_SYNC_1 (RST_SYNC_STAGES2_0)      2.60e-05 4.53e-03 2.53e+04 4.58e-03   1.3
  clk_gating_unit (CLK_GATE)           1.59e-03 2.42e-03 1.72e+04 4.03e-03   1.1
  alu_unit (ALU_16_D_WIDTH8_FUN_WIDTH4)
                                          0.000 1.31e-02 4.93e+06 1.81e-02   5.0
    div_62 (ALU_16_D_WIDTH8_FUN_WIDTH4_DW_div_uns_1)
                                          0.000    0.000 2.93e+06 2.93e-03   0.8
    mult_57 (ALU_16_D_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                          0.000    0.000 7.34e+05 7.34e-04   0.2
    add_47 (ALU_16_D_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                          0.000    0.000 2.14e+05 2.14e-04   0.1
    sub_52 (ALU_16_D_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                          0.000    0.000 2.25e+05 2.25e-04   0.1
  reg_file_unit (Reg_file_ADDRESS4_D_WIDTH8_DEPTH8)
                                       1.95e-03    0.115 1.76e+06    0.118  32.7
  sys_ctrl_unit (SYS_CTRL_D_WIDTH8_FUNC_ALU4_ADDRESS4)
                                          0.000 5.54e-02 9.01e+05 5.63e-02  15.6
  data_sync_unit (DATA_SYNC_D_WIDTH8_STAGES2)
                                          0.000 1.75e-02 1.72e+05 1.77e-02   4.9
  uart_unit (UART_TOP_D_WIDTH8)        3.02e-03 1.03e-02 2.20e+06 1.55e-02   4.3
    uart_rx_unit (UART_RX_D_WIDTH8)    2.78e-03 1.01e-02 1.57e+06 1.44e-02   4.0
      fsm_Unit (FSM_RX)                1.16e-04 5.62e-04 4.55e+05 1.13e-03   0.3
      strt_CHK_Unit (start_check)         0.000 5.74e-05 1.81e+04 7.56e-05   0.0
      counter_Unit (edge_bit_counter)  2.40e-03 8.65e-03 4.88e+05 1.15e-02   3.2
      sampler (Data_sampling)          8.88e-06 2.08e-04 3.34e+05 5.51e-04   0.2
      deser_Unit (deserializer)           0.000 4.59e-04 1.20e+05 5.79e-04   0.2
      stp_chk (stop_check)                0.000 5.74e-05 1.71e+04 7.45e-05   0.0
      PAR_CHK (Parity_check)              0.000 5.74e-05 1.29e+05 1.87e-04   0.1
    uart_tx_unit (UART_TX_D_WIDTH8)    2.26e-04 1.67e-04 6.31e+05 1.02e-03   0.3
      fsm_unit (FSM_TX)                   0.000 2.34e-05 9.08e+04 1.14e-04   0.0
      parity_unit (Parity_calc)           0.000 5.26e-05 2.56e+05 3.09e-04   0.1
      mux_unit (MUX)                      0.000 5.53e-06 4.35e+04 4.90e-05   0.0
      serial_unit (Serializer)            0.000 7.01e-05 2.36e+05 3.06e-04   0.1
1
