Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  3 04:41:18 2020
| Host         : DESKTOP-QSFIJ7U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: prealpha/input_printer/slowclock/M_ctr_q_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.001    -3424.357                   1227                 2582        0.166        0.000                      0                 2582        4.020        0.000                       0                  1361  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -4.001    -3424.357                   1227                 2582        0.166        0.000                      0                 2582        4.020        0.000                       0                  1361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :         1227  Failing Endpoints,  Worst Slack       -4.001ns,  Total Violation    -3424.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.001ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 2.780ns (19.998%)  route 11.122ns (80.002%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.184    15.856    prealpha/data_memory/M_alu_out[0]
    SLICE_X50Y87         LUT6 (Prop_lut6_I4_O)        0.124    15.980 r  prealpha/data_memory/out0_i_22__10/O
                         net (fo=1, routed)           0.941    16.921    prealpha/data_memory/out0_i_22__10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.124    17.045 r  prealpha/data_memory/out0_i_15__0/O
                         net (fo=1, routed)           0.000    17.045    prealpha/data_memory/out0_i_15__0_n_0
    SLICE_X53Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    17.257 r  prealpha/data_memory/out0_i_9/O
                         net (fo=1, routed)           0.767    18.024    prealpha/wdsel_mux_gen_0[13].wdsel_mux/out0_i_9_n_0_alias
    SLICE_X53Y91         LUT5 (Prop_lut5_I4_O)        0.299    18.323 r  prealpha/wdsel_mux_gen_0[13].wdsel_mux/out0_comp/O
                         net (fo=8, routed)           0.720    19.044    prealpha/regfile/base_reg/mem_reg[2][15]_1[13]
    SLICE_X53Y93         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.442    14.846    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[2][13]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)       -0.040    15.043    prealpha/regfile/base_reg/mem_reg[2][13]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -19.044    
  -------------------------------------------------------------------
                         slack                                 -4.001    

Slack (VIOLATED) :        -3.976ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.845ns  (logic 2.780ns (20.080%)  route 11.065ns (79.920%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.230    15.901    prealpha/data_memory/M_alu_out[0]
    SLICE_X53Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.025 r  prealpha/data_memory/out0_i_21__8/O
                         net (fo=1, routed)           0.920    16.946    prealpha/data_memory/out0_i_21__8_n_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.070 r  prealpha/data_memory/out0_i_8__8/O
                         net (fo=1, routed)           0.000    17.070    prealpha/data_memory/out0_i_8__8_n_0
    SLICE_X56Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    17.284 r  prealpha/data_memory/out0_i_2__9/O
                         net (fo=1, routed)           0.577    17.860    prealpha/wdsel_mux_gen_0[11].wdsel_mux/mem_reg[2][11]
    SLICE_X57Y88         LUT5 (Prop_lut5_I2_O)        0.297    18.157 r  prealpha/wdsel_mux_gen_0[11].wdsel_mux/out0/O
                         net (fo=8, routed)           0.829    18.987    prealpha/regfile/base_reg/mem_reg[2][15]_1[11]
    SLICE_X57Y91         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.442    14.846    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[0][11]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)       -0.058    15.011    prealpha/regfile/base_reg/mem_reg[0][11]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -18.987    
  -------------------------------------------------------------------
                         slack                                 -3.976    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.797ns  (logic 2.780ns (20.149%)  route 11.017ns (79.851%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.184    15.856    prealpha/data_memory/M_alu_out[0]
    SLICE_X50Y87         LUT6 (Prop_lut6_I4_O)        0.124    15.980 r  prealpha/data_memory/out0_i_22__10/O
                         net (fo=1, routed)           0.941    16.921    prealpha/data_memory/out0_i_22__10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.124    17.045 r  prealpha/data_memory/out0_i_15__0/O
                         net (fo=1, routed)           0.000    17.045    prealpha/data_memory/out0_i_15__0_n_0
    SLICE_X53Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    17.257 r  prealpha/data_memory/out0_i_9/O
                         net (fo=1, routed)           0.767    18.024    prealpha/wdsel_mux_gen_0[13].wdsel_mux/out0_i_9_n_0_alias
    SLICE_X53Y91         LUT5 (Prop_lut5_I4_O)        0.299    18.323 r  prealpha/wdsel_mux_gen_0[13].wdsel_mux/out0_comp/O
                         net (fo=8, routed)           0.616    18.939    prealpha/regfile/base_reg/mem_reg[2][15]_1[13]
    SLICE_X53Y90         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.440    14.844    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[1][13]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)       -0.081    15.000    prealpha/regfile/base_reg/mem_reg[1][13]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -18.939    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.938ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.848ns  (logic 2.780ns (20.075%)  route 11.068ns (79.925%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.289    15.960    prealpha/data_memory/M_alu_out[0]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  prealpha/data_memory/out0_i_20__0/O
                         net (fo=1, routed)           0.801    16.885    prealpha/data_memory/out0_i_20__0_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I1_O)        0.124    17.009 r  prealpha/data_memory/out0_i_8__1/O
                         net (fo=1, routed)           0.000    17.009    prealpha/data_memory/out0_i_8__1_n_0
    SLICE_X52Y86         MUXF7 (Prop_muxf7_I1_O)      0.214    17.223 r  prealpha/data_memory/out0_i_2__3/O
                         net (fo=1, routed)           0.580    17.803    prealpha/wdsel_mux_gen_0[2].wdsel_mux/mem_reg[2][2]
    SLICE_X53Y86         LUT5 (Prop_lut5_I2_O)        0.297    18.100 r  prealpha/wdsel_mux_gen_0[2].wdsel_mux/out0/O
                         net (fo=10, routed)          0.890    18.990    prealpha/regfile/base_reg/mem_reg[2][15]_1[2]
    SLICE_X52Y89         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.440    14.844    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[1][2]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y89         FDRE (Setup_fdre_C_D)       -0.028    15.053    prealpha/regfile/base_reg/mem_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -18.990    
  -------------------------------------------------------------------
                         slack                                 -3.938    

Slack (VIOLATED) :        -3.925ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.834ns  (logic 2.805ns (20.277%)  route 11.029ns (79.723%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.250    15.921    prealpha/data_memory/M_alu_out[0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124    16.045 r  prealpha/data_memory/out0_i_27__6/O
                         net (fo=1, routed)           0.811    16.857    prealpha/data_memory/out0_i_27__6_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  prealpha/data_memory/out0_i_23/O
                         net (fo=1, routed)           0.000    16.981    prealpha/data_memory/out0_i_23_n_0
    SLICE_X45Y93         MUXF7 (Prop_muxf7_I0_O)      0.238    17.219 r  prealpha/data_memory/out0_i_13/O
                         net (fo=1, routed)           0.573    17.792    prealpha/wdsel_mux_gen_0[8].wdsel_mux/out0_i_13_n_0_alias
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.298    18.090 r  prealpha/wdsel_mux_gen_0[8].wdsel_mux/out0_comp/O
                         net (fo=8, routed)           0.886    18.976    prealpha/regfile/base_reg/mem_reg[2][15]_1[8]
    SLICE_X46Y92         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.437    14.841    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[5][8]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y92         FDRE (Setup_fdre_C_D)       -0.013    15.051    prealpha/regfile/base_reg/mem_reg[5][8]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 -3.925    

Slack (VIOLATED) :        -3.879ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.752ns  (logic 2.780ns (20.215%)  route 10.972ns (79.785%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.184    15.856    prealpha/data_memory/M_alu_out[0]
    SLICE_X50Y87         LUT6 (Prop_lut6_I4_O)        0.124    15.980 r  prealpha/data_memory/out0_i_22__10/O
                         net (fo=1, routed)           0.941    16.921    prealpha/data_memory/out0_i_22__10_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.124    17.045 r  prealpha/data_memory/out0_i_15__0/O
                         net (fo=1, routed)           0.000    17.045    prealpha/data_memory/out0_i_15__0_n_0
    SLICE_X53Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    17.257 r  prealpha/data_memory/out0_i_9/O
                         net (fo=1, routed)           0.767    18.024    prealpha/wdsel_mux_gen_0[13].wdsel_mux/out0_i_9_n_0_alias
    SLICE_X53Y91         LUT5 (Prop_lut5_I4_O)        0.299    18.323 r  prealpha/wdsel_mux_gen_0[13].wdsel_mux/out0_comp/O
                         net (fo=8, routed)           0.571    18.894    prealpha/regfile/base_reg/mem_reg[2][15]_1[13]
    SLICE_X53Y92         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.441    14.845    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[4][13]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X53Y92         FDRE (Setup_fdre_C_D)       -0.067    15.015    prealpha/regfile/base_reg/mem_reg[4][13]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -18.894    
  -------------------------------------------------------------------
                         slack                                 -3.879    

Slack (VIOLATED) :        -3.873ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.749ns  (logic 2.780ns (20.220%)  route 10.969ns (79.780%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.457    16.129    prealpha/data_memory/M_alu_out[0]
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.253 r  prealpha/data_memory/out0_i_29__12/O
                         net (fo=1, routed)           0.812    17.065    prealpha/data_memory/out0_i_29__12_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    17.189 r  prealpha/data_memory/out0_i_10__11/O
                         net (fo=1, routed)           0.000    17.189    prealpha/data_memory/out0_i_10__11_n_0
    SLICE_X52Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    17.403 r  prealpha/data_memory/out0_i_3__14/O
                         net (fo=1, routed)           0.465    17.868    prealpha/wdsel_mux_gen_0[15].wdsel_mux/mem_reg[2][15]_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.297    18.165 r  prealpha/wdsel_mux_gen_0[15].wdsel_mux/out0/O
                         net (fo=8, routed)           0.726    18.891    prealpha/regfile/base_reg/mem_reg[2][15]_1[15]
    SLICE_X57Y85         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.438    14.842    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[5][15]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y85         FDRE (Setup_fdre_C_D)       -0.047    15.018    prealpha/regfile/base_reg/mem_reg[5][15]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 -3.873    

Slack (VIOLATED) :        -3.871ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.762ns  (logic 2.780ns (20.201%)  route 10.982ns (79.799%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.289    15.960    prealpha/data_memory/M_alu_out[0]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  prealpha/data_memory/out0_i_20__0/O
                         net (fo=1, routed)           0.801    16.885    prealpha/data_memory/out0_i_20__0_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I1_O)        0.124    17.009 r  prealpha/data_memory/out0_i_8__1/O
                         net (fo=1, routed)           0.000    17.009    prealpha/data_memory/out0_i_8__1_n_0
    SLICE_X52Y86         MUXF7 (Prop_muxf7_I1_O)      0.214    17.223 r  prealpha/data_memory/out0_i_2__3/O
                         net (fo=1, routed)           0.580    17.803    prealpha/wdsel_mux_gen_0[2].wdsel_mux/mem_reg[2][2]
    SLICE_X53Y86         LUT5 (Prop_lut5_I2_O)        0.297    18.100 r  prealpha/wdsel_mux_gen_0[2].wdsel_mux/out0/O
                         net (fo=10, routed)          0.804    18.904    prealpha/regfile/base_reg/mem_reg[2][15]_1[2]
    SLICE_X50Y85         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.437    14.841    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[7][2]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)       -0.045    15.033    prealpha/regfile/base_reg/mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -18.904    
  -------------------------------------------------------------------
                         slack                                 -3.871    

Slack (VIOLATED) :        -3.858ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 2.780ns (20.232%)  route 10.960ns (79.768%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.257    15.928    prealpha/data_memory/M_alu_out[0]
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.052 r  prealpha/data_memory/out0_i_28__8/O
                         net (fo=1, routed)           0.803    16.855    prealpha/data_memory/out0_i_28__8_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.979 r  prealpha/data_memory/out0_i_10__7/O
                         net (fo=1, routed)           0.000    16.979    prealpha/data_memory/out0_i_10__7_n_0
    SLICE_X46Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    17.193 r  prealpha/data_memory/out0_i_3__10/O
                         net (fo=1, routed)           0.717    17.910    prealpha/wdsel_mux_gen_0[10].wdsel_mux/mem_reg[2][10]_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.297    18.207 r  prealpha/wdsel_mux_gen_0[10].wdsel_mux/out0/O
                         net (fo=8, routed)           0.675    18.882    prealpha/regfile/base_reg/mem_reg[2][15]_1[10]
    SLICE_X57Y85         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.438    14.842    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[5][10]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y85         FDRE (Setup_fdre_C_D)       -0.040    15.025    prealpha/regfile/base_reg/mem_reg[5][10]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                 -3.858    

Slack (VIOLATED) :        -3.857ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.742ns  (logic 2.780ns (20.230%)  route 10.962ns (79.770%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.558     5.142    prealpha/pc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  prealpha/pc/M_pc_reg_q_reg[6]/Q
                         net (fo=53, routed)          1.288     6.948    prealpha/instr_mem_unit/M_pc_ia[6]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.072 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15/O
                         net (fo=1, routed)           0.000     7.072    prealpha/instr_mem_unit/M_pc_reg_q[6]_i_15_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     7.284 r  prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8/O
                         net (fo=1, routed)           0.595     7.879    prealpha/instr_mem_unit/M_pc_reg_q_reg[6]_i_8_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.299     8.178 r  prealpha/instr_mem_unit/M_pc_reg_q[6]_i_4/O
                         net (fo=67, routed)          0.733     8.911    prealpha/pc/M_instr_mem_unit_id[6]
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  prealpha/pc/out0_i_15/O
                         net (fo=33, routed)          0.692     9.727    prealpha/pc/out0_i_15_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.851 r  prealpha/pc/out0_i_6__12/O
                         net (fo=1, routed)           0.590    10.441    prealpha/pc/out0_i_6__12_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.124    10.565 r  prealpha/pc/out0_i_1__2/O
                         net (fo=8, routed)           1.480    12.045    prealpha/pc/mem_reg[7][8][0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  prealpha/pc/out0_i_56/O
                         net (fo=2, routed)           0.718    12.887    prealpha/pc/out0_i_56_n_0
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  prealpha/pc/out0_i_24__14/O
                         net (fo=2, routed)           0.830    13.840    prealpha/pc/out0_i_24__14_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.964 r  prealpha/pc/out0_i_8__13/O
                         net (fo=2, routed)           0.583    14.547    prealpha/pc/out0_i_8__13_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  prealpha/pc/out0_i_1__14/O
                         net (fo=300, routed)         1.230    15.901    prealpha/data_memory/M_alu_out[0]
    SLICE_X53Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.025 r  prealpha/data_memory/out0_i_21__8/O
                         net (fo=1, routed)           0.920    16.946    prealpha/data_memory/out0_i_21__8_n_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.070 r  prealpha/data_memory/out0_i_8__8/O
                         net (fo=1, routed)           0.000    17.070    prealpha/data_memory/out0_i_8__8_n_0
    SLICE_X56Y87         MUXF7 (Prop_muxf7_I1_O)      0.214    17.284 r  prealpha/data_memory/out0_i_2__9/O
                         net (fo=1, routed)           0.577    17.860    prealpha/wdsel_mux_gen_0[11].wdsel_mux/mem_reg[2][11]
    SLICE_X57Y88         LUT5 (Prop_lut5_I2_O)        0.297    18.157 r  prealpha/wdsel_mux_gen_0[11].wdsel_mux/out0/O
                         net (fo=8, routed)           0.727    18.884    prealpha/regfile/base_reg/mem_reg[2][15]_1[11]
    SLICE_X57Y90         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        1.441    14.845    prealpha/regfile/base_reg/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  prealpha/regfile/base_reg/mem_reg[3][11]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)       -0.040    15.028    prealpha/regfile/base_reg/mem_reg[3][11]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -18.884    
  -------------------------------------------------------------------
                         slack                                 -3.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.554     1.498    prealpha/joystick_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[9]/Q
                         net (fo=8, routed)           0.121     1.760    prealpha/joystick_regulator/regulator/conditioner/M_counter_q_0[9]
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.048     1.808 r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.808    prealpha/joystick_regulator/regulator/conditioner/M_counter_q[12]_i_1__1_n_0
    SLICE_X50Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.822     2.012    prealpha/joystick_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[12]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.131     1.642    prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/M_counter_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.553     1.497    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  prealpha/joystick_regulator/regulator/M_counter_q_reg[11]/Q
                         net (fo=7, routed)           0.121     1.759    prealpha/joystick_regulator/regulator/M_counter_q[11]
    SLICE_X56Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  prealpha/joystick_regulator/regulator/M_counter_q[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.804    prealpha/joystick_regulator/regulator/M_counter_q[12]_i_1__2_n_0
    SLICE_X56Y75         FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.818     2.008    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[12]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.120     1.630    prealpha/joystick_regulator/regulator/M_counter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.554     1.498    prealpha/joystick_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[9]/Q
                         net (fo=8, routed)           0.121     1.760    prealpha/joystick_regulator/regulator/conditioner/M_counter_q_0[9]
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    prealpha/joystick_regulator/regulator/conditioner/M_counter_q[11]_i_1__1_n_0
    SLICE_X50Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.822     2.012    prealpha/joystick_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[11]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.120     1.631    prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.414%)  route 0.214ns (56.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.554     1.498    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.214     1.876    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg_n_0_[0]
    SLICE_X52Y74         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.818     2.008    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/clk_IBUF_BUFG
    SLICE_X52Y74         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/CLK
                         clock pessimism             -0.501     1.508    
    SLICE_X52Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.691    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.557     1.501    prealpha/button_regulator/regulator/clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  prealpha/button_regulator/regulator/M_counter_q_reg[14]/Q
                         net (fo=7, routed)           0.134     1.775    prealpha/button_regulator/regulator/conditioner/Q[14]
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.820 r  prealpha/button_regulator/regulator/conditioner/M_counter_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    prealpha/button_regulator/regulator/M_counter_select_out[15]
    SLICE_X52Y68         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.825     2.015    prealpha/button_regulator/regulator/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[15]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.120     1.634    prealpha/button_regulator/regulator/M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.561     1.505    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/Q
                         net (fo=5, routed)           0.083     1.752    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/Q[20]
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_counter_q[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    prealpha/button_regulator/regulator/conditioner/M_counter_select_out[23]
    SLICE_X55Y62         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.830     2.020    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.092     1.610    prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.561     1.505    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/Q
                         net (fo=5, routed)           0.084     1.753    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/Q[20]
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_counter_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    prealpha/button_regulator/regulator/conditioner/M_counter_select_out[22]
    SLICE_X55Y62         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.830     2.020    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.091     1.609    prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/M_counter_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.557     1.501    prealpha/button_regulator/regulator/clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  prealpha/button_regulator/regulator/M_counter_q_reg[14]/Q
                         net (fo=7, routed)           0.138     1.779    prealpha/button_regulator/regulator/conditioner/Q[14]
    SLICE_X52Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  prealpha/button_regulator/regulator/conditioner/M_counter_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    prealpha/button_regulator/regulator/M_counter_select_out[16]
    SLICE_X52Y68         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.825     2.015    prealpha/button_regulator/regulator/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[16]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.121     1.635    prealpha/button_regulator/regulator/M_counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.755%)  route 0.173ns (48.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.554     1.498    prealpha/joystick_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[21]/Q
                         net (fo=4, routed)           0.173     1.812    prealpha/joystick_regulator/regulator/conditioner/M_counter_q_0[21]
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q[23]_i_2__0/O
                         net (fo=1, routed)           0.000     1.857    prealpha/joystick_regulator/regulator/conditioner/M_counter_q[23]_i_2__0_n_0
    SLICE_X50Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.822     2.012    prealpha/joystick_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[23]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121     1.654    prealpha/joystick_regulator/regulator/conditioner/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 prealpha/input_printer/slowclock/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/input_printer/slowclock/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.579     1.523    prealpha/input_printer/slowclock/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  prealpha/input_printer/slowclock/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  prealpha/input_printer/slowclock/M_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.082     1.733    prealpha/input_printer/slowclock/M_ctr_q_reg_n_0_[4]
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.099     1.832 r  prealpha/input_printer/slowclock/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    prealpha/input_printer/slowclock/M_ctr_d[5]
    SLICE_X61Y75         FDRE                                         r  prealpha/input_printer/slowclock/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1360, routed)        0.845     2.035    prealpha/input_printer/slowclock/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  prealpha/input_printer/slowclock/M_ctr_q_reg[5]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.092     1.615    prealpha/input_printer/slowclock/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y90   prealpha/data_memory/mem_reg[15][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y90   prealpha/data_memory/mem_reg[15][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y90   prealpha/data_memory/mem_reg[15][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y85   prealpha/data_memory/mem_reg[15][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y85   prealpha/data_memory/mem_reg[15][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y90   prealpha/data_memory/mem_reg[15][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y85   prealpha/data_memory/mem_reg[15][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y87   prealpha/data_memory/mem_reg[15][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y87   prealpha/data_memory/mem_reg[15][8]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y90   reset_cond/M_stage_q_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y59   prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y90   reset_cond/M_stage_q_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y59   prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y90   reset_cond/M_stage_q_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y74   prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y59   prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl4/CLK



