Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 24 02:42:17 2023
| Host         : Chan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file laser_receiver_block_wrapper_timing_summary_routed.rpt -pb laser_receiver_block_wrapper_timing_summary_routed.pb -rpx laser_receiver_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : laser_receiver_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  16          
HPDR-2     Warning   Port pin INOUT inconsistency      12          
TIMING-16  Warning   Large setup violation             256         
TIMING-18  Warning   Missing input or output delay     30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.749    -2827.686                    256                 3828        0.040        0.000                      0                 3828        4.020        0.000                       0                  2041  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.749    -2827.686                    256                 3828        0.040        0.000                      0                 3828        4.020        0.000                       0                  2041  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          256  Failing Endpoints,  Worst Slack      -11.749ns,  Total Violation    -2827.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.749ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.107ns  (logic 12.252ns (58.047%)  route 8.855ns (41.953%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.935     3.229    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y40          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.435 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/PCOUT[11]
                         net (fo=1, routed)           0.002     7.437    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2_n_142
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[9])
                                                      1.518     8.955 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[9]
                         net (fo=13, routed)          1.216    10.170    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1_n_96
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.149    10.319 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    10.965    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4_n_0
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.332    11.297 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.297    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.829 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.829    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.943 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.943    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.057 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.057    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.280 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4/O[0]
                         net (fo=2, routed)           0.803    13.084    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4_n_7
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.325    13.409 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4/O
                         net (fo=2, routed)           0.607    14.015    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.355    14.370 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8/O
                         net (fo=1, routed)           0.000    14.370    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.883 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.883    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.198 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4/O[3]
                         net (fo=17, routed)          0.714    15.912    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4_n_4
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.307    16.219 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1/O
                         net (fo=1, routed)           0.661    16.881    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.266 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.600 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1/O[1]
                         net (fo=3, routed)           0.538    18.137    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.303    18.440 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4/O
                         net (fo=1, routed)           0.686    19.126    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.652 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.653    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2/O[2]
                         net (fo=3, routed)           0.872    20.764    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_5
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.302    21.066 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.066    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.616 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.617    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.774 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4/CO[1]
                         net (fo=16, routed)          0.802    22.576    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.329    22.905 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_3/O
                         net (fo=1, routed)           0.585    23.489    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[2]
    SLICE_X39Y97         LUT6 (Prop_lut6_I2_O)        0.124    23.613 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1/O
                         net (fo=4, routed)           0.722    24.335    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[2]
    SLICE_X37Y97         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.480    12.659    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X37Y97         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)       -0.047    12.587    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -24.335    
  -------------------------------------------------------------------
                         slack                                -11.749    

Slack (VIOLATED) :        -11.669ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.357ns  (logic 12.095ns (56.632%)  route 9.262ns (43.368%))
  Logic Levels:           23  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.728     3.022    laser_receiver_block_i/low_pass_filter_0/inst/clk
    DSP48_X2Y28          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.228 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.230    laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1_n_142
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.748 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.378    10.126    laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1_n_97
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154    10.280 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.688    10.968    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I3_O)        0.327    11.295 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.295    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.696 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.696    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.810 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.810    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.924    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.038    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__3_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.152    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__4_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.486 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__5/O[1]
                         net (fo=2, routed)           0.613    13.099    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__5_n_6
    SLICE_X34Y73         LUT3 (Prop_lut3_I0_O)        0.295    13.394 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=2, routed)           0.825    14.219    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    14.943 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.943    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.258 f  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.882    16.140    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__5_n_4
    SLICE_X33Y76         LUT3 (Prop_lut3_I0_O)        0.307    16.447 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.723    17.171    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.567 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.567    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.786 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__2/O[0]
                         net (fo=3, routed)           0.621    18.406    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__2_n_7
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.295    18.701 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1_i_1/O
                         net (fo=1, routed)           0.650    19.351    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.736 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.736    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.070 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__2/O[1]
                         net (fo=3, routed)           0.731    20.801    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__2_n_6
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.303    21.104 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3_i_8/O
                         net (fo=1, routed)           0.000    21.104    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3_i_8_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.617 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.009    21.626    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.783 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.743    22.526    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__4_n_2
    SLICE_X35Y78         LUT5 (Prop_lut5_I1_O)        0.332    22.858 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_2/O
                         net (fo=1, routed)           0.743    23.601    laser_receiver_block_i/low_pass_filter_0/inst/y_delay01_in[13]
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.124    23.725 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1/O
                         net (fo=4, routed)           0.654    24.379    laser_receiver_block_i/low_pass_filter_0/inst/p_0_in[13]
    SLICE_X34Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.469    12.648    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X34Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)       -0.013    12.710    laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                -11.669    

Slack (VIOLATED) :        -11.561ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.931ns  (logic 12.252ns (58.535%)  route 8.679ns (41.465%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.935     3.229    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y40          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.435 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/PCOUT[11]
                         net (fo=1, routed)           0.002     7.437    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2_n_142
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[9])
                                                      1.518     8.955 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[9]
                         net (fo=13, routed)          1.216    10.170    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1_n_96
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.149    10.319 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    10.965    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4_n_0
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.332    11.297 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.297    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.829 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.829    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.943 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.943    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.057 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.057    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.280 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4/O[0]
                         net (fo=2, routed)           0.803    13.084    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4_n_7
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.325    13.409 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4/O
                         net (fo=2, routed)           0.607    14.015    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.355    14.370 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8/O
                         net (fo=1, routed)           0.000    14.370    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.883 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.883    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.198 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4/O[3]
                         net (fo=17, routed)          0.714    15.912    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4_n_4
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.307    16.219 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1/O
                         net (fo=1, routed)           0.661    16.881    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.266 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.600 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1/O[1]
                         net (fo=3, routed)           0.538    18.137    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.303    18.440 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4/O
                         net (fo=1, routed)           0.686    19.126    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.652 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.653    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2/O[2]
                         net (fo=3, routed)           0.872    20.764    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_5
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.302    21.066 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.066    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.616 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.617    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.774 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4/CO[1]
                         net (fo=16, routed)          0.855    22.628    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2
    SLICE_X40Y98         LUT5 (Prop_lut5_I1_O)        0.329    22.957 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_3/O
                         net (fo=1, routed)           0.876    23.834    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[6]
    SLICE_X35Y98         LUT6 (Prop_lut6_I2_O)        0.124    23.958 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1/O
                         net (fo=4, routed)           0.202    24.159    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[6]
    SLICE_X34Y98         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.481    12.660    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X34Y98         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)       -0.036    12.599    laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -24.159    
  -------------------------------------------------------------------
                         slack                                -11.561    

Slack (VIOLATED) :        -11.548ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.873ns  (logic 12.146ns (58.190%)  route 8.727ns (41.810%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.934     3.228    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y42          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     7.434 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/PCOUT[16]
                         net (fo=1, routed)           0.002     7.436    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0_n_137
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[16]_P[5])
                                                      1.518     8.954 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[5]
                         net (fo=14, routed)          1.330    10.284    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0_n_100
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.154    10.438 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.127    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.327    11.454 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.454    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.855 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.855    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.969    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.282 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2/O[3]
                         net (fo=2, routed)           0.826    13.108    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2_n_4
    SLICE_X38Y106        LUT3 (Prop_lut3_I0_O)        0.335    13.443 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_1/O
                         net (fo=2, routed)           0.708    14.151    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_1_n_0
    SLICE_X38Y106        LUT4 (Prop_lut4_I3_O)        0.331    14.482 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.482    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_5_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.858 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.858    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.975 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.975    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.298 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3/O[1]
                         net (fo=18, routed)          0.760    16.058    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3_n_6
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.306    16.364 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1/O
                         net (fo=1, routed)           0.631    16.996    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.381 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry/CO[3]
                         net (fo=1, routed)           0.000    17.381    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.715 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0/O[1]
                         net (fo=4, routed)           0.472    18.186    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0_n_6
    SLICE_X40Y104        LUT3 (Prop_lut3_I0_O)        0.303    18.489 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4/O
                         net (fo=1, routed)           0.844    19.333    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.859 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.859    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.973    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.195 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2/O[0]
                         net (fo=3, routed)           0.641    20.836    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2_n_7
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.299    21.135 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8/O
                         net (fo=1, routed)           0.000    21.135    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.667 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.667    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.824 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.680    22.504    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4_n_2
    SLICE_X39Y97         LUT5 (Prop_lut5_I1_O)        0.329    22.833 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_4/O
                         net (fo=1, routed)           0.800    23.634    laser_receiver_block_i/low_pass_filter_1/inst/y_delay00_in[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.758 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.343    24.100    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[0]
    SLICE_X35Y96         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.480    12.659    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X35Y96         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)       -0.081    12.553    laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -24.100    
  -------------------------------------------------------------------
                         slack                                -11.548    

Slack (VIOLATED) :        -11.538ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.931ns  (logic 12.252ns (58.535%)  route 8.679ns (41.465%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.935     3.229    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y40          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.435 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/PCOUT[11]
                         net (fo=1, routed)           0.002     7.437    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2_n_142
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[9])
                                                      1.518     8.955 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[9]
                         net (fo=13, routed)          1.216    10.170    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1_n_96
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.149    10.319 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    10.965    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4_n_0
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.332    11.297 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.297    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.829 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.829    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.943 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.943    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.057 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.057    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.280 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4/O[0]
                         net (fo=2, routed)           0.803    13.084    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4_n_7
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.325    13.409 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4/O
                         net (fo=2, routed)           0.607    14.015    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.355    14.370 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8/O
                         net (fo=1, routed)           0.000    14.370    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.883 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.883    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.198 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4/O[3]
                         net (fo=17, routed)          0.714    15.912    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4_n_4
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.307    16.219 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1/O
                         net (fo=1, routed)           0.661    16.881    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.266 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.600 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1/O[1]
                         net (fo=3, routed)           0.538    18.137    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.303    18.440 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4/O
                         net (fo=1, routed)           0.686    19.126    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.652 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.653    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2/O[2]
                         net (fo=3, routed)           0.872    20.764    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_5
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.302    21.066 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.066    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.616 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.617    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.774 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4/CO[1]
                         net (fo=16, routed)          0.855    22.628    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2
    SLICE_X40Y98         LUT5 (Prop_lut5_I1_O)        0.329    22.957 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_3/O
                         net (fo=1, routed)           0.876    23.834    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[6]
    SLICE_X35Y98         LUT6 (Prop_lut6_I2_O)        0.124    23.958 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1/O
                         net (fo=4, routed)           0.202    24.159    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[6]
    SLICE_X34Y98         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.481    12.660    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X34Y98         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_1/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)       -0.013    12.622    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -24.159    
  -------------------------------------------------------------------
                         slack                                -11.538    

Slack (VIOLATED) :        -11.537ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.202ns  (logic 12.252ns (57.787%)  route 8.950ns (42.213%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.935     3.229    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y40          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.435 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/PCOUT[11]
                         net (fo=1, routed)           0.002     7.437    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2_n_142
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[9])
                                                      1.518     8.955 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[9]
                         net (fo=13, routed)          1.216    10.170    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1_n_96
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.149    10.319 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    10.965    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4_n_0
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.332    11.297 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.297    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.829 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.829    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.943 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.943    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.057 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.057    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.280 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4/O[0]
                         net (fo=2, routed)           0.803    13.084    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4_n_7
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.325    13.409 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4/O
                         net (fo=2, routed)           0.607    14.015    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.355    14.370 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8/O
                         net (fo=1, routed)           0.000    14.370    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.883 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.883    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.198 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4/O[3]
                         net (fo=17, routed)          0.714    15.912    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4_n_4
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.307    16.219 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1/O
                         net (fo=1, routed)           0.661    16.881    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.266 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.600 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1/O[1]
                         net (fo=3, routed)           0.538    18.137    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.303    18.440 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4/O
                         net (fo=1, routed)           0.686    19.126    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.652 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.653    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2/O[2]
                         net (fo=3, routed)           0.872    20.764    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_5
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.302    21.066 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.066    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.616 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.617    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.774 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4/CO[1]
                         net (fo=16, routed)          0.739    22.512    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.329    22.841 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_3/O
                         net (fo=1, routed)           0.873    23.714    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[12]
    SLICE_X35Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.838 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1/O
                         net (fo=4, routed)           0.592    24.430    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[12]
    SLICE_X35Y101        FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.655    12.834    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X35Y101        FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp/C
                         clock pessimism              0.280    13.114    
                         clock uncertainty           -0.154    12.960    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)       -0.066    12.894    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -24.430    
  -------------------------------------------------------------------
                         slack                                -11.537    

Slack (VIOLATED) :        -11.533ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.882ns  (logic 12.146ns (58.165%)  route 8.736ns (41.834%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.934     3.228    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y42          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     7.434 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/PCOUT[16]
                         net (fo=1, routed)           0.002     7.436    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0_n_137
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[16]_P[5])
                                                      1.518     8.954 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[5]
                         net (fo=14, routed)          1.330    10.284    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0_n_100
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.154    10.438 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.127    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.327    11.454 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.454    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.855 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.855    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.969    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.282 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2/O[3]
                         net (fo=2, routed)           0.826    13.108    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2_n_4
    SLICE_X38Y106        LUT3 (Prop_lut3_I0_O)        0.335    13.443 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_1/O
                         net (fo=2, routed)           0.708    14.151    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_1_n_0
    SLICE_X38Y106        LUT4 (Prop_lut4_I3_O)        0.331    14.482 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.482    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_5_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.858 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.858    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.975 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.975    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.298 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3/O[1]
                         net (fo=18, routed)          0.760    16.058    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3_n_6
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.306    16.364 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1/O
                         net (fo=1, routed)           0.631    16.996    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.381 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry/CO[3]
                         net (fo=1, routed)           0.000    17.381    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.715 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0/O[1]
                         net (fo=4, routed)           0.472    18.186    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0_n_6
    SLICE_X40Y104        LUT3 (Prop_lut3_I0_O)        0.303    18.489 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4/O
                         net (fo=1, routed)           0.844    19.333    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.859 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.859    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.973    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.195 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2/O[0]
                         net (fo=3, routed)           0.641    20.836    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2_n_7
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.299    21.135 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8/O
                         net (fo=1, routed)           0.000    21.135    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.667 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.667    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.824 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.680    22.504    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4_n_2
    SLICE_X39Y97         LUT5 (Prop_lut5_I1_O)        0.329    22.833 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_4/O
                         net (fo=1, routed)           0.800    23.634    laser_receiver_block_i/low_pass_filter_1/inst/y_delay00_in[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.758 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.352    24.109    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[0]
    SLICE_X35Y97         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.481    12.660    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X35Y97         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)       -0.058    12.577    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -24.109    
  -------------------------------------------------------------------
                         slack                                -11.533    

Slack (VIOLATED) :        -11.525ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.202ns  (logic 12.252ns (57.787%)  route 8.950ns (42.213%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.935     3.229    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y40          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.435 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/PCOUT[11]
                         net (fo=1, routed)           0.002     7.437    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2_n_142
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[9])
                                                      1.518     8.955 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1/P[9]
                         net (fo=13, routed)          1.216    10.170    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1_n_96
    SLICE_X37Y98         LUT3 (Prop_lut3_I2_O)        0.149    10.319 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    10.965    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_4_n_0
    SLICE_X37Y99         LUT4 (Prop_lut4_I3_O)        0.332    11.297 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.297    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_i_8_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.829 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.829    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.943 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.943    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__2_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.057 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.057    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__3_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.280 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4/O[0]
                         net (fo=2, routed)           0.803    13.084    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__1_carry__4_n_7
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.325    13.409 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4/O
                         net (fo=2, routed)           0.607    14.015    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_4_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I3_O)        0.355    14.370 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8/O
                         net (fo=1, routed)           0.000    14.370    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_i_8_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.883 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.883    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__3_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.198 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4/O[3]
                         net (fo=17, routed)          0.714    15.912    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__87_carry__4_n_4
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.307    16.219 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1/O
                         net (fo=1, routed)           0.661    16.881    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_i_1_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.266 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__0_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.600 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1/O[1]
                         net (fo=3, routed)           0.538    18.137    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__164_carry__1_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.303    18.440 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4/O
                         net (fo=1, routed)           0.686    19.126    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_i_4_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.652 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1/CO[3]
                         net (fo=1, routed)           0.001    19.653    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.892 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2/O[2]
                         net (fo=3, routed)           0.872    20.764    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__223_carry__2_n_5
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.302    21.066 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7/O
                         net (fo=1, routed)           0.000    21.066    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_i_7_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.616 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.617    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.774 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4/CO[1]
                         net (fo=16, routed)          0.739    22.512    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__277_carry__4_n_2
    SLICE_X38Y101        LUT5 (Prop_lut5_I1_O)        0.329    22.841 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_3/O
                         net (fo=1, routed)           0.873    23.714    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0[12]
    SLICE_X35Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.838 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1/O
                         net (fo=4, routed)           0.592    24.430    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[12]
    SLICE_X35Y101        FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.655    12.834    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X35Y101        FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp_1/C
                         clock pessimism              0.280    13.114    
                         clock uncertainty           -0.154    12.960    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)       -0.054    12.906    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -24.430    
  -------------------------------------------------------------------
                         slack                                -11.525    

Slack (VIOLATED) :        -11.524ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.196ns  (logic 12.095ns (57.062%)  route 9.101ns (42.938%))
  Logic Levels:           23  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.728     3.022    laser_receiver_block_i/low_pass_filter_0/inst/clk
    DSP48_X2Y28          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.228 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.230    laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1_n_142
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.748 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.378    10.126    laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__1_n_97
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154    10.280 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.688    10.968    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I3_O)        0.327    11.295 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.295    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.696 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.696    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__0_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.810 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.810    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.924    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.038    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__3_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.152    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__4_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.486 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__5/O[1]
                         net (fo=2, routed)           0.613    13.099    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__707_carry__5_n_6
    SLICE_X34Y73         LUT3 (Prop_lut3_I0_O)        0.295    13.394 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4_i_3/O
                         net (fo=2, routed)           0.825    14.219    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    14.943 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.943    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__4_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.258 f  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.882    16.140    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__793_carry__5_n_4
    SLICE_X33Y76         LUT3 (Prop_lut3_I0_O)        0.307    16.447 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1_i_1/O
                         net (fo=1, routed)           0.723    17.171    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.567 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.567    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.786 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__2/O[0]
                         net (fo=3, routed)           0.621    18.406    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__870_carry__2_n_7
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.295    18.701 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1_i_1/O
                         net (fo=1, routed)           0.650    19.351    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.736 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.736    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.070 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__2/O[1]
                         net (fo=3, routed)           0.731    20.801    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__929_carry__2_n_6
    SLICE_X36Y74         LUT4 (Prop_lut4_I2_O)        0.303    21.104 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3_i_8/O
                         net (fo=1, routed)           0.000    21.104    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3_i_8_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.617 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.009    21.626    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.783 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.743    22.526    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__983_carry__4_n_2
    SLICE_X35Y78         LUT5 (Prop_lut5_I1_O)        0.332    22.858 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_2/O
                         net (fo=1, routed)           0.743    23.601    laser_receiver_block_i/low_pass_filter_0/inst/y_delay01_in[13]
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.124    23.725 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1/O
                         net (fo=4, routed)           0.493    24.218    laser_receiver_block_i/low_pass_filter_0/inst/p_0_in[13]
    SLICE_X32Y80         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.468    12.647    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X32Y80         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_1/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)       -0.028    12.694    laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -24.218    
  -------------------------------------------------------------------
                         slack                                -11.524    

Slack (VIOLATED) :        -11.483ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.844ns  (logic 12.146ns (58.271%)  route 8.698ns (41.729%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.934     3.228    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y42          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     7.434 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/PCOUT[16]
                         net (fo=1, routed)           0.002     7.436    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0_n_137
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[16]_P[5])
                                                      1.518     8.954 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[5]
                         net (fo=14, routed)          1.330    10.284    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0_n_100
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.154    10.438 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.127    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.327    11.454 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.454    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.855 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.855    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.969 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.969    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.282 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2/O[3]
                         net (fo=2, routed)           0.826    13.108    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2_n_4
    SLICE_X38Y106        LUT3 (Prop_lut3_I0_O)        0.335    13.443 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_1/O
                         net (fo=2, routed)           0.708    14.151    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_1_n_0
    SLICE_X38Y106        LUT4 (Prop_lut4_I3_O)        0.331    14.482 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.482    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_i_5_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.858 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.858    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.975 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.975    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.298 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3/O[1]
                         net (fo=18, routed)          0.760    16.058    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3_n_6
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.306    16.364 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1/O
                         net (fo=1, routed)           0.631    16.996    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.381 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry/CO[3]
                         net (fo=1, routed)           0.000    17.381    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.715 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0/O[1]
                         net (fo=4, routed)           0.472    18.186    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0_n_6
    SLICE_X40Y104        LUT3 (Prop_lut3_I0_O)        0.303    18.489 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4/O
                         net (fo=1, routed)           0.844    19.333    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.859 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.859    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.973    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.195 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2/O[0]
                         net (fo=3, routed)           0.641    20.836    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2_n_7
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.299    21.135 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8/O
                         net (fo=1, routed)           0.000    21.135    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.667 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.667    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.824 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.771    22.596    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4_n_2
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.329    22.925 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_4/O
                         net (fo=1, routed)           0.664    23.588    laser_receiver_block_i/low_pass_filter_1/inst/y_delay00_in[7]
    SLICE_X40Y96         LUT6 (Prop_lut6_I5_O)        0.124    23.712 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1/O
                         net (fo=4, routed)           0.359    24.071    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[7]
    SLICE_X45Y96         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.478    12.657    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X45Y96         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1_psdsp/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X45Y96         FDRE (Setup_fdre_C_D)       -0.043    12.589    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -24.071    
  -------------------------------------------------------------------
                         slack                                -11.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.146%)  route 0.216ns (56.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.550     0.886    laser_receiver_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.216     1.266    laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[7]
    SLICE_X48Y91         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.823     1.189    laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.072     1.226    laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.429%)  route 0.327ns (66.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.577     0.913    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y99         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=4, routed)           0.327     1.403    laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[6]
    SLICE_X31Y109        FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.929     1.295    laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y109        FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.070     1.330    laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.932%)  route 0.334ns (67.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.577     0.913    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y99         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=5, routed)           0.334     1.411    laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X31Y109        FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.929     1.295    laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y109        FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.070     1.330    laser_receiver_block_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.656     0.992    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.181     1.337    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X28Y99         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.845     1.211    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.748%)  route 0.179ns (52.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.634     0.970    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y103        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=20, routed)          0.179     1.313    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X49Y103        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.910     1.276    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y103        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_R)        -0.018     1.219    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.748%)  route 0.179ns (52.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.634     0.970    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y103        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=20, routed)          0.179     1.313    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X49Y103        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.910     1.276    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y103        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_R)        -0.018     1.219    laser_receiver_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.319%)  route 0.264ns (58.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.637     0.973    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y104        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/Q
                         net (fo=14, routed)          0.264     1.378    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/sample_Point
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.045     1.423 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_2/O
                         net (fo=1, routed)           0.000     1.423    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/serial_to_Par[8]
    SLICE_X51Y101        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.907     1.273    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y101        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.092     1.326    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.207%)  route 0.183ns (52.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.552     0.888    laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y94         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=85, routed)          0.183     1.235    laser_receiver_block_i/axi_gpio_1/U0/bus2ip_reset
    SLICE_X48Y90         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.823     1.189    laser_receiver_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_R)        -0.018     1.136    laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.972%)  route 0.279ns (60.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.548     0.884    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y85         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[9]/Q
                         net (fo=1, routed)           0.279     1.304    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[9]
    SLICE_X48Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3[25]_i_1/O
                         net (fo=1, routed)           0.000     1.349    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[9]
    SLICE_X48Y88         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.822     1.188    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y88         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092     1.245    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.554     0.890    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].reg3_reg[29]/Q
                         net (fo=1, routed)           0.054     1.085    laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[2]
    SLICE_X46Y89         LUT5 (Prop_lut5_I3_O)        0.045     1.130 r  laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.130    laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data[29]
    SLICE_X46Y89         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.822     1.188    laser_receiver_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     1.024    laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y72    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y75    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y75    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y72    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y75    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y72    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y103   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y103   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y103   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y103   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y101   laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.525ns (30.452%)  route 3.482ns (69.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.482     5.007    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X53Y102        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.641     2.820    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y102        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.125ns  (logic 0.124ns (5.834%)  route 2.001ns (94.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.001     2.001    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y110        LUT1 (Prop_lut1_I0_O)        0.124     2.125 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.125    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y110        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.650     2.829    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y110        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.045ns (5.094%)  route 0.838ns (94.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.838     0.838    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y110        LUT1 (Prop_lut1_I0_O)        0.045     0.883 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.883    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y110        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.908     1.274    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y110        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.292ns (15.265%)  route 1.621ns (84.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.621     1.913    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X53Y102        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.907     1.273    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y102        FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.756ns  (logic 0.518ns (18.793%)  route 2.238ns (81.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.776     3.070    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X96Y66         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.518     3.588 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/Q
                         net (fo=1, routed)           2.238     5.826    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X52Y85         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.461     2.640    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y85         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.518ns (19.196%)  route 2.181ns (80.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.768     3.062    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X98Y72         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDRE (Prop_fdre_C_Q)         0.518     3.580 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/Q
                         net (fo=1, routed)           2.181     5.761    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X52Y87         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.462     2.641    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y87         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.513ns  (logic 0.456ns (18.147%)  route 2.057ns (81.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.767     3.061    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X99Y73         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[9]/Q
                         net (fo=1, routed)           2.057     5.574    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X55Y84         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.530     2.709    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y84         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 0.456ns (18.604%)  route 1.995ns (81.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.771     3.065    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X95Y70         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y70         FDRE (Prop_fdre_C_Q)         0.456     3.521 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[11]/Q
                         net (fo=1, routed)           1.995     5.516    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X54Y87         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.532     2.711    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y87         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.374ns  (logic 0.518ns (21.817%)  route 1.856ns (78.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.770     3.064    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X94Y71         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_fdre_C_Q)         0.518     3.582 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[13]/Q
                         net (fo=1, routed)           1.856     5.438    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X54Y84         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.530     2.709    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y84         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.346ns  (logic 0.456ns (19.436%)  route 1.890ns (80.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.767     3.061    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X91Y71         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/Q
                         net (fo=1, routed)           1.890     5.407    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X50Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.458     2.637    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.284ns  (logic 0.518ns (22.677%)  route 1.766ns (77.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.771     3.065    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X94Y70         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.518     3.583 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/Q
                         net (fo=1, routed)           1.766     5.349    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X54Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.525     2.704    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.278ns  (logic 0.456ns (20.018%)  route 1.822ns (79.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.776     3.070    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X99Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_fdre_C_Q)         0.456     3.526 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[1]/Q
                         net (fo=1, routed)           1.822     5.348    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X58Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.526     2.705    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.887%)  route 1.745ns (77.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.773     3.067    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X94Y68         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68         FDRE (Prop_fdre_C_Q)         0.518     3.585 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[5]/Q
                         net (fo=1, routed)           1.745     5.330    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X58Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.526     2.705    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.518ns (22.936%)  route 1.740ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.772     3.066    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X94Y69         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDRE (Prop_fdre_C_Q)         0.518     3.584 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]/Q
                         net (fo=1, routed)           1.740     5.324    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X56Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.525     2.704    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X56Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.557     0.893    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X41Y97         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/Q
                         net (fo=1, routed)           0.152     1.186    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X43Y96         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y96         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.468%)  route 0.161ns (49.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.556     0.892    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X42Y96         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[7]/Q
                         net (fo=1, routed)           0.161     1.217    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X45Y96         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y96         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.557     0.893    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X42Y97         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[3]/Q
                         net (fo=1, routed)           0.164     1.221    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X42Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.109%)  route 0.229ns (61.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.544     0.880    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X37Y76         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[1]/Q
                         net (fo=1, routed)           0.229     1.250    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X46Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.812     1.178    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.760%)  route 0.230ns (64.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.557     0.893    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X39Y98         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/Q
                         net (fo=1, routed)           0.230     1.251    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X41Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.226%)  route 0.246ns (65.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.558     0.894    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X33Y95         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[1]/Q
                         net (fo=1, routed)           0.246     1.268    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X43Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.339%)  route 0.247ns (63.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.546     0.882    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X37Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]/Q
                         net (fo=1, routed)           0.247     1.270    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X37Y85         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.819     1.185    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y85         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.276%)  route 0.237ns (62.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.558     0.894    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X35Y96         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/Q
                         net (fo=1, routed)           0.237     1.272    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X40Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.556     0.892    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X45Y53         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[0]/Q
                         net (fo=1, routed)           0.256     1.289    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X44Y62         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.820     1.186    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y62         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.549     0.885    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X35Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]/Q
                         net (fo=1, routed)           0.281     1.306    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X41Y87         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.820     1.186    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y87         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            led_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.868ns  (logic 5.026ns (39.057%)  route 7.842ns (60.943%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           7.842     9.355    led_green_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.513    12.868 r  led_green_OBUF_inst/O
                         net (fo=0)                   0.000    12.868    led_green
    G17                                                               r  led_green (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            led_green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.730ns  (logic 1.494ns (31.590%)  route 3.236ns (68.410%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.236     3.517    led_green_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.214     4.730 r  led_green_OBUF_inst/O
                         net (fo=0)                   0.000     4.730    led_green
    G17                                                               r  led_green (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.030ns  (logic 5.467ns (36.377%)  route 9.562ns (63.623%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.937     7.711    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.146     7.857 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[0]_INST_0/O
                         net (fo=6, routed)           6.361    14.217    adc_db_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.787    18.005 r  adc_db[0]_OBUF_inst/O
                         net (fo=0)                   0.000    18.005    adc_db[0]
    T14                                                               r  adc_db[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.974ns  (logic 5.512ns (36.808%)  route 9.462ns (63.192%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.795     7.569    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I1_O)        0.152     7.721 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[2]_INST_0/O
                         net (fo=6, routed)           6.403    14.123    adc_db_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.826    17.949 r  adc_db[2]_OBUF_inst/O
                         net (fo=0)                   0.000    17.949    adc_db[2]
    U13                                                               r  adc_db[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.396ns  (logic 5.284ns (36.702%)  route 9.112ns (63.298%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.795     7.569    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I1_O)        0.124     7.693 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[1]_INST_0/O
                         net (fo=6, routed)           6.053    13.745    adc_db_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626    17.371 r  adc_db[1]_OBUF_inst/O
                         net (fo=0)                   0.000    17.371    adc_db[1]
    U12                                                               r  adc_db[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.338ns  (logic 5.283ns (36.846%)  route 9.055ns (63.154%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.937     7.711    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.835 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[3]_INST_0/O
                         net (fo=6, routed)           5.853    13.688    adc_db_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.625    17.313 r  adc_db[3]_OBUF_inst/O
                         net (fo=0)                   0.000    17.313    adc_db[3]
    V13                                                               r  adc_db[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.501ns  (logic 5.513ns (40.834%)  route 7.988ns (59.166%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.929     7.703    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.855 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[7]_INST_0/O
                         net (fo=5, routed)           4.794    12.649    adc_db_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         3.827    16.476 r  adc_db[7]_OBUF_inst/O
                         net (fo=0)                   0.000    16.476    adc_db[7]
    U17                                                               r  adc_db[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.223ns  (logic 5.243ns (39.650%)  route 7.980ns (60.350%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.790     7.564    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[10]_INST_0/O
                         net (fo=5, routed)           4.925    12.613    adc_db_OBUF[10]
    T16                  OBUF (Prop_obuf_I_O)         3.585    16.198 r  adc_db[10]_OBUF_inst/O
                         net (fo=0)                   0.000    16.198    adc_db[10]
    T16                                                               r  adc_db[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.204ns  (logic 5.291ns (40.071%)  route 7.913ns (59.929%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.929     7.703    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.827 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[4]_INST_0/O
                         net (fo=5, routed)           4.719    12.546    adc_db_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.633    16.179 r  adc_db[4]_OBUF_inst/O
                         net (fo=0)                   0.000    16.179    adc_db[4]
    V15                                                               r  adc_db[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.949ns  (logic 5.444ns (42.041%)  route 7.505ns (57.959%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.709     7.483    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.150     7.633 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[9]_INST_0/O
                         net (fo=5, routed)           4.532    12.164    adc_db_OBUF[9]
    V18                  OBUF (Prop_obuf_I_O)         3.760    15.924 r  adc_db[9]_OBUF_inst/O
                         net (fo=0)                   0.000    15.924    adc_db[9]
    V18                                                               r  adc_db[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.841ns  (logic 5.224ns (40.680%)  route 7.617ns (59.320%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.709     7.483    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.124     7.607 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[8]_INST_0/O
                         net (fo=5, routed)           4.644    12.250    adc_db_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.566    15.816 r  adc_db[8]_OBUF_inst/O
                         net (fo=0)                   0.000    15.816    adc_db[8]
    V17                                                               r  adc_db[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.830ns  (logic 5.236ns (40.812%)  route 7.594ns (59.188%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.681     2.975    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/Q
                         net (fo=29, routed)          1.255     4.748    laser_receiver_block_i/ad7606c_0/inst/state[3]
    SLICE_X27Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.872 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.872    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_i_5_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.422 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry/CO[3]
                         net (fo=1, routed)           0.009     5.431    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.545 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.545    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__0_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.659 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.659    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__1_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.773 r  laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2/CO[3]
                         net (fo=12, routed)          1.794     7.568    laser_receiver_block_i/ad7606c_0/inst/adc_db1_carry__2_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I1_O)        0.124     7.692 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[5]_INST_0/O
                         net (fo=5, routed)           4.535    12.227    adc_db_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.578    15.805 r  adc_db[5]_OBUF_inst/O
                         net (fo=0)                   0.000    15.805    adc_db[5]
    T15                                                               r  adc_db[5] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.372ns (55.742%)  route 1.089ns (44.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.574     0.910    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y87         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  laser_receiver_block_i/ad7606c_0/inst/led1_reg/Q
                         net (fo=1, routed)           1.089     2.140    led1_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.370 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.370    led1
    R14                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.399ns (56.329%)  route 1.085ns (43.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.574     0.910    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y87         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  laser_receiver_block_i/ad7606c_0/inst/led2_reg/Q
                         net (fo=1, routed)           1.085     2.135    led2_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.393 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.393    led2
    P14                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/led4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.422ns (51.154%)  route 1.358ns (48.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.575     0.911    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y88         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/led4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  laser_receiver_block_i/ad7606c_0/inst/led4_reg/Q
                         net (fo=1, routed)           1.358     2.410    led4_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.691 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     3.691    led4
    M14                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/led3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.414ns (50.653%)  route 1.377ns (49.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.575     0.911    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y88         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  laser_receiver_block_i/ad7606c_0/inst/led3_reg/Q
                         net (fo=1, routed)           1.377     2.429    led3_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.702 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    led3
    N16                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.465ns (51.266%)  route 1.393ns (48.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.552     0.888    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X52Y95         FDSE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.141     1.029 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.393     2.421    uart_rtl_0_txd_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.745 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.745    uart_rtl_0_txd
    Y16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.395ns (48.499%)  route 1.481ns (51.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.568     0.904    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/Q
                         net (fo=2, routed)           1.481     2.526    adc_cs_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.254     3.780 r  adc_cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.780    adc_cs
    Y6                                                                r  adc_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.430ns (47.543%)  route 1.578ns (52.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.565     0.901    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X27Y69         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/Q
                         net (fo=2, routed)           1.578     2.619    adc_rst_OBUF
    W10                  OBUF (Prop_obuf_I_O)         1.289     3.908 r  adc_rst_OBUF_inst/O
                         net (fo=0)                   0.000     3.908    adc_rst
    W10                                                               r  adc_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_convst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.044ns  (logic 1.463ns (48.060%)  route 1.581ns (51.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.568     0.904    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y69         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/Q
                         net (fo=2, routed)           1.581     2.626    adc_convst_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.322     3.947 r  adc_convst_OBUF_inst/O
                         net (fo=0)                   0.000     3.947    adc_convst
    V8                                                                r  adc_convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.367ns (44.474%)  route 1.707ns (55.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.567     0.903    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y70         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/Q
                         net (fo=2, routed)           1.707     2.751    adc_rd_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.226     3.977 r  adc_rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.977    adc_rd
    W6                                                                r  adc_rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_db_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.488ns (47.690%)  route 1.632ns (52.310%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.547     0.883    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y70         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_db_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  laser_receiver_block_i/ad7606c_0/inst/adc_db_reg_reg[6]/Q
                         net (fo=4, routed)           0.292     1.315    laser_receiver_block_i/ad7606c_0/inst/adc_db_reg_reg_n_0_[6]
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  laser_receiver_block_i/ad7606c_0/inst/adc_db[6]_INST_0/O
                         net (fo=5, routed)           1.340     2.700    adc_db_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         1.302     4.002 r  adc_db[6]_OBUF_inst/O
                         net (fo=0)                   0.000     4.002    adc_db[6]
    R16                                                               r  adc_db[6] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 2.343ns (26.938%)  route 6.355ns (73.062%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.341     8.698    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.514     2.693    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[25]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 2.343ns (26.938%)  route 6.355ns (73.062%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.341     8.698    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.514     2.693    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[26]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 2.343ns (26.938%)  route 6.355ns (73.062%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.341     8.698    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.514     2.693    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[27]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 2.343ns (26.938%)  route 6.355ns (73.062%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.341     8.698    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.514     2.693    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y79         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[28]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.650ns  (logic 2.343ns (27.087%)  route 6.307ns (72.913%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.293     8.650    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.514     2.693    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y80         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[29]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.650ns  (logic 2.343ns (27.087%)  route 6.307ns (72.913%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.293     8.650    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.514     2.693    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y80         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[30]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.650ns  (logic 2.343ns (27.087%)  route 6.307ns (72.913%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.293     8.650    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.514     2.693    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y80         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[31]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.558ns  (logic 2.343ns (27.378%)  route 6.215ns (72.622%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.201     8.558    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.513     2.692    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y78         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[21]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.558ns  (logic 2.343ns (27.378%)  route 6.215ns (72.622%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.201     8.558    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.513     2.692    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y78         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[22]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.558ns  (logic 2.343ns (27.378%)  route 6.215ns (72.622%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           3.693     5.206    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.150     5.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.436     5.792    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.321     6.113 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.885     6.997    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.359     7.356 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=28, routed)          1.201     8.558    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        1.513     2.692    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y78         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.446ns  (logic 0.439ns (17.968%)  route 2.006ns (82.032%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.257     2.446    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.468ns  (logic 0.552ns (22.384%)  route 1.916ns (77.616%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.167     2.355    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I3_O)        0.113     2.468 r  laser_receiver_block_i/ad7606c_0/inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.468    laser_receiver_block_i/ad7606c_0/inst/state[3]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.439ns (17.616%)  route 2.055ns (82.384%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.306     2.494    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.828     1.194    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[5]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.439ns (17.616%)  route 2.055ns (82.384%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.306     2.494    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.828     1.194    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[6]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.439ns (17.616%)  route 2.055ns (82.384%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.306     2.494    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.828     1.194    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[7]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.439ns (17.616%)  route 2.055ns (82.384%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.306     2.494    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.828     1.194    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y74         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[8]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.495ns  (logic 0.552ns (22.138%)  route 1.943ns (77.862%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.194     2.382    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.113     2.495 r  laser_receiver_block_i/ad7606c_0/inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.495    laser_receiver_block_i/ad7606c_0/inst/state[4]_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[4]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.594ns  (logic 0.439ns (16.939%)  route 2.155ns (83.061%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.406     2.594    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[13]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.594ns  (logic 0.439ns (16.939%)  route 2.155ns (83.061%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.406     2.594    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[14]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.594ns  (logic 0.439ns (16.939%)  route 2.155ns (83.061%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=2, routed)           1.599     1.880    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X30Y74         LUT5 (Prop_lut5_I3_O)        0.044     1.924 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6/O
                         net (fo=1, routed)           0.150     2.073    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_6_n_0
    SLICE_X30Y73         LUT5 (Prop_lut5_I4_O)        0.115     2.188 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          0.406     2.594    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X28Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2065, routed)        0.829     1.195    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[15]/C





