// Seed: 1765930707
module module_0;
  logic [7:0] id_1, id_2, id_3, id_4;
  if (1'b0) wand id_5 = 1 - 1;
  else begin
    assign id_2[1] = 1;
  end
endmodule
macromodule module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    inout wand id_3,
    output uwire id_4,
    input supply0 id_5
);
  module_0(); id_7(
      .id_0(1), .id_1(id_3), .id_2(1'b0), .id_3(1)
  );
endmodule
