#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 12 14:10:04 2021
# Process ID: 55776
# Current directory: D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/USER/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 983.691 ; gain = 655.512
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1110.570 ; gain = 113.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 58 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:318]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (2#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_2' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_2' (3#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0a' of module 'design_1_blk_mem_gen_0_2' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:388]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_4' (4#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_4_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0b' of module 'design_1_blk_mem_gen_0_4' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:398]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_4_2' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_4_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_4_2' (5#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_4_2_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_10a' of module 'design_1_blk_mem_gen_4_2' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:408]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_2_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_2_0' (6#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_10b' of module 'design_1_blk_mem_gen_2_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:418]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_5_2' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_5_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_5_2' (7#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_5_2_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_11a' of module 'design_1_blk_mem_gen_5_2' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_3_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_3_0' (8#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_11b' of module 'design_1_blk_mem_gen_3_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:438]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_6_2' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_6_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_6_2' (9#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_6_2_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_12a' of module 'design_1_blk_mem_gen_6_2' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:448]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_4_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_4_0' (10#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_12b' of module 'design_1_blk_mem_gen_4_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:458]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_7_2' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_7_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_7_2' (11#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_7_2_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_13a' of module 'design_1_blk_mem_gen_7_2' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:468]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_5_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_5_0' (12#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_5_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_13b' of module 'design_1_blk_mem_gen_5_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:478]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_9_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_9_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_9_1' (13#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_9_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_14a' of module 'design_1_blk_mem_gen_9_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:488]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_6_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_6_0' (14#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_6_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_14b' of module 'design_1_blk_mem_gen_6_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:498]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_30_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_30_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_30_0' (15#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_30_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_15a' of module 'design_1_blk_mem_gen_30_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:508]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_7_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_7_0' (16#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_7_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_15b' of module 'design_1_blk_mem_gen_7_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:518]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_3' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_3' (17#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_1_3_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_1a' of module 'design_1_blk_mem_gen_1_3' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:528]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_5' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_5' (18#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_5_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_1b' of module 'design_1_blk_mem_gen_0_5' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:538]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_10_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_10_1' (19#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_2a' of module 'design_1_blk_mem_gen_10_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:548]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_7' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_7' (20#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_7_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_2b' of module 'design_1_blk_mem_gen_0_7' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:558]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_11_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_11_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_11_1' (21#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_11_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_3a' of module 'design_1_blk_mem_gen_11_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:568]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_6' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_6' (22#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_6_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_3b' of module 'design_1_blk_mem_gen_0_6' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:578]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_12_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_12_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_12_1' (23#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_12_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_4a' of module 'design_1_blk_mem_gen_12_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:588]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_8' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_8' (24#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_8_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_4b' of module 'design_1_blk_mem_gen_0_8' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:598]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_13_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_13_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_13_1' (25#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_13_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_5a' of module 'design_1_blk_mem_gen_13_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:608]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_2' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_2' (26#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_1_2_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_5b' of module 'design_1_blk_mem_gen_1_2' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:618]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_14_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_14_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_14_1' (27#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_14_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_6a' of module 'design_1_blk_mem_gen_14_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:628]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_2_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_2_1' (28#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_2_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_6b' of module 'design_1_blk_mem_gen_2_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:638]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_15_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_15_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_15_1' (29#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_15_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_7a' of module 'design_1_blk_mem_gen_15_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:648]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_3_1' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_3_1' (30#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_3_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_7b' of module 'design_1_blk_mem_gen_3_1' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:658]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_2_3' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_2_3' (31#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_2_3_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_8a' of module 'design_1_blk_mem_gen_2_3' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:668]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (32#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_8b' of module 'design_1_blk_mem_gen_0_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:678]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_3_3' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_3_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_3_3' (33#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_3_3_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_9a' of module 'design_1_blk_mem_gen_3_3' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:688]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_0' (34#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_9b' of module 'design_1_blk_mem_gen_1_0' requires 10 connections, but only 9 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:698]
INFO: [Synth 8-6157] synthesizing module 'design_1_bram_rd_0_0' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_bram_rd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bram_rd_0_0' (35#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_bram_rd_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_8' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_clk_wiz_0_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_8' (36#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_clk_wiz_0_8_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_8' requires 3 connections, but only 2 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:783]
INFO: [Synth 8-6157] synthesizing module 'link10_imp_9WSWP5' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1161]
INFO: [Synth 8-6157] synthesizing module 'design_1_Counter_4bit_0_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Counter_4bit_0_10' (37#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_10_stub.v:6]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_10' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1215]
INFO: [Synth 8-6157] synthesizing module 'design_1_D_flip_flops_4_0_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_D_flip_flops_4_0_10' (38#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_10_stub.v:6]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_10' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1223]
INFO: [Synth 8-6157] synthesizing module 'design_1_div16_0_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div16_0_10' (39#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_16M_9' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_16M_9' (40#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_9_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_9' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1239]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1M_9' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1M_9' (41#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_9_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_9' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1246]
INFO: [Synth 8-6157] synthesizing module 'design_1_s2p_0_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s2p_0_10' (42#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_serial_shift_0_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_serial_shift_0_10' (43#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_10_stub.v:6]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_10' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1263]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_10' (44#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_1_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_10' (45#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_2_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_11' (46#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_3_9' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_3_9' (47#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_11' [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_11/synth/design_1_xlconstant_0_11.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 3 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (48#1) [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_11' (49#1) [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_11/synth/design_1_xlconstant_0_11.v:57]
INFO: [Synth 8-6155] done synthesizing module 'link10_imp_9WSWP5' (50#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1161]
WARNING: [Synth 8-350] instance 'link10' of module 'link10_imp_9WSWP5' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:786]
INFO: [Synth 8-6157] synthesizing module 'link11_imp_EN1E4Q' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_Counter_4bit_0_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Counter_4bit_0_4' (51#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_4_stub.v:6]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_4' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1342]
INFO: [Synth 8-6157] synthesizing module 'design_1_D_flip_flops_4_0_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_D_flip_flops_4_0_4' (52#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_4_stub.v:6]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_4' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1350]
INFO: [Synth 8-6157] synthesizing module 'design_1_div16_0_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div16_0_4' (53#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_16M_3' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_16M_3' (54#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_3_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_3' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1366]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1M_3' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1M_3' (55#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_3_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_3' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1373]
INFO: [Synth 8-6157] synthesizing module 'design_1_s2p_0_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s2p_0_4' (56#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_serial_shift_0_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_serial_shift_0_4' (57#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_4_stub.v:6]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_4' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1390]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_4' (58#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_1_4' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_4' (59#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_2_5' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_5' (60#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_3_3' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_3_3' (61#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_5' [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_5/synth/design_1_xlconstant_0_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_5' (62#1) [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_5/synth/design_1_xlconstant_0_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'link11_imp_EN1E4Q' (63#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-350] instance 'link11' of module 'link11_imp_EN1E4Q' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:794]
INFO: [Synth 8-6157] synthesizing module 'link12_imp_3OWQ33' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1415]
INFO: [Synth 8-6157] synthesizing module 'design_1_Counter_4bit_0_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Counter_4bit_0_11' (64#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_11_stub.v:6]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_11' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1469]
INFO: [Synth 8-6157] synthesizing module 'design_1_D_flip_flops_4_0_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_D_flip_flops_4_0_11' (65#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_11_stub.v:6]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_11' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1477]
INFO: [Synth 8-6157] synthesizing module 'design_1_div16_0_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div16_0_11' (66#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_16M_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_16M_10' (67#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_10_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_10' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1493]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1M_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1M_10' (68#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_10_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_10' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1500]
INFO: [Synth 8-6157] synthesizing module 'design_1_s2p_0_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s2p_0_11' (69#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_serial_shift_0_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_serial_shift_0_11' (70#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_11_stub.v:6]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_11' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1517]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_11' (71#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_1_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_11' (72#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_2_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_12' (73#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_3_10' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_3_10' (74#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_12' [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_12/synth/design_1_xlconstant_0_12.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_12' (75#1) [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_12/synth/design_1_xlconstant_0_12.v:57]
INFO: [Synth 8-6155] done synthesizing module 'link12_imp_3OWQ33' (76#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1415]
WARNING: [Synth 8-350] instance 'link12' of module 'link12_imp_3OWQ33' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:802]
INFO: [Synth 8-6157] synthesizing module 'link13_imp_79S9JG' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1542]
INFO: [Synth 8-6157] synthesizing module 'design_1_Counter_4bit_0_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Counter_4bit_0_12' (77#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_12_stub.v:6]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_12' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1596]
INFO: [Synth 8-6157] synthesizing module 'design_1_D_flip_flops_4_0_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_D_flip_flops_4_0_12' (78#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_12_stub.v:6]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_12' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1604]
INFO: [Synth 8-6157] synthesizing module 'design_1_div16_0_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div16_0_12' (79#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_16M_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_16M_11' (80#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_11_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_11' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1620]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1M_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1M_11' (81#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_11_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_11' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1627]
INFO: [Synth 8-6157] synthesizing module 'design_1_s2p_0_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s2p_0_12' (82#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_serial_shift_0_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_serial_shift_0_12' (83#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_12_stub.v:6]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_12' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1644]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_12' (84#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_1_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_12' (85#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_12_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_2_13' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_13' (86#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_13_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_3_11' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_3_11' (87#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_13' [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_13/synth/design_1_xlconstant_0_13.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_13' (88#1) [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_13/synth/design_1_xlconstant_0_13.v:57]
INFO: [Synth 8-6155] done synthesizing module 'link13_imp_79S9JG' (89#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1542]
WARNING: [Synth 8-350] instance 'link13' of module 'link13_imp_79S9JG' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:810]
INFO: [Synth 8-6157] synthesizing module 'link14_imp_Z1V24L' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1669]
INFO: [Synth 8-6157] synthesizing module 'design_1_Counter_4bit_0_13' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Counter_4bit_0_13' (90#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_13_stub.v:6]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_13' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1723]
INFO: [Synth 8-6157] synthesizing module 'design_1_D_flip_flops_4_0_13' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_D_flip_flops_4_0_13' (91#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_13_stub.v:6]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_13' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1731]
INFO: [Synth 8-6157] synthesizing module 'design_1_div16_0_13' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div16_0_13' (92#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_div16_0_13_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_16M_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_16M_12' (93#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_16M_12_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_12' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1747]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1M_12' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1M_12' (94#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_1M_12_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_12' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1754]
INFO: [Synth 8-6157] synthesizing module 'design_1_s2p_0_13' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s2p_0_13' (95#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_13_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_serial_shift_0_13' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_serial_shift_0_13' (96#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_13_stub.v:6]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_13' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1771]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_13' [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_13_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_13' (97#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_13' (98#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_14' (99#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_3_12' (100#1) [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/.Xil/Vivado-55776-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_3_12_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'link14' of module 'link14_imp_Z1V24L' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:818]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_1' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1850]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_1' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1858]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_0' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1874]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_0' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1881]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_1' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1898]
WARNING: [Synth 8-350] instance 'link15' of module 'link15_imp_T6NQ2U' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:826]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_2' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1977]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_2' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1985]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_1' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2001]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_1' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2008]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_2' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2025]
WARNING: [Synth 8-350] instance 'link16' of module 'link16_imp_MDF2TF' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:834]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_3' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2104]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_3' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2112]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_2' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2128]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_2' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2135]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_3' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2152]
WARNING: [Synth 8-350] instance 'link17' of module 'link17_imp_JXO3LS' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:842]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_5' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2231]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_5' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2239]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_4' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2255]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_4' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2262]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_5' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2279]
WARNING: [Synth 8-350] instance 'link18' of module 'link18_imp_16A2BV5' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:850]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_6' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2358]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_6' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2366]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_5' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2382]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_5' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_6' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2406]
WARNING: [Synth 8-350] instance 'link19' of module 'link19_imp_13PGZWY' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:858]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_7' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2485]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_7' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2493]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_16M_6' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2509]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_1M_6' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2516]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_7' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:2533]
WARNING: [Synth 8-350] instance 'link20' of module 'link20_imp_1JNCQDM' requires 9 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:866]
INFO: [Common 17-14] Message 'Synth 8-350' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 7 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.594 ; gain = 169.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.594 ; gain = 169.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.594 ; gain = 169.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0_in_context.xdc] for cell 'design_1_i/link7/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0_in_context.xdc] for cell 'design_1_i/link7/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0_in_context.xdc] for cell 'design_1_i/link7/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0_in_context.xdc] for cell 'design_1_i/link7/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_0/design_1_div16_0_0/design_1_div16_0_0_in_context.xdc] for cell 'design_1_i/link7/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_0/design_1_div16_0_0/design_1_div16_0_0_in_context.xdc] for cell 'design_1_i/link7/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_0/design_1_serial_shift_0_0/design_1_serial_shift_0_0_in_context.xdc] for cell 'design_1_i/link7/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_0/design_1_serial_shift_0_0/design_1_serial_shift_0_0_in_context.xdc] for cell 'design_1_i/link7/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_0/design_1_s2p_0_0/design_1_s2p_0_0_in_context.xdc] for cell 'design_1_i/link7/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_0/design_1_s2p_0_0/design_1_s2p_0_0_in_context.xdc] for cell 'design_1_i/link7/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_3b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_3b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_4b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_4b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_5b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_5b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_2_1/design_1_blk_mem_gen_2_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_6b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_2_1/design_1_blk_mem_gen_2_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_6b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_3_1/design_1_blk_mem_gen_3_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_7b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_3_1/design_1_blk_mem_gen_3_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_7b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_4/design_1_Counter_4bit_0_4/design_1_Counter_4bit_0_4_in_context.xdc] for cell 'design_1_i/link11/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_4/design_1_Counter_4bit_0_4/design_1_Counter_4bit_0_4_in_context.xdc] for cell 'design_1_i/link11/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_4/design_1_D_flip_flops_4_0_4/design_1_D_flip_flops_4_0_4_in_context.xdc] for cell 'design_1_i/link11/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_4/design_1_D_flip_flops_4_0_4/design_1_D_flip_flops_4_0_4_in_context.xdc] for cell 'design_1_i/link11/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_4/design_1_div16_0_4/design_1_div16_0_4_in_context.xdc] for cell 'design_1_i/link11/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_4/design_1_div16_0_4/design_1_div16_0_4_in_context.xdc] for cell 'design_1_i/link11/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_4/design_1_serial_shift_0_4/design_1_serial_shift_0_4_in_context.xdc] for cell 'design_1_i/link11/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_4/design_1_serial_shift_0_4/design_1_serial_shift_0_4_in_context.xdc] for cell 'design_1_i/link11/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_4/design_1_util_vector_logic_0_4/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_4/design_1_util_vector_logic_0_4/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_4/design_1_util_vector_logic_1_4/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_4/design_1_util_vector_logic_1_4/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_3/design_1_util_vector_logic_3_3/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_3/design_1_util_vector_logic_3_3/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link11/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_3/design_1_proc_sys_reset_16M_3/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link11/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_3/design_1_proc_sys_reset_16M_3/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link11/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_3/design_1_proc_sys_reset_1M_3/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link11/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_3/design_1_proc_sys_reset_1M_3/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link11/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_4/design_1_s2p_0_4/design_1_s2p_0_4_in_context.xdc] for cell 'design_1_i/link11/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_4/design_1_s2p_0_4/design_1_s2p_0_4_in_context.xdc] for cell 'design_1_i/link11/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_8/design_1_Counter_4bit_0_8/design_1_Counter_4bit_0_8_in_context.xdc] for cell 'design_1_i/link8/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_8/design_1_Counter_4bit_0_8/design_1_Counter_4bit_0_8_in_context.xdc] for cell 'design_1_i/link8/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_8/design_1_D_flip_flops_4_0_8/design_1_D_flip_flops_4_0_8_in_context.xdc] for cell 'design_1_i/link8/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_8/design_1_D_flip_flops_4_0_8/design_1_D_flip_flops_4_0_8_in_context.xdc] for cell 'design_1_i/link8/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_8/design_1_div16_0_8/design_1_div16_0_8_in_context.xdc] for cell 'design_1_i/link8/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_8/design_1_div16_0_8/design_1_div16_0_8_in_context.xdc] for cell 'design_1_i/link8/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_8/design_1_serial_shift_0_8/design_1_serial_shift_0_8_in_context.xdc] for cell 'design_1_i/link8/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_8/design_1_serial_shift_0_8/design_1_serial_shift_0_8_in_context.xdc] for cell 'design_1_i/link8/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_8/design_1_util_vector_logic_1_8/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_8/design_1_util_vector_logic_1_8/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_9/design_1_util_vector_logic_2_9/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_9/design_1_util_vector_logic_2_9/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_7/design_1_util_vector_logic_3_7/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_7/design_1_util_vector_logic_3_7/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link8/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_7/design_1_proc_sys_reset_16M_7/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link8/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_7/design_1_proc_sys_reset_16M_7/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link8/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_7/design_1_proc_sys_reset_1M_7/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link8/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_7/design_1_proc_sys_reset_1M_7/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link8/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_8/design_1_s2p_0_8/design_1_s2p_0_8_in_context.xdc] for cell 'design_1_i/link8/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_8/design_1_s2p_0_8/design_1_s2p_0_8_in_context.xdc] for cell 'design_1_i/link8/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_9/design_1_Counter_4bit_0_9/design_1_Counter_4bit_0_9_in_context.xdc] for cell 'design_1_i/link9/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_9/design_1_Counter_4bit_0_9/design_1_Counter_4bit_0_9_in_context.xdc] for cell 'design_1_i/link9/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_9/design_1_D_flip_flops_4_0_9/design_1_D_flip_flops_4_0_9_in_context.xdc] for cell 'design_1_i/link9/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_9/design_1_D_flip_flops_4_0_9/design_1_D_flip_flops_4_0_9_in_context.xdc] for cell 'design_1_i/link9/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_9/design_1_div16_0_9/design_1_div16_0_9_in_context.xdc] for cell 'design_1_i/link9/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_9/design_1_div16_0_9/design_1_div16_0_9_in_context.xdc] for cell 'design_1_i/link9/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_9/design_1_serial_shift_0_9/design_1_serial_shift_0_9_in_context.xdc] for cell 'design_1_i/link9/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_9/design_1_serial_shift_0_9/design_1_serial_shift_0_9_in_context.xdc] for cell 'design_1_i/link9/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_9/design_1_util_vector_logic_1_9/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_9/design_1_util_vector_logic_1_9/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_10/design_1_util_vector_logic_2_10/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_10/design_1_util_vector_logic_2_10/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_8/design_1_util_vector_logic_3_8/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_8/design_1_util_vector_logic_3_8/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link9/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_8/design_1_proc_sys_reset_16M_8/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link9/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_8/design_1_proc_sys_reset_16M_8/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link9/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_8/design_1_proc_sys_reset_1M_8/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link9/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_8/design_1_proc_sys_reset_1M_8/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link9/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_9/design_1_s2p_0_9/design_1_s2p_0_9_in_context.xdc] for cell 'design_1_i/link9/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_9/design_1_s2p_0_9/design_1_s2p_0_9_in_context.xdc] for cell 'design_1_i/link9/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_10/design_1_Counter_4bit_0_10/design_1_Counter_4bit_0_10_in_context.xdc] for cell 'design_1_i/link10/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_10/design_1_Counter_4bit_0_10/design_1_Counter_4bit_0_10_in_context.xdc] for cell 'design_1_i/link10/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_10/design_1_D_flip_flops_4_0_10/design_1_D_flip_flops_4_0_10_in_context.xdc] for cell 'design_1_i/link10/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_10/design_1_D_flip_flops_4_0_10/design_1_D_flip_flops_4_0_10_in_context.xdc] for cell 'design_1_i/link10/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_10/design_1_div16_0_10/design_1_div16_0_10_in_context.xdc] for cell 'design_1_i/link10/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_10/design_1_div16_0_10/design_1_div16_0_10_in_context.xdc] for cell 'design_1_i/link10/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_10/design_1_serial_shift_0_10/design_1_serial_shift_0_10_in_context.xdc] for cell 'design_1_i/link10/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_10/design_1_serial_shift_0_10/design_1_serial_shift_0_10_in_context.xdc] for cell 'design_1_i/link10/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_10/design_1_util_vector_logic_1_10/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_10/design_1_util_vector_logic_1_10/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_9/design_1_util_vector_logic_3_9/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_9/design_1_util_vector_logic_3_9/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link10/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_9/design_1_proc_sys_reset_16M_9/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link10/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_9/design_1_proc_sys_reset_16M_9/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link10/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_9/design_1_proc_sys_reset_1M_9/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link10/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_9/design_1_proc_sys_reset_1M_9/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link10/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_10/design_1_s2p_0_10/design_1_s2p_0_10_in_context.xdc] for cell 'design_1_i/link10/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_10/design_1_s2p_0_10/design_1_s2p_0_10_in_context.xdc] for cell 'design_1_i/link10/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_11/design_1_Counter_4bit_0_11/design_1_Counter_4bit_0_11_in_context.xdc] for cell 'design_1_i/link12/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_11/design_1_Counter_4bit_0_11/design_1_Counter_4bit_0_11_in_context.xdc] for cell 'design_1_i/link12/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_11/design_1_D_flip_flops_4_0_11/design_1_D_flip_flops_4_0_11_in_context.xdc] for cell 'design_1_i/link12/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_11/design_1_D_flip_flops_4_0_11/design_1_D_flip_flops_4_0_11_in_context.xdc] for cell 'design_1_i/link12/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_11/design_1_div16_0_11/design_1_div16_0_11_in_context.xdc] for cell 'design_1_i/link12/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_11/design_1_div16_0_11/design_1_div16_0_11_in_context.xdc] for cell 'design_1_i/link12/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_11/design_1_serial_shift_0_11/design_1_serial_shift_0_11_in_context.xdc] for cell 'design_1_i/link12/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_11/design_1_serial_shift_0_11/design_1_serial_shift_0_11_in_context.xdc] for cell 'design_1_i/link12/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_11/design_1_util_vector_logic_0_11/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_11/design_1_util_vector_logic_0_11/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_11/design_1_util_vector_logic_1_11/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_11/design_1_util_vector_logic_1_11/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_12/design_1_util_vector_logic_2_12/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_12/design_1_util_vector_logic_2_12/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_10/design_1_util_vector_logic_3_10/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_10/design_1_util_vector_logic_3_10/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link12/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_10/design_1_proc_sys_reset_16M_10/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link12/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_10/design_1_proc_sys_reset_16M_10/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link12/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_10/design_1_proc_sys_reset_1M_10/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link12/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_10/design_1_proc_sys_reset_1M_10/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link12/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_11/design_1_s2p_0_11/design_1_s2p_0_11_in_context.xdc] for cell 'design_1_i/link12/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_11/design_1_s2p_0_11/design_1_s2p_0_11_in_context.xdc] for cell 'design_1_i/link12/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_12/design_1_Counter_4bit_0_12/design_1_Counter_4bit_0_12_in_context.xdc] for cell 'design_1_i/link13/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_12/design_1_Counter_4bit_0_12/design_1_Counter_4bit_0_12_in_context.xdc] for cell 'design_1_i/link13/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_12/design_1_D_flip_flops_4_0_12/design_1_D_flip_flops_4_0_12_in_context.xdc] for cell 'design_1_i/link13/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_12/design_1_D_flip_flops_4_0_12/design_1_D_flip_flops_4_0_12_in_context.xdc] for cell 'design_1_i/link13/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_12/design_1_div16_0_12/design_1_div16_0_12_in_context.xdc] for cell 'design_1_i/link13/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_12/design_1_div16_0_12/design_1_div16_0_12_in_context.xdc] for cell 'design_1_i/link13/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_12/design_1_serial_shift_0_12/design_1_serial_shift_0_12_in_context.xdc] for cell 'design_1_i/link13/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_12/design_1_serial_shift_0_12/design_1_serial_shift_0_12_in_context.xdc] for cell 'design_1_i/link13/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_12/design_1_util_vector_logic_1_12/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_12/design_1_util_vector_logic_1_12/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_13/design_1_util_vector_logic_2_13/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_13/design_1_util_vector_logic_2_13/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_11/design_1_util_vector_logic_3_11/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_11/design_1_util_vector_logic_3_11/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link13/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_11/design_1_proc_sys_reset_16M_11/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link13/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_11/design_1_proc_sys_reset_16M_11/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link13/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_11/design_1_proc_sys_reset_1M_11/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link13/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_11/design_1_proc_sys_reset_1M_11/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link13/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_12/design_1_s2p_0_12/design_1_s2p_0_12_in_context.xdc] for cell 'design_1_i/link13/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_12/design_1_s2p_0_12/design_1_s2p_0_12_in_context.xdc] for cell 'design_1_i/link13/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_13/design_1_Counter_4bit_0_13/design_1_Counter_4bit_0_13_in_context.xdc] for cell 'design_1_i/link14/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_13/design_1_Counter_4bit_0_13/design_1_Counter_4bit_0_13_in_context.xdc] for cell 'design_1_i/link14/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_13/design_1_D_flip_flops_4_0_13/design_1_D_flip_flops_4_0_13_in_context.xdc] for cell 'design_1_i/link14/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_13/design_1_D_flip_flops_4_0_13/design_1_D_flip_flops_4_0_13_in_context.xdc] for cell 'design_1_i/link14/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_13/design_1_div16_0_13/design_1_div16_0_13_in_context.xdc] for cell 'design_1_i/link14/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_13/design_1_div16_0_13/design_1_div16_0_13_in_context.xdc] for cell 'design_1_i/link14/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_13/design_1_serial_shift_0_13/design_1_serial_shift_0_13_in_context.xdc] for cell 'design_1_i/link14/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_13/design_1_serial_shift_0_13/design_1_serial_shift_0_13_in_context.xdc] for cell 'design_1_i/link14/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_13/design_1_util_vector_logic_1_13/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_13/design_1_util_vector_logic_1_13/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_14/design_1_util_vector_logic_2_14/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_14/design_1_util_vector_logic_2_14/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_12/design_1_util_vector_logic_3_12/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_12/design_1_util_vector_logic_3_12/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link14/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_12/design_1_proc_sys_reset_16M_12/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link14/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_12/design_1_proc_sys_reset_16M_12/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link14/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_12/design_1_proc_sys_reset_1M_12/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link14/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_12/design_1_proc_sys_reset_1M_12/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link14/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_13/design_1_s2p_0_13/design_1_s2p_0_13_in_context.xdc] for cell 'design_1_i/link14/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_13/design_1_s2p_0_13/design_1_s2p_0_13_in_context.xdc] for cell 'design_1_i/link14/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_8/design_1_clk_wiz_0_8/design_1_clk_wiz_0_8_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_8/design_1_clk_wiz_0_8/design_1_clk_wiz_0_8_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_8b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_8b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_9b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_9b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_2_0/design_1_blk_mem_gen_2_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_10b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_2_0/design_1_blk_mem_gen_2_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_10b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_3_0/design_1_blk_mem_gen_3_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_11b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_3_0/design_1_blk_mem_gen_3_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_11b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_4_0/design_1_blk_mem_gen_4_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_12b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_4_0/design_1_blk_mem_gen_4_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_12b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_5_0/design_1_blk_mem_gen_5_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_13b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_5_0/design_1_blk_mem_gen_5_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_13b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_6_0/design_1_blk_mem_gen_6_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_14b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_6_0/design_1_blk_mem_gen_6_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_14b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_7_0/design_1_blk_mem_gen_7_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_15b'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_7_0/design_1_blk_mem_gen_7_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_15b'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_1/design_1_Counter_4bit_0_1/design_1_Counter_4bit_0_1_in_context.xdc] for cell 'design_1_i/link15/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_1/design_1_Counter_4bit_0_1/design_1_Counter_4bit_0_1_in_context.xdc] for cell 'design_1_i/link15/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_1/design_1_D_flip_flops_4_0_1/design_1_D_flip_flops_4_0_1_in_context.xdc] for cell 'design_1_i/link15/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_1/design_1_D_flip_flops_4_0_1/design_1_D_flip_flops_4_0_1_in_context.xdc] for cell 'design_1_i/link15/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_1/design_1_div16_0_1/design_1_div16_0_1_in_context.xdc] for cell 'design_1_i/link15/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_1/design_1_div16_0_1/design_1_div16_0_1_in_context.xdc] for cell 'design_1_i/link15/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_1/design_1_serial_shift_0_1/design_1_serial_shift_0_1_in_context.xdc] for cell 'design_1_i/link15/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_1/design_1_serial_shift_0_1/design_1_serial_shift_0_1_in_context.xdc] for cell 'design_1_i/link15/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/design_1_util_vector_logic_3_0/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/design_1_util_vector_logic_3_0/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link15/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_0/design_1_proc_sys_reset_16M_0/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link15/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_0/design_1_proc_sys_reset_16M_0/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link15/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_0/design_1_proc_sys_reset_1M_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link15/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_0/design_1_proc_sys_reset_1M_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link15/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_1/design_1_s2p_0_1/design_1_s2p_0_1_in_context.xdc] for cell 'design_1_i/link15/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_1/design_1_s2p_0_1/design_1_s2p_0_1_in_context.xdc] for cell 'design_1_i/link15/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_2/design_1_Counter_4bit_0_2/design_1_Counter_4bit_0_2_in_context.xdc] for cell 'design_1_i/link16/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_2/design_1_Counter_4bit_0_2/design_1_Counter_4bit_0_2_in_context.xdc] for cell 'design_1_i/link16/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_2/design_1_D_flip_flops_4_0_2/design_1_D_flip_flops_4_0_2_in_context.xdc] for cell 'design_1_i/link16/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_2/design_1_D_flip_flops_4_0_2/design_1_D_flip_flops_4_0_2_in_context.xdc] for cell 'design_1_i/link16/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_2/design_1_div16_0_2/design_1_div16_0_2_in_context.xdc] for cell 'design_1_i/link16/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_2/design_1_div16_0_2/design_1_div16_0_2_in_context.xdc] for cell 'design_1_i/link16/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_2/design_1_serial_shift_0_2/design_1_serial_shift_0_2_in_context.xdc] for cell 'design_1_i/link16/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_2/design_1_serial_shift_0_2/design_1_serial_shift_0_2_in_context.xdc] for cell 'design_1_i/link16/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_1/design_1_util_vector_logic_3_1/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_1/design_1_util_vector_logic_3_1/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link16/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_1/design_1_proc_sys_reset_16M_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link16/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_1/design_1_proc_sys_reset_16M_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link16/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_1/design_1_proc_sys_reset_1M_1/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link16/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_1/design_1_proc_sys_reset_1M_1/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link16/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_2/design_1_s2p_0_2/design_1_s2p_0_2_in_context.xdc] for cell 'design_1_i/link16/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_2/design_1_s2p_0_2/design_1_s2p_0_2_in_context.xdc] for cell 'design_1_i/link16/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_3/design_1_Counter_4bit_0_3/design_1_Counter_4bit_0_3_in_context.xdc] for cell 'design_1_i/link17/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_3/design_1_Counter_4bit_0_3/design_1_Counter_4bit_0_3_in_context.xdc] for cell 'design_1_i/link17/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_3/design_1_D_flip_flops_4_0_3/design_1_D_flip_flops_4_0_3_in_context.xdc] for cell 'design_1_i/link17/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_3/design_1_D_flip_flops_4_0_3/design_1_D_flip_flops_4_0_3_in_context.xdc] for cell 'design_1_i/link17/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_3/design_1_div16_0_3/design_1_div16_0_3_in_context.xdc] for cell 'design_1_i/link17/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_3/design_1_div16_0_3/design_1_div16_0_3_in_context.xdc] for cell 'design_1_i/link17/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_3/design_1_serial_shift_0_3/design_1_serial_shift_0_3_in_context.xdc] for cell 'design_1_i/link17/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_3/design_1_serial_shift_0_3/design_1_serial_shift_0_3_in_context.xdc] for cell 'design_1_i/link17/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_2/design_1_util_vector_logic_3_2/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_2/design_1_util_vector_logic_3_2/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link17/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_2/design_1_proc_sys_reset_16M_2/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link17/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_2/design_1_proc_sys_reset_16M_2/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link17/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_2/design_1_proc_sys_reset_1M_2/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link17/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_2/design_1_proc_sys_reset_1M_2/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link17/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_3/design_1_s2p_0_3/design_1_s2p_0_3_in_context.xdc] for cell 'design_1_i/link17/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_3/design_1_s2p_0_3/design_1_s2p_0_3_in_context.xdc] for cell 'design_1_i/link17/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_5/design_1_Counter_4bit_0_5/design_1_Counter_4bit_0_5_in_context.xdc] for cell 'design_1_i/link18/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_5/design_1_Counter_4bit_0_5/design_1_Counter_4bit_0_5_in_context.xdc] for cell 'design_1_i/link18/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_5/design_1_D_flip_flops_4_0_5/design_1_D_flip_flops_4_0_5_in_context.xdc] for cell 'design_1_i/link18/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_5/design_1_D_flip_flops_4_0_5/design_1_D_flip_flops_4_0_5_in_context.xdc] for cell 'design_1_i/link18/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_5/design_1_div16_0_5/design_1_div16_0_5_in_context.xdc] for cell 'design_1_i/link18/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_5/design_1_div16_0_5/design_1_div16_0_5_in_context.xdc] for cell 'design_1_i/link18/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_5/design_1_serial_shift_0_5/design_1_serial_shift_0_5_in_context.xdc] for cell 'design_1_i/link18/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_5/design_1_serial_shift_0_5/design_1_serial_shift_0_5_in_context.xdc] for cell 'design_1_i/link18/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_5/design_1_util_vector_logic_0_5/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_5/design_1_util_vector_logic_0_5/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_5/design_1_util_vector_logic_1_5/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_5/design_1_util_vector_logic_1_5/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_4/design_1_util_vector_logic_3_4/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_4/design_1_util_vector_logic_3_4/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link18/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_4/design_1_proc_sys_reset_16M_4/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link18/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_4/design_1_proc_sys_reset_16M_4/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link18/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_4/design_1_proc_sys_reset_1M_4/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link18/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_4/design_1_proc_sys_reset_1M_4/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link18/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_5/design_1_s2p_0_5/design_1_s2p_0_5_in_context.xdc] for cell 'design_1_i/link18/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_5/design_1_s2p_0_5/design_1_s2p_0_5_in_context.xdc] for cell 'design_1_i/link18/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_6/design_1_Counter_4bit_0_6/design_1_Counter_4bit_0_6_in_context.xdc] for cell 'design_1_i/link19/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_6/design_1_Counter_4bit_0_6/design_1_Counter_4bit_0_6_in_context.xdc] for cell 'design_1_i/link19/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_6/design_1_D_flip_flops_4_0_6/design_1_D_flip_flops_4_0_6_in_context.xdc] for cell 'design_1_i/link19/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_6/design_1_D_flip_flops_4_0_6/design_1_D_flip_flops_4_0_6_in_context.xdc] for cell 'design_1_i/link19/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_6/design_1_div16_0_6/design_1_div16_0_6_in_context.xdc] for cell 'design_1_i/link19/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_6/design_1_div16_0_6/design_1_div16_0_6_in_context.xdc] for cell 'design_1_i/link19/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_6/design_1_serial_shift_0_6/design_1_serial_shift_0_6_in_context.xdc] for cell 'design_1_i/link19/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_6/design_1_serial_shift_0_6/design_1_serial_shift_0_6_in_context.xdc] for cell 'design_1_i/link19/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_6/design_1_util_vector_logic_0_6/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_6/design_1_util_vector_logic_0_6/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_6/design_1_util_vector_logic_1_6/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_6/design_1_util_vector_logic_1_6/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_5/design_1_util_vector_logic_3_5/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_5/design_1_util_vector_logic_3_5/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link19/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_5/design_1_proc_sys_reset_16M_5/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link19/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_5/design_1_proc_sys_reset_16M_5/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link19/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_5/design_1_proc_sys_reset_1M_5/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link19/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_5/design_1_proc_sys_reset_1M_5/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link19/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_6/design_1_s2p_0_6/design_1_s2p_0_6_in_context.xdc] for cell 'design_1_i/link19/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_6/design_1_s2p_0_6/design_1_s2p_0_6_in_context.xdc] for cell 'design_1_i/link19/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_7/design_1_Counter_4bit_0_7/design_1_Counter_4bit_0_7_in_context.xdc] for cell 'design_1_i/link20/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_7/design_1_Counter_4bit_0_7/design_1_Counter_4bit_0_7_in_context.xdc] for cell 'design_1_i/link20/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_7/design_1_D_flip_flops_4_0_7/design_1_D_flip_flops_4_0_7_in_context.xdc] for cell 'design_1_i/link20/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_7/design_1_D_flip_flops_4_0_7/design_1_D_flip_flops_4_0_7_in_context.xdc] for cell 'design_1_i/link20/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_7/design_1_div16_0_7/design_1_div16_0_7_in_context.xdc] for cell 'design_1_i/link20/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_7/design_1_div16_0_7/design_1_div16_0_7_in_context.xdc] for cell 'design_1_i/link20/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_7/design_1_serial_shift_0_7/design_1_serial_shift_0_7_in_context.xdc] for cell 'design_1_i/link20/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_7/design_1_serial_shift_0_7/design_1_serial_shift_0_7_in_context.xdc] for cell 'design_1_i/link20/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_7/design_1_util_vector_logic_1_7/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_7/design_1_util_vector_logic_1_7/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_8/design_1_util_vector_logic_2_8/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_8/design_1_util_vector_logic_2_8/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_6/design_1_util_vector_logic_3_6/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_6/design_1_util_vector_logic_3_6/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link20/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_6/design_1_proc_sys_reset_16M_6/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link20/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_6/design_1_proc_sys_reset_16M_6/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link20/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_6/design_1_proc_sys_reset_1M_6/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link20/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_6/design_1_proc_sys_reset_1M_6/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link20/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_7/design_1_s2p_0_7/design_1_s2p_0_7_in_context.xdc] for cell 'design_1_i/link20/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_7/design_1_s2p_0_7/design_1_s2p_0_7_in_context.xdc] for cell 'design_1_i/link20/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_14/design_1_Counter_4bit_0_14/design_1_Counter_4bit_0_14_in_context.xdc] for cell 'design_1_i/link21/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_14/design_1_Counter_4bit_0_14/design_1_Counter_4bit_0_14_in_context.xdc] for cell 'design_1_i/link21/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_14/design_1_D_flip_flops_4_0_14/design_1_D_flip_flops_4_0_14_in_context.xdc] for cell 'design_1_i/link21/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_14/design_1_D_flip_flops_4_0_14/design_1_D_flip_flops_4_0_14_in_context.xdc] for cell 'design_1_i/link21/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_14/design_1_div16_0_14/design_1_div16_0_14_in_context.xdc] for cell 'design_1_i/link21/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_14/design_1_div16_0_14/design_1_div16_0_14_in_context.xdc] for cell 'design_1_i/link21/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_14/design_1_serial_shift_0_14/design_1_serial_shift_0_14_in_context.xdc] for cell 'design_1_i/link21/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_14/design_1_serial_shift_0_14/design_1_serial_shift_0_14_in_context.xdc] for cell 'design_1_i/link21/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_14/design_1_util_vector_logic_1_14/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_14/design_1_util_vector_logic_1_14/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_15/design_1_util_vector_logic_2_15/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_15/design_1_util_vector_logic_2_15/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_13/design_1_util_vector_logic_3_13/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_13/design_1_util_vector_logic_3_13/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link21/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_13/design_1_proc_sys_reset_16M_13/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link21/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_13/design_1_proc_sys_reset_16M_13/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link21/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_13/design_1_proc_sys_reset_1M_13/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link21/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_13/design_1_proc_sys_reset_1M_13/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link21/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_14/design_1_s2p_0_14/design_1_s2p_0_14_in_context.xdc] for cell 'design_1_i/link21/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_14/design_1_s2p_0_14/design_1_s2p_0_14_in_context.xdc] for cell 'design_1_i/link21/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_15/design_1_Counter_4bit_0_15/design_1_Counter_4bit_0_15_in_context.xdc] for cell 'design_1_i/link22/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_15/design_1_Counter_4bit_0_15/design_1_Counter_4bit_0_15_in_context.xdc] for cell 'design_1_i/link22/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_15/design_1_D_flip_flops_4_0_15/design_1_D_flip_flops_4_0_15_in_context.xdc] for cell 'design_1_i/link22/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_15/design_1_D_flip_flops_4_0_15/design_1_D_flip_flops_4_0_15_in_context.xdc] for cell 'design_1_i/link22/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_15/design_1_div16_0_15/design_1_div16_0_15_in_context.xdc] for cell 'design_1_i/link22/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_15/design_1_div16_0_15/design_1_div16_0_15_in_context.xdc] for cell 'design_1_i/link22/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_15/design_1_serial_shift_0_15/design_1_serial_shift_0_15_in_context.xdc] for cell 'design_1_i/link22/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_15/design_1_serial_shift_0_15/design_1_serial_shift_0_15_in_context.xdc] for cell 'design_1_i/link22/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_15/design_1_util_vector_logic_1_15/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_15/design_1_util_vector_logic_1_15/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_16/design_1_util_vector_logic_2_16/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_16/design_1_util_vector_logic_2_16/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_14/design_1_util_vector_logic_3_14/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_14/design_1_util_vector_logic_3_14/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link22/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_14/design_1_proc_sys_reset_16M_14/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link22/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_16M_14/design_1_proc_sys_reset_16M_14/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link22/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_14/design_1_proc_sys_reset_1M_14/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link22/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1M_14/design_1_proc_sys_reset_1M_14/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link22/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_15/design_1_s2p_0_15/design_1_s2p_0_15_in_context.xdc] for cell 'design_1_i/link22/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_15/design_1_s2p_0_15/design_1_s2p_0_15_in_context.xdc] for cell 'design_1_i/link22/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_10_1/design_1_blk_mem_gen_10_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_10_1/design_1_blk_mem_gen_10_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_11_1/design_1_blk_mem_gen_11_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_3a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_11_1/design_1_blk_mem_gen_11_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_3a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_12_1/design_1_blk_mem_gen_12_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_4a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_12_1/design_1_blk_mem_gen_12_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_4a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_13_1/design_1_blk_mem_gen_13_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_5a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_13_1/design_1_blk_mem_gen_13_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_5a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_14_1/design_1_blk_mem_gen_14_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_6a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_14_1/design_1_blk_mem_gen_14_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_6a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_15_1/design_1_blk_mem_gen_15_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_7a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_15_1/design_1_blk_mem_gen_15_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_7a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_2_3/design_1_blk_mem_gen_2_3/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_8a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_2_3/design_1_blk_mem_gen_2_3/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_8a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_3_3/design_1_blk_mem_gen_3_3/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_9a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_3_3/design_1_blk_mem_gen_3_3/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_9a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_4_2/design_1_blk_mem_gen_4_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_10a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_4_2/design_1_blk_mem_gen_4_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_10a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_5_2/design_1_blk_mem_gen_5_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_11a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_5_2/design_1_blk_mem_gen_5_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_11a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_6_2/design_1_blk_mem_gen_6_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_12a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_6_2/design_1_blk_mem_gen_6_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_12a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_7_2/design_1_blk_mem_gen_7_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_13a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_7_2/design_1_blk_mem_gen_7_2/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_13a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_9_1/design_1_blk_mem_gen_9_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_14a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_9_1/design_1_blk_mem_gen_9_1/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_14a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_30_0/design_1_blk_mem_gen_30_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_15a'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_30_0/design_1_blk_mem_gen_30_0/design_1_blk_mem_gen_2_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_15a'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_bram_rd_0_0/design_1_bram_rd_0_0/design_1_bram_rd_0_0_in_context.xdc] for cell 'design_1_i/bram_rd_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_bram_rd_0_0/design_1_bram_rd_0_0/design_1_bram_rd_0_0_in_context.xdc] for cell 'design_1_i/bram_rd_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0/design_1_smartconnect_1_0_in_context.xdc] for cell 'design_1_i/smartconnect_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0/design_1_smartconnect_1_0_in_context.xdc] for cell 'design_1_i/smartconnect_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/constrs_1/imports/new/top.xdc]
Finished Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/constrs_1/imports/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1530.883 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1530.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1530.883 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1531.020 ; gain = 0.137
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_10a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_10b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_11a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_11b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_12a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_12b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_13a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_13b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_14a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_14b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_15a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_15b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_1a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_1b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_2a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_2b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_3a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_3b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_4a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_4b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_5a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_5b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_6a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_6b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_7a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_7b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_8a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_8b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_9a' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_9b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_3b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_2b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_4b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_5b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_6b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_7b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link11/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link8/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link9/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link10/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link12/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link13/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link14/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_8b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_9b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_10b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_11b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_12b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_13b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_14b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_15b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link15/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link16/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link17/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link18/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link19/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link20/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link21/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link22/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_2a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_3a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_4a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_5a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_6a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_7a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_8a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_9a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_10a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_11a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_12a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_13a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_14a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_15a. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bram_rd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_in1' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_0/clk_in1' to 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_dma_0_0            |         1|
|2     |design_1_axis_data_fifo_0_0     |         1|
|3     |design_1_blk_mem_gen_0_2        |         1|
|4     |design_1_blk_mem_gen_0_4        |         1|
|5     |design_1_blk_mem_gen_4_2        |         1|
|6     |design_1_blk_mem_gen_2_0        |         1|
|7     |design_1_blk_mem_gen_5_2        |         1|
|8     |design_1_blk_mem_gen_3_0        |         1|
|9     |design_1_blk_mem_gen_6_2        |         1|
|10    |design_1_blk_mem_gen_4_0        |         1|
|11    |design_1_blk_mem_gen_7_2        |         1|
|12    |design_1_blk_mem_gen_5_0        |         1|
|13    |design_1_blk_mem_gen_9_1        |         1|
|14    |design_1_blk_mem_gen_6_0        |         1|
|15    |design_1_blk_mem_gen_30_0       |         1|
|16    |design_1_blk_mem_gen_7_0        |         1|
|17    |design_1_blk_mem_gen_1_3        |         1|
|18    |design_1_blk_mem_gen_0_5        |         1|
|19    |design_1_blk_mem_gen_10_1       |         1|
|20    |design_1_blk_mem_gen_0_7        |         1|
|21    |design_1_blk_mem_gen_11_1       |         1|
|22    |design_1_blk_mem_gen_0_6        |         1|
|23    |design_1_blk_mem_gen_12_1       |         1|
|24    |design_1_blk_mem_gen_0_8        |         1|
|25    |design_1_blk_mem_gen_13_1       |         1|
|26    |design_1_blk_mem_gen_1_2        |         1|
|27    |design_1_blk_mem_gen_14_1       |         1|
|28    |design_1_blk_mem_gen_2_1        |         1|
|29    |design_1_blk_mem_gen_15_1       |         1|
|30    |design_1_blk_mem_gen_3_1        |         1|
|31    |design_1_blk_mem_gen_2_3        |         1|
|32    |design_1_blk_mem_gen_0_0        |         1|
|33    |design_1_blk_mem_gen_3_3        |         1|
|34    |design_1_blk_mem_gen_1_0        |         1|
|35    |design_1_bram_rd_0_0            |         1|
|36    |design_1_clk_wiz_0_8            |         1|
|37    |design_1_proc_sys_reset_0_0     |         1|
|38    |design_1_processing_system7_0_0 |         1|
|39    |design_1_smartconnect_0_0       |         1|
|40    |design_1_smartconnect_1_0       |         1|
|41    |design_1_Counter_4bit_0_10      |         1|
|42    |design_1_D_flip_flops_4_0_10    |         1|
|43    |design_1_div16_0_10             |         1|
|44    |design_1_proc_sys_reset_16M_9   |         1|
|45    |design_1_proc_sys_reset_1M_9    |         1|
|46    |design_1_s2p_0_10               |         1|
|47    |design_1_serial_shift_0_10      |         1|
|48    |design_1_util_vector_logic_0_10 |         1|
|49    |design_1_util_vector_logic_1_10 |         1|
|50    |design_1_util_vector_logic_2_11 |         1|
|51    |design_1_util_vector_logic_3_9  |         1|
|52    |design_1_Counter_4bit_0_4       |         1|
|53    |design_1_D_flip_flops_4_0_4     |         1|
|54    |design_1_div16_0_4              |         1|
|55    |design_1_proc_sys_reset_16M_3   |         1|
|56    |design_1_proc_sys_reset_1M_3    |         1|
|57    |design_1_s2p_0_4                |         1|
|58    |design_1_serial_shift_0_4       |         1|
|59    |design_1_util_vector_logic_0_4  |         1|
|60    |design_1_util_vector_logic_1_4  |         1|
|61    |design_1_util_vector_logic_2_5  |         1|
|62    |design_1_util_vector_logic_3_3  |         1|
|63    |design_1_Counter_4bit_0_11      |         1|
|64    |design_1_D_flip_flops_4_0_11    |         1|
|65    |design_1_div16_0_11             |         1|
|66    |design_1_proc_sys_reset_16M_10  |         1|
|67    |design_1_proc_sys_reset_1M_10   |         1|
|68    |design_1_s2p_0_11               |         1|
|69    |design_1_serial_shift_0_11      |         1|
|70    |design_1_util_vector_logic_0_11 |         1|
|71    |design_1_util_vector_logic_1_11 |         1|
|72    |design_1_util_vector_logic_2_12 |         1|
|73    |design_1_util_vector_logic_3_10 |         1|
|74    |design_1_Counter_4bit_0_12      |         1|
|75    |design_1_D_flip_flops_4_0_12    |         1|
|76    |design_1_div16_0_12             |         1|
|77    |design_1_proc_sys_reset_16M_11  |         1|
|78    |design_1_proc_sys_reset_1M_11   |         1|
|79    |design_1_s2p_0_12               |         1|
|80    |design_1_serial_shift_0_12      |         1|
|81    |design_1_util_vector_logic_0_12 |         1|
|82    |design_1_util_vector_logic_1_12 |         1|
|83    |design_1_util_vector_logic_2_13 |         1|
|84    |design_1_util_vector_logic_3_11 |         1|
|85    |design_1_Counter_4bit_0_13      |         1|
|86    |design_1_D_flip_flops_4_0_13    |         1|
|87    |design_1_div16_0_13             |         1|
|88    |design_1_proc_sys_reset_16M_12  |         1|
|89    |design_1_proc_sys_reset_1M_12   |         1|
|90    |design_1_s2p_0_13               |         1|
|91    |design_1_serial_shift_0_13      |         1|
|92    |design_1_util_vector_logic_0_13 |         1|
|93    |design_1_util_vector_logic_1_13 |         1|
|94    |design_1_util_vector_logic_2_14 |         1|
|95    |design_1_util_vector_logic_3_12 |         1|
|96    |design_1_Counter_4bit_0_1       |         1|
|97    |design_1_D_flip_flops_4_0_1     |         1|
|98    |design_1_div16_0_1              |         1|
|99    |design_1_proc_sys_reset_16M_0   |         1|
|100   |design_1_proc_sys_reset_1M_0    |         1|
|101   |design_1_s2p_0_1                |         1|
|102   |design_1_serial_shift_0_1       |         1|
|103   |design_1_util_vector_logic_0_1  |         1|
|104   |design_1_util_vector_logic_1_1  |         1|
|105   |design_1_util_vector_logic_2_2  |         1|
|106   |design_1_util_vector_logic_3_0  |         1|
|107   |design_1_Counter_4bit_0_2       |         1|
|108   |design_1_D_flip_flops_4_0_2     |         1|
|109   |design_1_div16_0_2              |         1|
|110   |design_1_proc_sys_reset_16M_1   |         1|
|111   |design_1_proc_sys_reset_1M_1    |         1|
|112   |design_1_s2p_0_2                |         1|
|113   |design_1_serial_shift_0_2       |         1|
|114   |design_1_util_vector_logic_0_2  |         1|
|115   |design_1_util_vector_logic_1_2  |         1|
|116   |design_1_util_vector_logic_2_3  |         1|
|117   |design_1_util_vector_logic_3_1  |         1|
|118   |design_1_Counter_4bit_0_3       |         1|
|119   |design_1_D_flip_flops_4_0_3     |         1|
|120   |design_1_div16_0_3              |         1|
|121   |design_1_proc_sys_reset_16M_2   |         1|
|122   |design_1_proc_sys_reset_1M_2    |         1|
|123   |design_1_s2p_0_3                |         1|
|124   |design_1_serial_shift_0_3       |         1|
|125   |design_1_util_vector_logic_0_3  |         1|
|126   |design_1_util_vector_logic_1_3  |         1|
|127   |design_1_util_vector_logic_2_4  |         1|
|128   |design_1_util_vector_logic_3_2  |         1|
|129   |design_1_Counter_4bit_0_5       |         1|
|130   |design_1_D_flip_flops_4_0_5     |         1|
|131   |design_1_div16_0_5              |         1|
|132   |design_1_proc_sys_reset_16M_4   |         1|
|133   |design_1_proc_sys_reset_1M_4    |         1|
|134   |design_1_s2p_0_5                |         1|
|135   |design_1_serial_shift_0_5       |         1|
|136   |design_1_util_vector_logic_0_5  |         1|
|137   |design_1_util_vector_logic_1_5  |         1|
|138   |design_1_util_vector_logic_2_6  |         1|
|139   |design_1_util_vector_logic_3_4  |         1|
|140   |design_1_Counter_4bit_0_6       |         1|
|141   |design_1_D_flip_flops_4_0_6     |         1|
|142   |design_1_div16_0_6              |         1|
|143   |design_1_proc_sys_reset_16M_5   |         1|
|144   |design_1_proc_sys_reset_1M_5    |         1|
|145   |design_1_s2p_0_6                |         1|
|146   |design_1_serial_shift_0_6       |         1|
|147   |design_1_util_vector_logic_0_6  |         1|
|148   |design_1_util_vector_logic_1_6  |         1|
|149   |design_1_util_vector_logic_2_7  |         1|
|150   |design_1_util_vector_logic_3_5  |         1|
|151   |design_1_Counter_4bit_0_7       |         1|
|152   |design_1_D_flip_flops_4_0_7     |         1|
|153   |design_1_div16_0_7              |         1|
|154   |design_1_proc_sys_reset_16M_6   |         1|
|155   |design_1_proc_sys_reset_1M_6    |         1|
|156   |design_1_s2p_0_7                |         1|
|157   |design_1_serial_shift_0_7       |         1|
|158   |design_1_util_vector_logic_0_7  |         1|
|159   |design_1_util_vector_logic_1_7  |         1|
|160   |design_1_util_vector_logic_2_8  |         1|
|161   |design_1_util_vector_logic_3_6  |         1|
|162   |design_1_Counter_4bit_0_14      |         1|
|163   |design_1_D_flip_flops_4_0_14    |         1|
|164   |design_1_div16_0_14             |         1|
|165   |design_1_proc_sys_reset_16M_13  |         1|
|166   |design_1_proc_sys_reset_1M_13   |         1|
|167   |design_1_s2p_0_14               |         1|
|168   |design_1_serial_shift_0_14      |         1|
|169   |design_1_util_vector_logic_0_14 |         1|
|170   |design_1_util_vector_logic_1_14 |         1|
|171   |design_1_util_vector_logic_2_15 |         1|
|172   |design_1_util_vector_logic_3_13 |         1|
|173   |design_1_Counter_4bit_0_15      |         1|
|174   |design_1_D_flip_flops_4_0_15    |         1|
|175   |design_1_div16_0_15             |         1|
|176   |design_1_proc_sys_reset_16M_14  |         1|
|177   |design_1_proc_sys_reset_1M_14   |         1|
|178   |design_1_s2p_0_15               |         1|
|179   |design_1_serial_shift_0_15      |         1|
|180   |design_1_util_vector_logic_0_15 |         1|
|181   |design_1_util_vector_logic_1_15 |         1|
|182   |design_1_util_vector_logic_2_16 |         1|
|183   |design_1_util_vector_logic_3_14 |         1|
|184   |design_1_Counter_4bit_0_0       |         1|
|185   |design_1_D_flip_flops_4_0_0     |         1|
|186   |design_1_div16_0_0              |         1|
|187   |design_1_proc_sys_reset_0_1     |         1|
|188   |design_1_proc_sys_reset_0_2     |         1|
|189   |design_1_s2p_0_0                |         1|
|190   |design_1_serial_shift_0_0       |         1|
|191   |design_1_util_vector_logic_0_0  |         1|
|192   |design_1_util_vector_logic_1_0  |         1|
|193   |design_1_util_vector_logic_2_0  |         1|
|194   |design_1_util_vector_logic_2_1  |         1|
|195   |design_1_Counter_4bit_0_8       |         1|
|196   |design_1_D_flip_flops_4_0_8     |         1|
|197   |design_1_div16_0_8              |         1|
|198   |design_1_proc_sys_reset_16M_7   |         1|
|199   |design_1_proc_sys_reset_1M_7    |         1|
|200   |design_1_s2p_0_8                |         1|
|201   |design_1_serial_shift_0_8       |         1|
|202   |design_1_util_vector_logic_0_8  |         1|
|203   |design_1_util_vector_logic_1_8  |         1|
|204   |design_1_util_vector_logic_2_9  |         1|
|205   |design_1_util_vector_logic_3_7  |         1|
|206   |design_1_Counter_4bit_0_9       |         1|
|207   |design_1_D_flip_flops_4_0_9     |         1|
|208   |design_1_div16_0_9              |         1|
|209   |design_1_proc_sys_reset_16M_8   |         1|
|210   |design_1_proc_sys_reset_1M_8    |         1|
|211   |design_1_s2p_0_9                |         1|
|212   |design_1_serial_shift_0_9       |         1|
|213   |design_1_util_vector_logic_0_9  |         1|
|214   |design_1_util_vector_logic_1_9  |         1|
|215   |design_1_util_vector_logic_2_10 |         1|
|216   |design_1_util_vector_logic_3_8  |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_Counter_4bit_0_0       |     1|
|2     |design_1_Counter_4bit_0_1       |     1|
|3     |design_1_Counter_4bit_0_10      |     1|
|4     |design_1_Counter_4bit_0_11      |     1|
|5     |design_1_Counter_4bit_0_12      |     1|
|6     |design_1_Counter_4bit_0_13      |     1|
|7     |design_1_Counter_4bit_0_14      |     1|
|8     |design_1_Counter_4bit_0_15      |     1|
|9     |design_1_Counter_4bit_0_2       |     1|
|10    |design_1_Counter_4bit_0_3       |     1|
|11    |design_1_Counter_4bit_0_4       |     1|
|12    |design_1_Counter_4bit_0_5       |     1|
|13    |design_1_Counter_4bit_0_6       |     1|
|14    |design_1_Counter_4bit_0_7       |     1|
|15    |design_1_Counter_4bit_0_8       |     1|
|16    |design_1_Counter_4bit_0_9       |     1|
|17    |design_1_D_flip_flops_4_0_0     |     1|
|18    |design_1_D_flip_flops_4_0_1     |     1|
|19    |design_1_D_flip_flops_4_0_10    |     1|
|20    |design_1_D_flip_flops_4_0_11    |     1|
|21    |design_1_D_flip_flops_4_0_12    |     1|
|22    |design_1_D_flip_flops_4_0_13    |     1|
|23    |design_1_D_flip_flops_4_0_14    |     1|
|24    |design_1_D_flip_flops_4_0_15    |     1|
|25    |design_1_D_flip_flops_4_0_2     |     1|
|26    |design_1_D_flip_flops_4_0_3     |     1|
|27    |design_1_D_flip_flops_4_0_4     |     1|
|28    |design_1_D_flip_flops_4_0_5     |     1|
|29    |design_1_D_flip_flops_4_0_6     |     1|
|30    |design_1_D_flip_flops_4_0_7     |     1|
|31    |design_1_D_flip_flops_4_0_8     |     1|
|32    |design_1_D_flip_flops_4_0_9     |     1|
|33    |design_1_axi_dma_0_0            |     1|
|34    |design_1_axis_data_fifo_0_0     |     1|
|35    |design_1_blk_mem_gen_0_0        |     1|
|36    |design_1_blk_mem_gen_0_2        |     1|
|37    |design_1_blk_mem_gen_0_4        |     1|
|38    |design_1_blk_mem_gen_0_5        |     1|
|39    |design_1_blk_mem_gen_0_6        |     1|
|40    |design_1_blk_mem_gen_0_7        |     1|
|41    |design_1_blk_mem_gen_0_8        |     1|
|42    |design_1_blk_mem_gen_10_1       |     1|
|43    |design_1_blk_mem_gen_11_1       |     1|
|44    |design_1_blk_mem_gen_12_1       |     1|
|45    |design_1_blk_mem_gen_13_1       |     1|
|46    |design_1_blk_mem_gen_14_1       |     1|
|47    |design_1_blk_mem_gen_15_1       |     1|
|48    |design_1_blk_mem_gen_1_0        |     1|
|49    |design_1_blk_mem_gen_1_2        |     1|
|50    |design_1_blk_mem_gen_1_3        |     1|
|51    |design_1_blk_mem_gen_2_0        |     1|
|52    |design_1_blk_mem_gen_2_1        |     1|
|53    |design_1_blk_mem_gen_2_3        |     1|
|54    |design_1_blk_mem_gen_30_0       |     1|
|55    |design_1_blk_mem_gen_3_0        |     1|
|56    |design_1_blk_mem_gen_3_1        |     1|
|57    |design_1_blk_mem_gen_3_3        |     1|
|58    |design_1_blk_mem_gen_4_0        |     1|
|59    |design_1_blk_mem_gen_4_2        |     1|
|60    |design_1_blk_mem_gen_5_0        |     1|
|61    |design_1_blk_mem_gen_5_2        |     1|
|62    |design_1_blk_mem_gen_6_0        |     1|
|63    |design_1_blk_mem_gen_6_2        |     1|
|64    |design_1_blk_mem_gen_7_0        |     1|
|65    |design_1_blk_mem_gen_7_2        |     1|
|66    |design_1_blk_mem_gen_9_1        |     1|
|67    |design_1_bram_rd_0_0            |     1|
|68    |design_1_clk_wiz_0_8            |     1|
|69    |design_1_div16_0_0              |     1|
|70    |design_1_div16_0_1              |     1|
|71    |design_1_div16_0_10             |     1|
|72    |design_1_div16_0_11             |     1|
|73    |design_1_div16_0_12             |     1|
|74    |design_1_div16_0_13             |     1|
|75    |design_1_div16_0_14             |     1|
|76    |design_1_div16_0_15             |     1|
|77    |design_1_div16_0_2              |     1|
|78    |design_1_div16_0_3              |     1|
|79    |design_1_div16_0_4              |     1|
|80    |design_1_div16_0_5              |     1|
|81    |design_1_div16_0_6              |     1|
|82    |design_1_div16_0_7              |     1|
|83    |design_1_div16_0_8              |     1|
|84    |design_1_div16_0_9              |     1|
|85    |design_1_proc_sys_reset_0_0     |     1|
|86    |design_1_proc_sys_reset_0_1     |     1|
|87    |design_1_proc_sys_reset_0_2     |     1|
|88    |design_1_proc_sys_reset_16M_0   |     1|
|89    |design_1_proc_sys_reset_16M_1   |     1|
|90    |design_1_proc_sys_reset_16M_10  |     1|
|91    |design_1_proc_sys_reset_16M_11  |     1|
|92    |design_1_proc_sys_reset_16M_12  |     1|
|93    |design_1_proc_sys_reset_16M_13  |     1|
|94    |design_1_proc_sys_reset_16M_14  |     1|
|95    |design_1_proc_sys_reset_16M_2   |     1|
|96    |design_1_proc_sys_reset_16M_3   |     1|
|97    |design_1_proc_sys_reset_16M_4   |     1|
|98    |design_1_proc_sys_reset_16M_5   |     1|
|99    |design_1_proc_sys_reset_16M_6   |     1|
|100   |design_1_proc_sys_reset_16M_7   |     1|
|101   |design_1_proc_sys_reset_16M_8   |     1|
|102   |design_1_proc_sys_reset_16M_9   |     1|
|103   |design_1_proc_sys_reset_1M_0    |     1|
|104   |design_1_proc_sys_reset_1M_1    |     1|
|105   |design_1_proc_sys_reset_1M_10   |     1|
|106   |design_1_proc_sys_reset_1M_11   |     1|
|107   |design_1_proc_sys_reset_1M_12   |     1|
|108   |design_1_proc_sys_reset_1M_13   |     1|
|109   |design_1_proc_sys_reset_1M_14   |     1|
|110   |design_1_proc_sys_reset_1M_2    |     1|
|111   |design_1_proc_sys_reset_1M_3    |     1|
|112   |design_1_proc_sys_reset_1M_4    |     1|
|113   |design_1_proc_sys_reset_1M_5    |     1|
|114   |design_1_proc_sys_reset_1M_6    |     1|
|115   |design_1_proc_sys_reset_1M_7    |     1|
|116   |design_1_proc_sys_reset_1M_8    |     1|
|117   |design_1_proc_sys_reset_1M_9    |     1|
|118   |design_1_processing_system7_0_0 |     1|
|119   |design_1_s2p_0_0                |     1|
|120   |design_1_s2p_0_1                |     1|
|121   |design_1_s2p_0_10               |     1|
|122   |design_1_s2p_0_11               |     1|
|123   |design_1_s2p_0_12               |     1|
|124   |design_1_s2p_0_13               |     1|
|125   |design_1_s2p_0_14               |     1|
|126   |design_1_s2p_0_15               |     1|
|127   |design_1_s2p_0_2                |     1|
|128   |design_1_s2p_0_3                |     1|
|129   |design_1_s2p_0_4                |     1|
|130   |design_1_s2p_0_5                |     1|
|131   |design_1_s2p_0_6                |     1|
|132   |design_1_s2p_0_7                |     1|
|133   |design_1_s2p_0_8                |     1|
|134   |design_1_s2p_0_9                |     1|
|135   |design_1_serial_shift_0_0       |     1|
|136   |design_1_serial_shift_0_1       |     1|
|137   |design_1_serial_shift_0_10      |     1|
|138   |design_1_serial_shift_0_11      |     1|
|139   |design_1_serial_shift_0_12      |     1|
|140   |design_1_serial_shift_0_13      |     1|
|141   |design_1_serial_shift_0_14      |     1|
|142   |design_1_serial_shift_0_15      |     1|
|143   |design_1_serial_shift_0_2       |     1|
|144   |design_1_serial_shift_0_3       |     1|
|145   |design_1_serial_shift_0_4       |     1|
|146   |design_1_serial_shift_0_5       |     1|
|147   |design_1_serial_shift_0_6       |     1|
|148   |design_1_serial_shift_0_7       |     1|
|149   |design_1_serial_shift_0_8       |     1|
|150   |design_1_serial_shift_0_9       |     1|
|151   |design_1_smartconnect_0_0       |     1|
|152   |design_1_smartconnect_1_0       |     1|
|153   |design_1_util_vector_logic_0_0  |     1|
|154   |design_1_util_vector_logic_0_1  |     1|
|155   |design_1_util_vector_logic_0_10 |     1|
|156   |design_1_util_vector_logic_0_11 |     1|
|157   |design_1_util_vector_logic_0_12 |     1|
|158   |design_1_util_vector_logic_0_13 |     1|
|159   |design_1_util_vector_logic_0_14 |     1|
|160   |design_1_util_vector_logic_0_15 |     1|
|161   |design_1_util_vector_logic_0_2  |     1|
|162   |design_1_util_vector_logic_0_3  |     1|
|163   |design_1_util_vector_logic_0_4  |     1|
|164   |design_1_util_vector_logic_0_5  |     1|
|165   |design_1_util_vector_logic_0_6  |     1|
|166   |design_1_util_vector_logic_0_7  |     1|
|167   |design_1_util_vector_logic_0_8  |     1|
|168   |design_1_util_vector_logic_0_9  |     1|
|169   |design_1_util_vector_logic_1_0  |     1|
|170   |design_1_util_vector_logic_1_1  |     1|
|171   |design_1_util_vector_logic_1_10 |     1|
|172   |design_1_util_vector_logic_1_11 |     1|
|173   |design_1_util_vector_logic_1_12 |     1|
|174   |design_1_util_vector_logic_1_13 |     1|
|175   |design_1_util_vector_logic_1_14 |     1|
|176   |design_1_util_vector_logic_1_15 |     1|
|177   |design_1_util_vector_logic_1_2  |     1|
|178   |design_1_util_vector_logic_1_3  |     1|
|179   |design_1_util_vector_logic_1_4  |     1|
|180   |design_1_util_vector_logic_1_5  |     1|
|181   |design_1_util_vector_logic_1_6  |     1|
|182   |design_1_util_vector_logic_1_7  |     1|
|183   |design_1_util_vector_logic_1_8  |     1|
|184   |design_1_util_vector_logic_1_9  |     1|
|185   |design_1_util_vector_logic_2_0  |     1|
|186   |design_1_util_vector_logic_2_1  |     1|
|187   |design_1_util_vector_logic_2_10 |     1|
|188   |design_1_util_vector_logic_2_11 |     1|
|189   |design_1_util_vector_logic_2_12 |     1|
|190   |design_1_util_vector_logic_2_13 |     1|
|191   |design_1_util_vector_logic_2_14 |     1|
|192   |design_1_util_vector_logic_2_15 |     1|
|193   |design_1_util_vector_logic_2_16 |     1|
|194   |design_1_util_vector_logic_2_2  |     1|
|195   |design_1_util_vector_logic_2_3  |     1|
|196   |design_1_util_vector_logic_2_4  |     1|
|197   |design_1_util_vector_logic_2_5  |     1|
|198   |design_1_util_vector_logic_2_6  |     1|
|199   |design_1_util_vector_logic_2_7  |     1|
|200   |design_1_util_vector_logic_2_8  |     1|
|201   |design_1_util_vector_logic_2_9  |     1|
|202   |design_1_util_vector_logic_3_0  |     1|
|203   |design_1_util_vector_logic_3_1  |     1|
|204   |design_1_util_vector_logic_3_10 |     1|
|205   |design_1_util_vector_logic_3_11 |     1|
|206   |design_1_util_vector_logic_3_12 |     1|
|207   |design_1_util_vector_logic_3_13 |     1|
|208   |design_1_util_vector_logic_3_14 |     1|
|209   |design_1_util_vector_logic_3_2  |     1|
|210   |design_1_util_vector_logic_3_3  |     1|
|211   |design_1_util_vector_logic_3_4  |     1|
|212   |design_1_util_vector_logic_3_5  |     1|
|213   |design_1_util_vector_logic_3_6  |     1|
|214   |design_1_util_vector_logic_3_7  |     1|
|215   |design_1_util_vector_logic_3_8  |     1|
|216   |design_1_util_vector_logic_3_9  |     1|
|217   |IBUF                            |     1|
|218   |OBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------------+------+
|      |Instance           |Module                   |Cells |
+------+-------------------+-------------------------+------+
|1     |top                |                         |  4671|
|2     |  design_1_i       |design_1                 |  4669|
|3     |    xlconstant_0   |design_1_xlconstant_0_17 |     0|
|4     |    xlconstant_1   |design_1_xlconstant_1_0  |     0|
|5     |    xlconstant_2   |design_1_xlconstant_2_0  |     0|
|6     |    link10         |link10_imp_9WSWP5        |    79|
|7     |      xlconstant_0 |design_1_xlconstant_0_11 |     0|
|8     |    link11         |link11_imp_EN1E4Q        |    79|
|9     |      xlconstant_0 |design_1_xlconstant_0_5  |     0|
|10    |    link12         |link12_imp_3OWQ33        |    79|
|11    |      xlconstant_0 |design_1_xlconstant_0_12 |     0|
|12    |    link13         |link13_imp_79S9JG        |    79|
|13    |      xlconstant_0 |design_1_xlconstant_0_13 |     0|
|14    |    link14         |link14_imp_Z1V24L        |    79|
|15    |      xlconstant_0 |design_1_xlconstant_0_14 |     0|
|16    |    link15         |link15_imp_T6NQ2U        |    79|
|17    |      xlconstant_0 |design_1_xlconstant_0_2  |     0|
|18    |    link16         |link16_imp_MDF2TF        |    79|
|19    |      xlconstant_0 |design_1_xlconstant_0_3  |     0|
|20    |    link17         |link17_imp_JXO3LS        |    79|
|21    |      xlconstant_0 |design_1_xlconstant_0_4  |     0|
|22    |    link18         |link18_imp_16A2BV5       |    79|
|23    |      xlconstant_0 |design_1_xlconstant_0_6  |     0|
|24    |    link19         |link19_imp_13PGZWY       |    79|
|25    |      xlconstant_0 |design_1_xlconstant_0_7  |     0|
|26    |    link20         |link20_imp_1JNCQDM       |    79|
|27    |      xlconstant_0 |design_1_xlconstant_0_8  |     0|
|28    |    link21         |link21_imp_1Q51DJD       |    79|
|29    |      xlconstant_0 |design_1_xlconstant_0_15 |     0|
|30    |    link22         |link22_imp_1RY5V64       |    79|
|31    |      xlconstant_0 |design_1_xlconstant_0_16 |     0|
|32    |    link7          |link7_imp_6D7VH2         |    79|
|33    |      xlconstant_0 |design_1_xlconstant_0_1  |     0|
|34    |    link8          |link8_imp_1JUOCLJ        |    79|
|35    |      xlconstant_0 |design_1_xlconstant_0_9  |     0|
|36    |    link9          |link9_imp_1PNDYMC        |    79|
|37    |      xlconstant_0 |design_1_xlconstant_0_10 |     0|
+------+-------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1531.957 ; gain = 169.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.957 ; gain = 534.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1535.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
221 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1535.473 ; gain = 551.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1535.473 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/project/zedboard_16adc/zedboard_16adc_0104/zedboard_16adc_16/zedboard_16adc.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 12 14:16:37 2021...
