// Seed: 416156910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  localparam id_8 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wire id_11,
    output wire id_12
);
  assign id_4 = id_6;
  logic [7:0][""] id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14
  );
  assign id_5 = id_8;
endmodule
