MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_1_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_1_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_1_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
MacroModel pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_0_/CK  150.00ps 150.00ps 150.00ps 150.00ps 0pf VIEW_SETUP
