<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84856987313</prism:url><dc:identifier>SCOPUS_ID:84856987313</dc:identifier><eid>2-s2.0-84856987313</eid><dc:title>Acceleration of information-theoretic data analysis with graphics processing units Przyspieszenie analizy danych opartej o teori{ogonek}e informacji przy pomocy programowalnych kart graficznych)</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>0</citedby-count><prism:publicationName>Przeglad Elektrotechniczny</prism:publicationName><source-id>18700</source-id><prism:issn>00332097</prism:issn><prism:volume>88</prism:volume><prism:issueIdentifier>2</prism:issueIdentifier><prism:startingPage>136</prism:startingPage><prism:endingPage>139</prism:endingPage><prism:pageRange>136-139</prism:pageRange><prism:coverDate>2012-02-16</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="54988061800"><ce:initials>D.</ce:initials><ce:indexed-name>Sluga D.</ce:indexed-name><ce:surname>Sluga</ce:surname><ce:given-name>Davor</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Sluga D.</ce:indexed-name><ce:surname>Sluga</ce:surname><ce:given-name>Davor</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/54988061800</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>Abstract. Information-theoretic measures are frequently employed to assess the degree of feature interactions when mining attribute-value data sets. For large data sets, obtaining these measures quickly poses an unmanageable computational burden. In this work we examine the applicability of consumer graphics processing units supporting CUDA architecture to speed-up the computation of information-theoretic measures. Our implementation was tested on a variety of data sets, and compared with the performance of sequential algorithms running on the central processing unit.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84856987313" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84856987313&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84856987313&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="54988061800"><ce:initials>D.</ce:initials><ce:indexed-name>Sluga D.</ce:indexed-name><ce:surname>Sluga</ce:surname><ce:given-name>Davor</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Sluga D.</ce:indexed-name><ce:surname>Sluga</ce:surname><ce:given-name>Davor</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/54988061800</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="6506958162"><ce:initials>T.</ce:initials><ce:indexed-name>Curk T.</ce:indexed-name><ce:surname>Curk</ce:surname><ce:given-name>Tomaž</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Curk T.</ce:indexed-name><ce:surname>Curk</ce:surname><ce:given-name>Tomaž</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6506958162</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="3" auid="7003934784"><ce:initials>B.</ce:initials><ce:indexed-name>Zupan B.</ce:indexed-name><ce:surname>Zupan</ce:surname><ce:given-name>Blaž</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Zupan B.</ce:indexed-name><ce:surname>Zupan</ce:surname><ce:given-name>Blaž</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7003934784</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="4" auid="6506205187"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotric</ce:surname><ce:given-name>Uroš</ce:given-name><preferred-name><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotric</ce:surname><ce:given-name>Uroš</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6506205187</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="pol"/><authkeywords><author-keyword>CUDA</author-keyword><author-keyword>Data mining</author-keyword><author-keyword>Information-theoretic measures</author-keyword><author-keyword>Parallelization</author-keyword></authkeywords><idxterms/><subject-areas><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2018" month="06" day="22" timestamp="2018-06-22T05:10:25.000025-04:00"/><ait:date-sort year="2012" month="02" day="16"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2012 Elsevier B.V., All rights reserved.</copyright><itemidlist><itemid idtype="PUI">364230370</itemid><itemid idtype="SNCPX">2012008397</itemid><itemid idtype="SCP">84856987313</itemid><itemid idtype="SGR">84856987313</itemid></itemidlist><history><date-created year="2012" month="02" day="16"/></history><dbcollection>SNCPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><citation-language xml:lang="pol" language="Polish"/><abstract-language xml:lang="eng" language="English"/><abstract-language xml:lang="pol" language="Polish"/><author-keywords><author-keyword>CUDA</author-keyword><author-keyword>Data mining</author-keyword><author-keyword>Information-theoretic measures</author-keyword><author-keyword>Parallelization</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="n" language="English">Acceleration of information-theoretic data analysis with graphics processing units</titletext><titletext xml:lang="pol" original="y" language="Polish">Przyspieszenie analizy danych opartej o teori{ogonek}e informacji przy pomocy programowalnych kart graficznych)</titletext></citation-title><author-group><author auid="54988061800" seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>Sluga D.</ce:indexed-name><ce:surname>Sluga</ce:surname><ce:given-name>Davor</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Sluga D.</ce:indexed-name><ce:surname>Sluga</ce:surname><ce:given-name>Davor</ce:given-name></preferred-name></author><author auid="6506958162" seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Curk T.</ce:indexed-name><ce:surname>Curk</ce:surname><ce:given-name>Tomaž</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Curk T.</ce:indexed-name><ce:surname>Curk</ce:surname><ce:given-name>Tomaž</ce:given-name></preferred-name></author><author auid="7003934784" seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Zupan B.</ce:indexed-name><ce:surname>Zupan</ce:surname><ce:given-name>Blaž</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Zupan B.</ce:indexed-name><ce:surname>Zupan</ce:surname><ce:given-name>Blaž</ce:given-name></preferred-name></author><author auid="6506205187" seq="4"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotric</ce:surname><ce:given-name>Uroš</ce:given-name><preferred-name><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotric</ce:surname><ce:given-name>Uroš</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>Univeristy of Ljubljana</organization><address-part>Tržaška ulica 25</address-part><city-group>1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>D.</ce:initials><ce:indexed-name>Sluga D.</ce:indexed-name><ce:surname>Sluga</ce:surname></person><affiliation country="svn"><organization>Faculty of Computer and Information Science</organization><organization>Univeristy of Ljubljana</organization><address-part>Tržaška ulica 25</address-part><city-group>1000 Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>Abstract. Information-theoretic measures are frequently employed to assess the degree of feature interactions when mining attribute-value data sets. For large data sets, obtaining these measures quickly poses an unmanageable computational burden. In this work we examine the applicability of consumer graphics processing units supporting CUDA architecture to speed-up the computation of information-theoretic measures. Our implementation was tested on a variety of data sets, and compared with the performance of sequential algorithms running on the central processing unit.</ce:para></abstract></abstracts><source srcid="18700" type="j" country="pol"><sourcetitle>Przeglad Elektrotechniczny</sourcetitle><sourcetitle-abbrev>Prz. Elektrotech.</sourcetitle-abbrev><issn type="print">00332097</issn><volisspag><voliss volume="88" issue="2"/><pagerange first="136" last="139"/></volisspag><publicationyear first="2012"/><publicationdate><year>2012</year><date-text xfab-added="true">2012</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="ASJC"><classification>2208</classification></classifications><classifications type="SUBJABBR"><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="15"><reference id="1"><ref-info><ref-title><ref-titletext>Feature Extraction Using Information-Theoretic Learning</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746475260</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.K.E.</ce:initials><ce:indexed-name>Hild I.K.E.</ce:indexed-name><ce:surname>Hild</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Erdogmus D.</ce:indexed-name><ce:surname>Erdogmus</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Torkkola K.</ce:indexed-name><ce:surname>Torkkola</ce:surname></author><author seq="4"><ce:initials>J.C.</ce:initials><ce:indexed-name>Principe J.C.</ce:indexed-name><ce:surname>Principe</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions On Pattern Analysis and Machine Intelligence</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="28" issue="9"/><pagerange first="1385" last="1392"/></ref-volisspag></ref-info><ref-fulltext>Hild Il K.E., Erdogmus D., Torkkola K., Principe J.C.: Feature Extraction Using Information-Theoretic Learning, IEEE Transactions on Pattern Analysis and Machine Intelligence, 28 (2006), No. 9, 1385-1392.</ref-fulltext></reference><reference id="2"><ref-info><refd-itemidlist><itemid idtype="SGR">84889281816</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Cover T.</ce:indexed-name><ce:surname>Cover</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Thomas J.</ce:indexed-name><ce:surname>Thomas</ce:surname></author></ref-authors><ref-sourcetitle>Elements of Information Theory</ref-sourcetitle><ref-publicationyear first="2006"/><ref-text>New York, Wiley</ref-text></ref-info><ref-fulltext>Cover T., Thomas J.: Elements of Information Theory, New York, Wiley (2006).</ref-fulltext></reference><reference id="3"><ref-info><refd-itemidlist><itemid idtype="SGR">0011019975</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Lee C.</ce:indexed-name><ce:surname>Lee</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Landgrebe D.</ce:indexed-name><ce:surname>Landgrebe</ce:surname></author></ref-authors><ref-sourcetitle>Feature Extraction and Classification Algorithms For High Dimensional Data</ref-sourcetitle><ref-publicationyear first="1993"/><ref-text>TR-EE 93-1, School of Electrical Engineering, Purdue University, Indiana</ref-text></ref-info><ref-fulltext>Lee C., Landgrebe, D.: Feature Extraction and Classification Algorithms for High Dimensional Data, TR-EE 93-1, School of Electrical Engineering, Purdue University, Indiana (1993).</ref-fulltext></reference><reference id="4"><ref-info><refd-itemidlist><itemid idtype="SGR">49049088756</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.D.</ce:initials><ce:indexed-name>Owens J.D.</ce:indexed-name><ce:surname>Owens</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Houston M.</ce:indexed-name><ce:surname>Houston</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Luebke D.</ce:indexed-name><ce:surname>Luebke</ce:surname></author><author seq="4"><ce:initials>S.</ce:initials><ce:indexed-name>Green S.</ce:indexed-name><ce:surname>Green</ce:surname></author><author seq="5"><ce:initials>J.E.</ce:initials><ce:indexed-name>Stone J.E.</ce:indexed-name><ce:surname>Stone</ce:surname></author><author seq="6"><ce:initials>J.C.</ce:initials><ce:indexed-name>Phillips J.C.</ce:indexed-name><ce:surname>Phillips</ce:surname></author></ref-authors><ref-sourcetitle>GPU Computing</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="96" issue="5"/><pagerange first="879" last="899"/></ref-volisspag><ref-text>Proceedings of the IEEE</ref-text></ref-info><ref-fulltext>Owens J.D., Houston M., Luebke D., Green S., Stone J.E., Phillips J.C.: GPU Computing, Proceedings of the IEEE, 96 (2008), No. 5, 879-899.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>Optimization of Bayesian Track-Before-Detect algorithms for GPGPUs Implementations</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">77954341271</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Mazurek P.</ce:indexed-name><ce:surname>Mazurek</ce:surname></author></ref-authors><ref-sourcetitle>Przegla {ogonek}d Elektrotechniczny</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="86" issue="7"/><pagerange first="187" last="189"/></ref-volisspag></ref-info><ref-fulltext>Mazurek P.: Optimization of Bayesian Track-Before-Detect algorithms for GPGPUs Implementations, Przegla {ogonek}d elektrotechniczny, 86 (2010), No. 7, 187-189.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>CUDA accelerated finite element mesh morpher</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84860390494</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Borysiak M.</ce:indexed-name><ce:surname>Borysiak</ce:surname></author><author seq="2"><ce:initials>Z.</ce:initials><ce:indexed-name>Krawczyk Z.</ce:indexed-name><ce:surname>Krawczyk</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Starzynski J.</ce:indexed-name><ce:surname>Starzynski</ce:surname></author><author seq="4"><ce:initials>R.</ce:initials><ce:indexed-name>Szmurlo R.</ce:indexed-name><ce:surname>Szmurło</ce:surname></author><author seq="5"><ce:initials>S.</ce:initials><ce:indexed-name>Wincenciak S.</ce:indexed-name><ce:surname>Wincenciak</ce:surname></author></ref-authors><ref-sourcetitle>Przeglad Elektrotechniczny</ref-sourcetitle><ref-publicationyear first="2011"/><ref-volisspag><voliss volume="87" issue="5"/><pagerange first="176" last="178"/></ref-volisspag></ref-info><ref-fulltext>M. Borysiak, Z. Krawczyk, J. Starzynski, R. Szmurło, S. Wincenciak, CUDA accelerated finite element mesh morpher, Przeglad elektrotechniczny, 87 (2011), No. 5, 176-178.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>A Parallel Algorithm for Error Correction in High-Throughput Short-Read Data on CUDA-enabled Graphics Hardware</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">77952001158</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Shi H.</ce:indexed-name><ce:surname>Shi</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Schmidt B.</ce:indexed-name><ce:surname>Schmidt</ce:surname></author><author seq="3"><ce:initials>W.</ce:initials><ce:indexed-name>Liu W.</ce:indexed-name><ce:surname>Liu</ce:surname></author><author seq="4"><ce:initials>W.</ce:initials><ce:indexed-name>Mueller-Wittig W.</ce:indexed-name><ce:surname>Mueller-Wittig</ce:surname></author></ref-authors><ref-sourcetitle>Journal of Computational Biology</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="17" issue="4"/><pagerange first="603" last="615"/></ref-volisspag></ref-info><ref-fulltext>Shi H., Schmidt B., Liu W., Mueller-Wittig W.: A Parallel Algorithm for Error Correction in High-Throughput Short-Read Data on CUDA-enabled Graphics Hardware, Journal of Computational Biology, 17 (2010), No. 4, 603-615.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Exploiting graphics processing units for computational biology and bioinformatics</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84862833345</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Payne J.</ce:indexed-name><ce:surname>Payne</ce:surname></author><author seq="2"><ce:initials>N.A.</ce:initials><ce:indexed-name>Sinnott-Armstrong N.A.</ce:indexed-name><ce:surname>Sinnott-Armstrong</ce:surname></author><author seq="3"><ce:initials>J.H.</ce:initials><ce:indexed-name>Moore J.H.</ce:indexed-name><ce:surname>Moore</ce:surname></author></ref-authors><ref-sourcetitle>Interdisciplinary Sciences</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="2" issue="3"/><pagerange first="213" last="220"/></ref-volisspag></ref-info><ref-fulltext>Payne J., Sinnott-Armstrong N.A., Moore J.H.: Exploiting graphics processing units for computational biology and bioinformatics, Interdisciplinary Sciences 2 (2010), No. 3, 213-220.</ref-fulltext></reference><reference id="9"><ref-info><refd-itemidlist><itemid idtype="SGR">77951106340</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.</ce:initials><ce:indexed-name>Liu Y.</ce:indexed-name><ce:surname>Liu</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Schmidt B.</ce:indexed-name><ce:surname>Schmidt</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Maskell D.</ce:indexed-name><ce:surname>Maskell</ce:surname></author></ref-authors><ref-sourcetitle>CUDASW++2.0: Enhanced Smith-Waterman Protein Database Search On CUDA-enabled GPUs Based On SIMT and Virtualized SIMD Abstractions</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="3" issue="1"/><pagerange first="93" last="104"/></ref-volisspag><ref-text>BMC Research Notes</ref-text></ref-info><ref-fulltext>Liu Y., Schmidt B., Maskell D.: CUDASW++2.0: enhanced Smith-Waterman protein database search on CUDA-enabled GPUs based on SIMT and virtualized SIMD abstractions, BMC Research Notes, 3 (2010), No. 1, 93-104.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>NVIDIA Tesla: A Unified Graphics and Computing Architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">44849137198</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Lindholm E.</ce:indexed-name><ce:surname>Lindholm</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Nickolls J.</ce:indexed-name><ce:surname>Nickolls</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Oberman S.</ce:indexed-name><ce:surname>Oberman</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Montrym J.</ce:indexed-name><ce:surname>Montrym</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="28" issue="2"/><pagerange first="39" last="55"/></ref-volisspag></ref-info><ref-fulltext>Lindholm E., Nickolls J., Oberman S., Montrym J.: NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, 28 (2008), No. 2, 39-55.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>Extracting Cellular automaton rules directly from experimental data</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">44949289686</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.C.</ce:initials><ce:indexed-name>Richards F.C.</ce:indexed-name><ce:surname>Richards</ce:surname></author><author seq="2"><ce:initials>T.P.</ce:initials><ce:indexed-name>Mayer T.P.</ce:indexed-name><ce:surname>Mayer</ce:surname></author><author seq="3"><ce:initials>N.H.</ce:initials><ce:indexed-name>Packard N.H.</ce:indexed-name><ce:surname>Packard</ce:surname></author></ref-authors><ref-sourcetitle>Physica D</ref-sourcetitle><ref-publicationyear first="1990"/><ref-volisspag><voliss volume="45" issue="1-3"/><pagerange first="189" last="202"/></ref-volisspag></ref-info><ref-fulltext>Richards F.C., Mayer T.P., Packard N.H.: Extracting Cellular automaton rules directly from experimental data, Physica D, 45 (1990), No. 1-3, 189-202.</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>The GPU Computing Era</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">77951154340</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Nickolls J.</ce:indexed-name><ce:surname>Nickolls</ce:surname></author><author seq="2"><ce:initials>W.J.</ce:initials><ce:indexed-name>Dally W.J.</ce:indexed-name><ce:surname>Dally</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="30" issue="2"/><pagerange first="56" last="69"/></ref-volisspag></ref-info><ref-fulltext>Nickolls J., Dally W.J: The GPU Computing Era, IEEE Micro, 30 (2010), No.2, 56-69.</ref-fulltext></reference><reference id="13"><ref-info><refd-itemidlist><itemid idtype="SGR">84856996157</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Ulery J.</ce:indexed-name><ce:surname>Ulery</ce:surname></author></ref-authors><ref-sourcetitle>Computing Integer Square Roots</ref-sourcetitle><ref-website><ce:e-address type="url">http://www.azillionmonkeys.com/qed/ulerysqroot.pdf</ce:e-address></ref-website><ref-text>web page, Accessed on Aug 19, 2011</ref-text></ref-info><ref-fulltext>Ulery J., Computing Integer Square Roots. [web page] http://www.azillionmonkeys.com/qed/ulerysqroot.pdf. [Accessed on Aug 19, 2011].</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>Does replication groups scoring reduce false positive rate in SNP interaction discovery</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">76949085480</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Toplak M.</ce:indexed-name><ce:surname>Toplak</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Curk T.</ce:indexed-name><ce:surname>Curk</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Demsar J.</ce:indexed-name><ce:surname>Demsar</ce:surname></author><author seq="4"><ce:initials>B.</ce:initials><ce:indexed-name>Zupan B.</ce:indexed-name><ce:surname>Zupan</ce:surname></author></ref-authors><ref-sourcetitle>BMC Genomics</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="11" issue="1"/><pagerange first="58" last="62"/></ref-volisspag></ref-info><ref-fulltext>Toplak M., Curk T., Demsar J., Zupan B.: Does replication groups scoring reduce false positive rate in SNP interaction discovery?, BMC Genomics, 11(2010), No. 1, 58-62.</ref-fulltext></reference><reference id="15"><ref-info><refd-itemidlist><itemid idtype="SGR">84857012225</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Jakulin A.</ce:indexed-name><ce:surname>Jakulin</ce:surname></author><author seq="2"><ce:initials>I.</ce:initials><ce:indexed-name>Bratko I.</ce:indexed-name><ce:surname>Bratko</ce:surname></author></ref-authors><ref-sourcetitle>Analyzing Attribute Dependencies</ref-sourcetitle><ref-publicationyear first="2003"/><ref-text>In: 7 <sup>th</sup> European Conference on Principles and Practice of Knowledge Discovery in Databases</ref-text></ref-info><ref-fulltext>Jakulin A., Bratko I.: Analyzing Attribute Dependencies, In: 7 <sup>th</sup> European Conference on Principles and Practice of Knowledge Discovery in Databases, 2003.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>