/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[103] | in_data[190]);
  assign celloutsig_0_10z = ~((celloutsig_0_0z[4] | celloutsig_0_1z) & (celloutsig_0_8z[5] | celloutsig_0_9z[6]));
  assign celloutsig_1_7z = ~(celloutsig_1_1z ^ celloutsig_1_6z);
  assign celloutsig_1_2z = in_data[164:160] + { in_data[126:125], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[7:2], celloutsig_0_5z } & { in_data[23:18], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_12z[7:5], celloutsig_0_2z } & { celloutsig_0_15z[7:5], celloutsig_0_10z };
  assign celloutsig_0_3z = in_data[24:11] & in_data[60:47];
  assign celloutsig_0_6z = { celloutsig_0_3z[5], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z } == celloutsig_0_3z[6:3];
  assign celloutsig_0_5z = { in_data[7:5], celloutsig_0_4z } <= { celloutsig_0_0z[12:10], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[58:43] && in_data[95:80];
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z } && celloutsig_0_8z[6:1];
  assign celloutsig_1_10z = { celloutsig_1_9z[13:2], celloutsig_1_8z } && { in_data[173:163], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[95:83] % { 1'h1, in_data[42:31] };
  assign celloutsig_0_8z = { celloutsig_0_0z[9:6], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z[10:5] };
  assign celloutsig_1_9z = { in_data[149:143], celloutsig_1_3z[9:5], 5'h00, celloutsig_1_5z } % { 2'h2, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z[9:5], 5'h00 };
  assign celloutsig_1_5z = in_data[188:179] !== { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_12z = ~ in_data[56:46];
  assign celloutsig_0_4z = & celloutsig_0_3z[8:1];
  assign celloutsig_1_8z = & { celloutsig_1_5z, in_data[130:129] };
  assign celloutsig_1_18z = celloutsig_1_7z & celloutsig_1_10z;
  assign celloutsig_1_0z = ~^ in_data[104:101];
  assign celloutsig_0_2z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = ~((celloutsig_1_1z & celloutsig_1_5z) | celloutsig_1_1z);
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_5z) | celloutsig_0_6z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & in_data[153]) | celloutsig_1_0z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_15z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_15z = { celloutsig_0_9z[6:1], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_3z[9:5] = celloutsig_1_2z ^ { in_data[158:157], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z[4:0] = 5'h00;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
