INFO: [VRFC 10-2263] Analyzing Verilog file "N:/VLSI_Design_Lab/UART/UART.sim/sim_1/synth/timing/xsim/uart_lite_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-311] analyzing module uart_lite
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lakshmideepmaddineni/Desktop/uart_lite_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_lite_tb
