Analysis & Synthesis report for Project3
Thu May 05 03:05:44 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Inverted Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "segleddec:seg3"
 11. Port Connectivity Checks: "segleddec:seg2"
 12. Port Connectivity Checks: "segleddec:seg1"
 13. Port Connectivity Checks: "segleddec:seg0"
 14. Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A22"
 15. Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A10"
 16. Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A4"
 17. Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A1"
 18. Port Connectivity Checks: "bin2bcd:a"
 19. Port Connectivity Checks: "_100hz:clock"
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 05 03:05:44 2016   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Project3                                ;
; Top-level Entity Name              ; Project3                                ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 303                                     ;
;     Total combinational functions  ; 289                                     ;
;     Dedicated logic registers      ; 99                                      ;
; Total registers                    ; 99                                      ;
; Total pins                         ; 45                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C16F484C6       ;                    ;
; Top-level entity name                                          ; Project3           ; Project3           ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+
; add3ifbig5.v                     ; yes             ; User Verilog HDL File  ; C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/add3ifbig5.v       ;
; bin2bcd.v                        ; yes             ; User Verilog HDL File  ; C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/bin2bcd.v          ;
; Random.v                         ; yes             ; User Verilog HDL File  ; C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Random.v           ;
; FrequencyDivider.v               ; yes             ; User Verilog HDL File  ; C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/FrequencyDivider.v ;
; Project3.v                       ; yes             ; User Verilog HDL File  ; C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.v         ;
; segleddec.v                      ; yes             ; User Verilog HDL File  ; C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/segleddec.v        ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 303                    ;
;                                             ;                        ;
; Total combinational functions               ; 289                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 158                    ;
;     -- 3 input functions                    ; 33                     ;
;     -- <=2 input functions                  ; 98                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 208                    ;
;     -- arithmetic mode                      ; 81                     ;
;                                             ;                        ;
; Total registers                             ; 99                     ;
;     -- Dedicated logic registers            ; 99                     ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 45                     ;
; Maximum fan-out node                        ; _100hz:clock|out_100hz ;
; Maximum fan-out                             ; 71                     ;
; Total fan-out                               ; 1282                   ;
; Average fan-out                             ; 2.68                   ;
+---------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+--------------+
; |Project3                  ; 289 (121)         ; 99 (70)      ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |Project3                          ; work         ;
;    |_100hz:clock|          ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|_100hz:clock             ; work         ;
;    |bin2bcd:a|             ; 111 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a                ; work         ;
;       |add3ifbig5:A10|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A10 ; work         ;
;       |add3ifbig5:A11|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A11 ; work         ;
;       |add3ifbig5:A12|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A12 ; work         ;
;       |add3ifbig5:A13|     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A13 ; work         ;
;       |add3ifbig5:A14|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A14 ; work         ;
;       |add3ifbig5:A15|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A15 ; work         ;
;       |add3ifbig5:A16|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A16 ; work         ;
;       |add3ifbig5:A17|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A17 ; work         ;
;       |add3ifbig5:A18|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A18 ; work         ;
;       |add3ifbig5:A19|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A19 ; work         ;
;       |add3ifbig5:A1|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A1  ; work         ;
;       |add3ifbig5:A20|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A20 ; work         ;
;       |add3ifbig5:A21|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A21 ; work         ;
;       |add3ifbig5:A22|     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A22 ; work         ;
;       |add3ifbig5:A23|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A23 ; work         ;
;       |add3ifbig5:A24|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A24 ; work         ;
;       |add3ifbig5:A25|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A25 ; work         ;
;       |add3ifbig5:A2|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A2  ; work         ;
;       |add3ifbig5:A3|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A3  ; work         ;
;       |add3ifbig5:A4|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A4  ; work         ;
;       |add3ifbig5:A5|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A5  ; work         ;
;       |add3ifbig5:A6|      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A6  ; work         ;
;       |add3ifbig5:A7|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A7  ; work         ;
;       |add3ifbig5:A8|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A8  ; work         ;
;       |add3ifbig5:A9|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|bin2bcd:a|add3ifbig5:A9  ; work         ;
;    |random:ran|            ; 4 (4)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|random:ran               ; work         ;
;    |segleddec:seg0|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|segleddec:seg0           ; work         ;
;    |segleddec:seg1|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|segleddec:seg1           ; work         ;
;    |segleddec:seg2|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|segleddec:seg2           ; work         ;
;    |segleddec:seg3|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project3|segleddec:seg3           ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 99    ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; random:ran|d[0]                        ; 2       ;
; random:ran|d[2]                        ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Project3|userlag[3]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "segleddec:seg3" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; dp   ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "segleddec:seg2" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; dp   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "segleddec:seg1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; dp   ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "segleddec:seg0" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; dp   ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A22"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A10" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; i[3] ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A4" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i[3] ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:a|add3ifbig5:A1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i[3] ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:a"                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "_100hz:clock"                                                                                                                                                                              ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst_50mhz     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst_50mhz[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu May 05 03:05:42 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3
Info: Found 1 design units, including 1 entities, in source file add3ifbig5.v
    Info: Found entity 1: add3ifbig5
Info: Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info: Found entity 1: bin2bcd
Info: Found 1 design units, including 1 entities, in source file Random.v
    Info: Found entity 1: random
Info: Found 1 design units, including 1 entities, in source file FrequencyDivider.v
    Info: Found entity 1: _100hz
Info: Found 1 design units, including 1 entities, in source file Project3.v
    Info: Found entity 1: Project3
Info: Found 1 design units, including 1 entities, in source file segleddec.v
    Info: Found entity 1: segleddec
Info: Elaborating entity "Project3" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Project3.v(56): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Project3.v(65): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "_100hz" for hierarchy "_100hz:clock"
Warning (10230): Verilog HDL assignment warning at FrequencyDivider.v(22): truncated value with size 32 to match size of target (18)
Info: Elaborating entity "random" for hierarchy "random:ran"
Warning (10230): Verilog HDL assignment warning at Random.v(9): truncated value with size 11 to match size of target (10)
Info: Elaborating entity "bin2bcd" for hierarchy "bin2bcd:a"
Info: Elaborating entity "add3ifbig5" for hierarchy "bin2bcd:a|add3ifbig5:A1"
Info: Elaborating entity "segleddec" for hierarchy "segleddec:seg0"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "hled0[7]" is stuck at VCC
    Warning (13410): Pin "hled1[7]" is stuck at VCC
    Warning (13410): Pin "hled2[7]" is stuck at GND
    Warning (13410): Pin "hled3[7]" is stuck at VCC
    Warning (13410): Pin "led[0]" is stuck at GND
    Warning (13410): Pin "led[1]" is stuck at GND
    Warning (13410): Pin "led[2]" is stuck at GND
    Warning (13410): Pin "led[3]" is stuck at GND
    Warning (13410): Pin "led[4]" is stuck at GND
    Warning (13410): Pin "led[5]" is stuck at GND
    Warning (13410): Pin "led[6]" is stuck at GND
    Warning (13410): Pin "led[7]" is stuck at GND
    Warning (13410): Pin "led[8]" is stuck at GND
Info: Generated suppressed messages file C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.map.smsg
Info: Implemented 348 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 42 output pins
    Info: Implemented 303 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 243 megabytes
    Info: Processing ended: Thu May 05 03:05:44 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/MPC/Google Drive/Courses/ECEN2350/Project3/Project3.map.smsg.


