$date
	Thu Nov 16 16:52:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hola_tb $end
$var wire 1 ! B $end
$var reg 1 " A $end
$scope module my_hola $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#40000
$dumpvars
0"
0!
$end
