<module name="GENERAL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONTROL_PADCONF_OFF" acronym="CONTROL_PADCONF_OFF" offset="0x0" width="32" description="Off mode pad configuration register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="WKUPCTRLCLOCKDIV" width="1" begin="2" end="2" resetval="0x0" description="Wkup_ctrl module clock divider0: Clock is divided by 4 1: Clock is divided by 2" range="" rwaccess="R/W"/>
    <bitfield id="STARTSAVE" width="1" begin="1" end="1" resetval="0x0" description="Start pad configuration registers save mechanism" range="" rwaccess="R/W"/>
    <bitfield id="FORCEOFFMODEEN" width="1" begin="0" end="0" resetval="0x0" description="Force OFF mode active" range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_DEVCONF0" acronym="CONTROL_DEVCONF0" offset="0x4" width="32" description="Static device configuration register-0. Module dedicated functions">
    <bitfield id="SPARE" width="5" begin="31" end="27" resetval="0x00" description="Spare bits" range="" rwaccess="R/W"/>
    <bitfield id="SPARE1" width="1" begin="26" end="26" resetval="0x1" description="Spare bit" range="" rwaccess="R/W"/>
    <bitfield id="SPARE2" width="1" begin="25" end="25" resetval="0x0" description="Spare bit" range="" rwaccess="R/W"/>
    <bitfield id="RESERVED" width="18" begin="24" end="7" resetval="0x000" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="MCBSP2_CLKS" width="1" begin="6" end="6" resetval="0x0" description="Select the CLKS input for the module McBSP2Note : There are no external pins McBSP2_CLKR and McBSP2_FSR for the module McBSP2. For this module, CLKR input is from the pin McBSP2_CLKX and FSR input is from the pin McBSP2_FSX ." range="" rwaccess="R/W"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MCBSP1_FSR" width="1" begin="4" end="4" resetval="0x0" description="Select the FSR input for the module McBSP1" range="" rwaccess="R/W"/>
    <bitfield id="MCBSP1_CLKR" width="1" begin="3" end="3" resetval="0x0" description="Select the CLKR input for the module McBSP1" range="" rwaccess="R/W"/>
    <bitfield id="MCBSP1_CLKS" width="1" begin="2" end="2" resetval="0x0" description="Select the CLKS input for the module McBSP1" range="" rwaccess="R/W"/>
    <bitfield id="SENSDMAREQ1" width="1" begin="1" end="1" resetval="0x0" description="Set sensitivity on SYS.DMAREQ1 input pin" range="" rwaccess="R/W"/>
    <bitfield id="SENSDMAREQ0" width="1" begin="0" end="0" resetval="0x0" description="Set sensitivity on SYS.DMAREQ0 input pin" range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_MSUSPENDMUX_0" acronym="CONTROL_MSUSPENDMUX_0" offset="0x20" width="32" description="MSuspend Control register: control the use of MSuspend signals at module level">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MCBSP2MSCTRL" width="3" begin="23" end="21" resetval="0x0" description="Control McBSP_2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="MCBSP1MSCTRL" width="3" begin="20" end="18" resetval="0x0" description="Control McBSP_1 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="I2C2MSCTRL" width="3" begin="17" end="15" resetval="0x0" description="Control I2C_2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="I2C1MSCTRL" width="3" begin="14" end="12" resetval="0x0" description="Control I2C_1 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_MSUSPENDMUX_1" acronym="CONTROL_MSUSPENDMUX_1" offset="0x24" width="32" description="MSuspend Control register : control the use of MSuspend signals at module level">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="GPTM7MSCTRL" width="3" begin="29" end="27" resetval="0x0" description="Control General Purpose Timer 7 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="GPTM6MSCTRL" width="3" begin="26" end="24" resetval="0x0" description="Control General Purpose Timer 6 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="GPTM5MSCTRL" width="3" begin="23" end="21" resetval="0x0" description="Control General Purpose Timer 5 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="GPTM4MSCTRL" width="3" begin="20" end="18" resetval="0x0" description="Control General Purpose Timer 4 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="GPTM3MSCTRL" width="3" begin="17" end="15" resetval="0x0" description="Control General Purpose Timer 3 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="GPTM2MSCTRL" width="3" begin="14" end="12" resetval="0x0" description="Control General Purpose Timer 2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="GPTM1MSCTRL" width="3" begin="11" end="9" resetval="0x0" description="Control General Purpose Timer 1 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="8" end="0" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_MSUSPENDMUX_2" acronym="CONTROL_MSUSPENDMUX_2" offset="0x28" width="32" description="MSuspend Control register : control the use of MSuspend signals at module level">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SYNCTMMSCTRL" width="3" begin="29" end="27" resetval="0x0" description="Control Sync Timer32K sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="WD3MSCTRL" width="3" begin="23" end="21" resetval="0x1" description="Control Watch Dog 3 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
    <bitfield id="WD2MSCTRL" width="3" begin="20" end="18" resetval="0x1" description="Control Watch Dog 2 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
    <bitfield id="RESERVED" width="6" begin="17" end="12" resetval="0x8" description="Reserved. Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="GPTM11MSCTRL" width="3" begin="11" end="9" resetval="0x0" description="Control General Purpose Timer 11 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
    <bitfield id="GPTM10MSCTRL" width="3" begin="8" end="6" resetval="0x0" description="Control General Purpose Timer 10 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
    <bitfield id="GPTM9MSCTRL" width="3" begin="5" end="3" resetval="0x0" description="Control General Purpose Timer 9 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
    <bitfield id="GPTM8MSCTRL" width="3" begin="2" end="0" resetval="0x0" description="Control General Purpose Timer 8 sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_MSUSPENDMUX_3" acronym="CONTROL_MSUSPENDMUX_3" offset="0x2C" width="32" description="MSuspend Control register : control the use of MSuspend signals at module level">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_MSUSPENDMUX_4" acronym="CONTROL_MSUSPENDMUX_4" offset="0x30" width="32" description="MSuspend Control register: control the use of MSuspend signals at module level">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="DMAMSCTRL" width="3" begin="29" end="27" resetval="0x0" description="Control DMA sensitivity to MCU and/or DSP MSuspend signals" range="" rwaccess="R/W"/>
    <bitfield id="RESERVED" width="27" begin="26" end="0" resetval="0x0000000" description="Read returns reset value." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_MSUSPENDMUX_5" acronym="CONTROL_MSUSPENDMUX_5" offset="0x34" width="32" description="MSuspend Control register: control the use of MSuspend signals at module levelNot used">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="I2C3MSCTRL" width="3" begin="23" end="21" resetval="0x0" description="Control I2C-3 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
    <bitfield id="RESERVED" width="12" begin="20" end="9" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MCBSP5MSCTRL" width="3" begin="8" end="6" resetval="0x0" description="Control McBSP-5 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
    <bitfield id="MCBSP4MSCTRL" width="3" begin="5" end="3" resetval="0x0" description="Control McBSP-4 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
    <bitfield id="MCBSP3MSCTRL" width="3" begin="2" end="0" resetval="0x0" description="Control McBSP-3 Sensitivity to MCU and/or DSP MSuspend Signals" range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_PROT_CTRL" acronym="CONTROL_PROT_CTRL" offset="0x40" width="32" description="control register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSERVABILITYDISABLE" width="1" begin="5" end="5" resetval="0x0" description="Control the observability feature" range="" rwaccess="R/OCO"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DEVCONF1" acronym="CONTROL_DEVCONF1" offset="0x68" width="32" description="register description">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SENSDMAREQ6" width="1" begin="23" end="23" resetval="0" description="Set sensitivity on SYS.nDMAREQ6 input pin0 : Level sensitivity1 : Edge sensitivity" range="" rwaccess="RW"/>
    <bitfield id="SENSDMAREQ5" width="1" begin="22" end="22" resetval="0" description="Set sensitivity on SYS.nDMAREQ5 input pin0 : Level sensitivity1 : Edge sensitivity" range="" rwaccess="RW"/>
    <bitfield id="SENSDMAREQ4" width="1" begin="21" end="21" resetval="0" description="Set sensitivity on SYS.nDMAREQ4 input pin0 : Level sensitivity1 : Edge sensitivity" range="" rwaccess="RW"/>
    <bitfield id="CARKITHSUSB0DATA1AUTOEN" width="1" begin="20" end="20" resetval="0" description="Enable force from HSUB0 DATA1 pad configuration MuxMode when CARKITEN is generated:0: HSUB0 DATA1 pad MuxMode is driven by HSUB0 DATA1 pad configuration register.1: HSUB0 DATA1 pad MuxMode is forced to 0x2 when CARKITEN signal is active." range="" rwaccess="RW"/>
    <bitfield id="CARKITHSUSB0DATA0AUTOEN" width="1" begin="19" end="19" resetval="0" description="Enable force from HSUB0 DATA0 pad configuration MuxMode when CARKITEN is generated0 : HSUB0 DATA0 pad MuxMode is driven by HSUB0 NXT pad configuration register1 : HSUB0 DATA0 pad MuxMode is forced to 0x2 when CARKITEN signal is active." range="" rwaccess="RW"/>
    <bitfield id="TVOUTBYPASS" width="1" begin="18" end="18" resetval="0" description="Active high enable AVDAC TV out bypass" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="17" end="12" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="TVACEN" width="1" begin="11" end="11" resetval="0" description="TV AC coupled load enable0 : DC coupled load1 : AC coupled load" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MPUFORCEWRNP" width="1" begin="9" end="9" resetval="0" description="Force MPU writes to be nonposted0 : Posted writes1 : Nonposted writes" range="" rwaccess="RW"/>
    <bitfield id="SENSDMAREQ3" width="1" begin="8" end="8" resetval="0" description="Set sensitivity on SYS.nDMAREQ3 input pin0 : Level sensitivity1 : Edge sensitivity" range="" rwaccess="RW"/>
    <bitfield id="SENSDMAREQ2" width="1" begin="7" end="7" resetval="0" description="Set sensitivity on SYS.nDMAREQ2 input pin0 : Level sensitivity1 : Edge sensitivity" range="" rwaccess="RW"/>
    <bitfield id="MMCSDIO2ADPCLKISEL" width="1" begin="6" end="6" resetval="0" description="MMC/SDIO2 Module Input Clock selection:0 : Input clock is from the external pin1 : Internal loop_back, module input clock is copied from the module output clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MCBSP5_CLKS" width="1" begin="4" end="4" resetval="0" description="Select the CLKS input for the module McBSP50 : CLKS is from the PRCM functional clock1 : CLKS is from the external pin McBSP_CLKS" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MCBSP4_CLKS" width="1" begin="2" end="2" resetval="0" description="Select the CLKS input for the module McBSP40 : CLKS is from the PRCM functional clock1 : CLKS is from the external pin McBSP_CLKS" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MCBSP3_CLKS" width="1" begin="0" end="0" resetval="0" description="Select the CLKS input for the module McBSP30 : CLKS is from the PRCM functional clock1 : CLKS is from the external pin McBSP_CLKS" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_PROT_ERR_STATUS" acronym="CONTROL_PROT_ERR_STATUS" offset="0x74" width="32" description="Protection error status register">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="L4EMUFWERROR" width="1" begin="17" end="17" resetval="0x0" description="L4 Emulation Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="L4EMUFWERROR_0" description="No L4 Emulation interconnect firewall error"/>
      <bitenum value="1" token="L4EMUFWERROR_1" description="L4 Emulation interconnect firewall error"/>
    </bitfield>
    <bitfield id="L4PERIPHFWERROR" width="1" begin="16" end="16" resetval="0x0" description="L4 Peripheral Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="L4PERIPHFWERROR_0" description="No L4 Peripheral interconnect firewall error"/>
      <bitenum value="1" token="L4PERIPHFWERROR_1" description="L4 Peripheral interconnect firewall error"/>
    </bitfield>
    <bitfield id="D2DFWERROR" width="1" begin="15" end="15" resetval="0x0" description="D2D Firewalll error" range="" rwaccess="R">
      <bitenum value="0" token="D2DFWERROR_0" description="No D2D firewall error"/>
      <bitenum value="1" token="D2DFWERROR_1" description="D2D firewall error"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SMXAPERTFWERROR" width="1" begin="12" end="12" resetval="0x0" description="L3 Register target Firewall error" range="" rwaccess="R">
      <bitenum value="0" token="SMXAPERTFWERROR_0" description="No L3 Register Target firewall error"/>
      <bitenum value="1" token="SMXAPERTFWERROR_1" description="L3 Register Target firewall error"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved for non GRP-devices" range="" rwaccess="R"/>
    <bitfield id="DISPDMAACCERROR" width="1" begin="10" end="10" resetval="0x0" description="Disp Dma Access Error" range="" rwaccess="R">
      <bitenum value="0" token="DISPDMAACCERROR_0" description="No access error to DISP DMA protection channels"/>
      <bitenum value="1" token="DISPDMAACCERROR_1" description="Unauthorized access to a DISP DMA protection channel"/>
    </bitfield>
    <bitfield id="CAMERADMAACCERROR" width="1" begin="9" end="9" resetval="0x0" description="Camera Dma Access Error" range="" rwaccess="R">
      <bitenum value="0" token="CAMERADMAACCERROR_0" description="No access error to Camera DMA protection channels"/>
      <bitenum value="1" token="CAMERADMAACCERROR_1" description="Unauthorized access to a Camera DMA protection channel"/>
    </bitfield>
    <bitfield id="SYSDMAACCERROR" width="1" begin="8" end="8" resetval="0x0" description="sDma Access Error" range="" rwaccess="R">
      <bitenum value="0" token="SYSDMAACCERROR_0" description="No access error to sDMA protection channels"/>
      <bitenum value="1" token="SYSDMAACCERROR_1" description="Unauthorized access to a sDMA protection channel"/>
    </bitfield>
    <bitfield id="L4COREFWERROR" width="1" begin="7" end="7" resetval="0x0" description="L4 Protection Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="L4COREFWERROR_0" description="No error from L4 Core protection firewall"/>
      <bitenum value="1" token="L4COREFWERROR_1" description="Error from L4 Core protection firewall"/>
    </bitfield>
    <bitfield id="IVA2FWERROR" width="1" begin="6" end="6" resetval="0x0" description="IVA2 Protection Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="IVA2FWERROR_0" description="No error from IVA2 protection firewall"/>
      <bitenum value="1" token="IVA2FWERROR_1" description="Error from IVA2 protection firewall"/>
    </bitfield>
    <bitfield id="MAD2DFWERROR" width="1" begin="5" end="5" resetval="0x0" description="MAD2D Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="MAD2DFWERROR_0" description="No MAD2D functional firewall error"/>
      <bitenum value="0" token="MAD2DFWERROR_0" description="No MAD2D functional firewall error"/>
    </bitfield>
    <bitfield id="SMSFWERROR" width="1" begin="4" end="4" resetval="0x0" description="SMS Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="SMSFWERROR_0" description="No SMS firewall error"/>
      <bitenum value="1" token="SMSFWERROR_1" description="SMS firewall error"/>
    </bitfield>
    <bitfield id="SMSFUNCFWERROR" width="1" begin="3" end="3" resetval="0x0" description="SMS Functional Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="SMSFUNCFWERROR_0" description="No SMS functional firewall error"/>
      <bitenum value="1" token="SMSFUNCFWERROR_1" description="SMS functional firewall error"/>
    </bitfield>
    <bitfield id="GPMCFWERROR" width="1" begin="2" end="2" resetval="0x0" description="GPMC Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="GPMCFWERROR_0" description="No error from GPMC protection firewall"/>
      <bitenum value="1" token="GPMCFWERROR_1" description="Error from GPMC protection firewall"/>
    </bitfield>
    <bitfield id="OCMRAMFWERROR" width="1" begin="1" end="1" resetval="0x0" description="On Chip Ram Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="OCMRAMFWERROR_0" description="No error from On Chip RAM protection firewall"/>
      <bitenum value="1" token="OCMRAMFWERROR_1" description="Error from On Chip RAM protectionfirewall"/>
    </bitfield>
    <bitfield id="OCMROMFWERROR" width="1" begin="0" end="0" resetval="0x0" description="On Chip Rom Firewall Error" range="" rwaccess="R">
      <bitenum value="0" token="OCMROMFWERROR_0" description="No error from On Chip ROM protection firewall"/>
      <bitenum value="1" token="OCMROMFWERROR_1" description="Error from On Chip ROM protection firewall"/>
    </bitfield>
  </register>
  <register id="CONTROL_PROT_ERR_STATUS_DEBUG" acronym="CONTROL_PROT_ERR_STATUS_DEBUG" offset="0x78" width="32" description="Protection Error Status Debug Register">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="L4EMUDBGFWERROR" width="1" begin="17" end="17" resetval="0x0" description="L4 Emulation Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="L4PERIPHERALDBGFWERROR" width="1" begin="16" end="16" resetval="0x0" description="L4 Peripheral Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="SMXAPERTDBGFWERROR" width="1" begin="12" end="12" resetval="0x0" description="L3 Register target Debug Firewall error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="L4COREDBGFWERROR" width="1" begin="7" end="7" resetval="0x0" description="L4 Core Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="IVA2DBGFWERROR" width="1" begin="6" end="6" resetval="0x0" description="IVA2 Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="MAD2D2DBGFWERROR" width="1" begin="5" end="5" resetval="0x0" description="MAD2D Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SMSDBGFWERROR" width="1" begin="3" end="3" resetval="0x0" description="SMS Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="GPMCDBGFWERROR" width="1" begin="2" end="2" resetval="0x0" description="GPMC Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="OCMRAMDBGFWERROR" width="1" begin="1" end="1" resetval="0x0" description="On Chip Ram Debug Firewall Error" range="" rwaccess="R"/>
    <bitfield id="OCMROMDBGFWERROR" width="1" begin="0" end="0" resetval="0x0" description="On Chip Rom Debug Firewall Error" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STATUS" acronym="CONTROL_STATUS" offset="0x80" width="32" description="register description">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x-" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="DEVICETYPE" width="3" begin="10" end="8" resetval="0x-" description="Device type value sampled at power_on reset0b011 : GP deviceOther values : Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x-" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="SYSBOOT" width="6" begin="5" end="0" resetval="0x-" description="Sys.Boot pin values sampled at power_on reset" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_GENERAL_PURPOSE_STATUS" acronym="CONTROL_GENERAL_PURPOSE_STATUS" offset="0x84" width="32" description="register description">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="RESERVED. Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="30" begin="30" end="1" resetval="0x0000 0000" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="SAVEDONE" width="1" begin="0" end="0" resetval="0" description="Pad configuration save status:0 : Save is not completed1 : Save is completed" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_RPUB_KEY_H_0" acronym="CONTROL_RPUB_KEY_H_0" offset="0x90" width="32" description="rpub_key_h_0 register description">
    <bitfield id="RPKH_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="Root_public_key_hash 0" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_RPUB_KEY_H_1" acronym="CONTROL_RPUB_KEY_H_1" offset="0x94" width="32" description="rpub_key_h_1 register description">
    <bitfield id="RPKH_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="Root_public_key_hash 1" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_RPUB_KEY_H_2" acronym="CONTROL_RPUB_KEY_H_2" offset="0x98" width="32" description="rpub_key_h_2 register description">
    <bitfield id="RPKH_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="Root_public_key_hash 2" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_RPUB_KEY_H_3" acronym="CONTROL_RPUB_KEY_H_3" offset="0x9C" width="32" description="rpub_key_h_3 register description">
    <bitfield id="RPKH_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="Root_public_key_hash 3" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_RPUB_KEY_H_4" acronym="CONTROL_RPUB_KEY_H_4" offset="0xA0" width="32" description="rpub_key_h_4 register description">
    <bitfield id="RPKH_4" width="32" begin="31" end="0" resetval="0x0000 0000" description="Root_public_key_hash 4" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_USB_CONF_0" acronym="CONTROL_USB_CONF_0" offset="0x100" width="32" description="usb_conf_0 register description">
    <bitfield id="USB_PROD_ID" width="16" begin="31" end="16" resetval="0x0000" description="USB product ID" range="" rwaccess="R"/>
    <bitfield id="USB_VENDOR_ID" width="16" begin="15" end="0" resetval="0x0000" description="Vendor ID" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_USB_CONF_1" acronym="CONTROL_USB_CONF_1" offset="0x104" width="32" description="usb_conf_1 register description">
    <bitfield id="USB_CONF_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="USB Fuse conf 1. SEQ_DISADAPTCLK (1), USB PHY detection mode(0)." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FUSE_OPP1G_VDD1" acronym="CONTROL_FUSE_OPP1G_VDD1" offset="0x110" width="32" description="Standard fuse OPP1G [23:0]">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FUSE_OPP1G_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="SmartReflex Ntarget value for OPP1GVDD1" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FUSE_OPP50_VDD1" acronym="CONTROL_FUSE_OPP50_VDD1" offset="0x114" width="32" description="Standard fuse OPP50 [23:0]">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FUSE_OPP50_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="SmartReflex Ntarget value for OPP50VDD1" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FUSE_OPP100_VDD1" acronym="CONTROL_FUSE_OPP100_VDD1" offset="0x118" width="32" description="Standard fuse OPP100 [23:0]">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FUSE_OPP100_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="SmartReflex Ntarget value for OPP100VDD1" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FUSE_OPP130_VDD1" acronym="CONTROL_FUSE_OPP130_VDD1" offset="0x120" width="32" description="Standard fuse OPP130 [23:0]">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FUSE_OPP130_VDD1" width="24" begin="23" end="0" resetval="0x&#8211;" description="SmartReflex Ntarget value for OPP130VDD1" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FUSE_OPP50_VDD2" acronym="CONTROL_FUSE_OPP50_VDD2" offset="0x128" width="32" description="Standard fuse OPP50 VDD2 [23:0]">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FUSE_OPP50_VDD2" width="24" begin="23" end="0" resetval="0x&#8211;" description="SmartReflex Ntarget value for OPP50 VDD2" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_FUSE_SR" acronym="CONTROL_FUSE_SR" offset="0x130" width="32" description="Fuse SR1 and SR2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FUSE_SR2" width="8" begin="15" end="8" resetval="0x00000000" description="Fuse SR 2" range="" rwaccess="R"/>
    <bitfield id="FUSE_SR1" width="8" begin="7" end="0" resetval="0x00000000" description="Fuse SR 1" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_IVA2_BOOTADDR" acronym="CONTROL_IVA2_BOOTADDR" offset="0x190" width="32" description="This register defines the physical address of the IVA2 boot loader">
    <bitfield id="BOOTLOADADDR" width="22" begin="31" end="10" resetval="0x0" description="Physical Address of the IVA2 boot loader. This is an index to a 4kByte page" range="" rwaccess="R/W"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved. Write 0's for compatibility." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_IVA2_BOOTMOD" acronym="CONTROL_IVA2_BOOTMOD" offset="0x194" width="32" description="This register defines the IVA2 bootmode">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="4" begin="3" end="0" resetval="0x0" description="Boot mode of the IVA2" range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_PROG_IO2" acronym="CONTROL_PROG_IO2" offset="0x198" width="32" description="prog_io2 register description">
    <bitfield id="PRG_MCBSP2_LB" width="1" begin="31" end="31" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_CLKOUT2_LB" width="1" begin="30" end="30" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_ETK_CUT2_LB" width="1" begin="29" end="29" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_ETK_CUT1_LB" width="1" begin="28" end="28" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_AD2D_LB" width="1" begin="27" end="27" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_CLOCK_SC" width="2" begin="26" end="25" resetval="0x1" description="Slew rate control bits.Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell) See for the allowed SC vs LB bit field combinations" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_CLOCK_LB" width="2" begin="24" end="23" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell)See for the allowed SC vs LB bit field combinations" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_INT_SC" width="2" begin="22" end="21" resetval="0x1" description="Slew rate control bits.Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell) See for the allowed SC vs LB bit field combinations" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_INT_LB" width="2" begin="20" end="19" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell)See for the allowed SC vs LB bit field combinations" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_DMA_SC" width="2" begin="18" end="17" resetval="0x1" description="Slew rate control bits.Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell) See for the allowed SC vs LB bit field combinations" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_DMA_LB" width="2" begin="16" end="15" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell)See for the allowed SC vs LB bit field combinations" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_PRCM_LB" width="1" begin="14" end="14" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm: 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_I2C1_HS" width="2" begin="13" end="12" resetval="0x0" description="The bits select a proper resistor value for the I2C1 pullups for a given load range at FS / HS modes.Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell) FS mode :0b00: 4,5K Ohms / 5-15pF cap.load0b01: 2,1K Ohms /15-50pF cap.load0b10: 860 Ohms / 50-150pF cap.load0b11: Reserved HS mode :0b00: 1,66K Ohms / 5-12pF cap.load0b01: 920 Ohms / 12-25pF cap.load0b10: 500 Ohms/ 25-50pF cap.load0b11: 300 Ohms/ 50-80pF cap.load See for example [LB1:LB0] bit field vs PRG_I2C1_PULLUPRESX bit combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_I2C2_FS" width="2" begin="11" end="10" resetval="0x0" description="The bits select a proper resistor value for the I2C2 pull-ups for a given load range at FS / HS modes.Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell) FS mode :0b00: 4,5K Ohms / 5-15pF cap.load0b01: 2,1K Ohms /15-50pF cap.load0b10: 860 Ohms / 50-150pF cap.load0b11: Reserved HS mode :0b00: 1,66K Ohms / 5-12pF cap.load0b01: 920 Ohms / 12-25pF cap.load0b10: 500 Ohms/ 25-50pF cap.load0b11: 300 Ohms/ 50-80pF cap.load See for example [LB1:LB0] bit field vs PRG_I2C2_PULLUPRESX bit combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_I2C3_FS" width="2" begin="9" end="8" resetval="0x0" description="The bits select a proper resistor value for the I2C3 pull-ups for a given load range at FS / HS modes.Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell) FS mode :0b00: 4,5K Ohms / 5-15pF cap.load0b01: 2,1K Ohms /15-50pF cap.load0b10: 860 Ohms / 50-150pF cap.load0b11: Reserved HS mode :0b00: 1,66K Ohms / 5-12pF cap.load0b01: 920 Ohms / 12-25pF cap.load0b10: 500 Ohms/ 25-50pF cap.load0b11: 300 Ohms/ 50-80pF cap.load See for example [LB1:LB0] bit field vs PRG_I2C3_PULLUPRESX bit combinations." range="" rwaccess="RW"/>
    <bitfield id="PRG_I2C3_PULLUPRESX" width="1" begin="7" end="7" resetval="0x1" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)I2C3 pad group control for internal pull-up resistors enable:0x0 : Enables internal pull-ups for the I2C3 pad group0x1: Disables internal pull-ups for the I2C3 pad group" range="" rwaccess="RW"/>
    <bitfield id="PRG_CHASSIS_JTAG_LB_STR" width="1" begin="6" end="6" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm: 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_HDQ_LB" width="2" begin="5" end="4" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is: (programmable_group_name)_(configurable_pin on IO cell)See for the allowed SC vs LB bit field combinations !" range="" rwaccess="RW"/>
    <bitfield id="PRG_HDQ_SC" width="2" begin="3" end="2" resetval="0x0" description="Slew rate control bits.Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell) See for the allowed SC vs LB bitfield combinations !" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCSPI1_MIN_CFG_LB" width="1" begin="1" end="1" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm: 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCSPI1_CS1_LB" width="1" begin="0" end="0" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm: 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_MEM_RTA_CTRL" acronym="CONTROL_MEM_RTA_CTRL" offset="0x19C" width="32" description="control_mem_rta_ctrl register description">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="HD_MEM_RTA_SEL" width="1" begin="0" end="0" resetval="0x1" description="Device level control for selection of RTA feature of HD memories in the device1 : RTA enabled0 : RTA disabled" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_0" acronym="CONTROL_DEBOBS_0" offset="0x1B0" width="32" description="Select the set of signals to be observed for hw_dbg0, hw_dbg1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX0" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX1" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX1" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_1" acronym="CONTROL_DEBOBS_1" offset="0x1B4" width="32" description="Select the set of signals to be observed for hw_dbg2, hw_dbg3">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX2" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX3" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX3" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_2" acronym="CONTROL_DEBOBS_2" offset="0x1B8" width="32" description="Select the set of signals to be observed for hw_dbg4, hw_dbg5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX4" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX5" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX5" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_3" acronym="CONTROL_DEBOBS_3" offset="0x1BC" width="32" description="Select the set of signals to be observed for hw_dbg6, hw_dbg7">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX6" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX7" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX7" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_4" acronym="CONTROL_DEBOBS_4" offset="0x1C0" width="32" description="Select the set of signals to be observed for hw_dbg8, hw_dbg9">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX8" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX9" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX9" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_5" acronym="CONTROL_DEBOBS_5" offset="0x1C4" width="32" description="Select the set of signals to be observed for hw_dbg10, hw_dbg11">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX10" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX11" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX11" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_6" acronym="CONTROL_DEBOBS_6" offset="0x1C8" width="32" description="Select the set of signals to be observed for hw_dbg12, hw_dbg13">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX12" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX13" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX13" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_7" acronym="CONTROL_DEBOBS_7" offset="0x1CC" width="32" description="Select the set of signals to be observed for hw_dbg14, hw_dbg15">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX14" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX15" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX15" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DEBOBS_8" acronym="CONTROL_DEBOBS_8" offset="0x1D0" width="32" description="Select the set of signals to be observed for hw_dbg16, hw_dbg17">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX16" width="7" begin="22" end="16" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX16" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x00" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="OBSMUX17" width="7" begin="6" end="0" resetval="0x000" description="Select the set of signals to be exported for WKUPOBSMUX17" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_PROG_IO0" acronym="CONTROL_PROG_IO0" offset="0x1D4" width="32" description="prog_io0 register description">
    <bitfield id="SDRC_LOWDATA" width="1" begin="31" end="31" resetval="0" description="This bit allows for drive strength control on DDR output buffer for high speed operations. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell) Drive strength for output load: 0x0: Load range = [2 pF-4 pF] 0x1: Load range = [4 pF-12 pF]" range="" rwaccess="RW"/>
    <bitfield id="SDRC_HIGHDATA" width="1" begin="30" end="30" resetval="0" description="This bit allows for drive strength control on DDR output buffer for high speed operations. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Drive strength for output load: 0x0: Load range = [2 pF-4 pF] 0x1: Load range = [4 pF-12 pF]" range="" rwaccess="RW"/>
    <bitfield id="SDRC_ADDRCTR" width="1" begin="29" end="29" resetval="0" description="This bit allows for drive strength control on DDR output buffer for high speed operations. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Drive strength for output load: 0x0: Load range = [2 pF-4 pF] 0x1: Load range = [4 pF-12 pF]" range="" rwaccess="RW"/>
    <bitfield id="SDRC_NCS0" width="1" begin="28" end="28" resetval="0" description="This bit allows for drive strength control on DDR output buffer for high speed operations. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Drive strength for output load: 0x0: Load range = [2 pF-4 pF] 0x1: Load range = [4 pF-12 pF]" range="" rwaccess="RW"/>
    <bitfield id="SDRC_NCS1" width="1" begin="27" end="27" resetval="0" description="This bit allows for drive strength control on DDR output buffer for high speed operations. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Drive strength for output load: 0x0: Load range = [2 pF-4 pF] 0x1: Load range = [4 pF-12 pF]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A1_LB" width="1" begin="26" end="26" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A2_LB" width="1" begin="25" end="25" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A3_LB" width="1" begin="24" end="24" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A4_LB" width="1" begin="23" end="23" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A5_LB" width="1" begin="22" end="22" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A6_LB" width="1" begin="21" end="21" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A7_LB" width="1" begin="20" end="20" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A8_LB" width="1" begin="19" end="19" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A9_LB" width="1" begin="18" end="18" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A10_LB" width="1" begin="17" end="17" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_A11_LB" width="1" begin="16" end="16" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_MIN_CFG_LB" width="1" begin="15" end="15" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_D8_D15_LB" width="1" begin="14" end="14" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS0_LB" width="1" begin="13" end="13" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS1_LB" width="1" begin="12" end="12" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS2_LB" width="1" begin="11" end="11" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS3_LB" width="1" begin="10" end="10" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS4_LB" width="1" begin="9" end="9" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS5_LB" width="1" begin="8" end="8" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS6_LB" width="1" begin="7" end="7" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NCS7_LB" width="1" begin="6" end="6" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GMPC_CLK_LB" width="1" begin="5" end="5" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NBE0_CLE_LB" width="1" begin="4" end="4" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NBE1_LB" width="1" begin="3" end="3" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_NWP_LB" width="1" begin="2" end="2" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_SDMMC_PUSTRENGTH" width="1" begin="1" end="1" resetval="0" description="This bit allows control of programmable pullup strength on SDMMC IO cells. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Conducting pullup with : 0x0: 50&#8211;110 k&#937; strength selected 0x1: 10&#8211;50 k&#937; strength selected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_PROG_IO1" acronym="CONTROL_PROG_IO1" offset="0x1D8" width="32" description="prog_io1 register description">
    <bitfield id="PRG_GPMC_WAIT1_LB" width="1" begin="31" end="31" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_WAIT2_LB" width="1" begin="30" end="30" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_GPMC_WAIT3_LB" width="1" begin="29" end="29" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_DISP_SIDEBAND_LB" width="1" begin="28" end="28" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_DISP_DSI_SC" width="2" begin="27" end="26" resetval="0x0" description="Slew rate control bits.Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell) See for the allowed SC vs LB bitfield combinations !" range="" rwaccess="RW"/>
    <bitfield id="PRG_DISP_DSI_LB" width="2" begin="25" end="24" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)See for the allowed SC vs LB bitfield combinations !" range="" rwaccess="RW"/>
    <bitfield id="PRG_DISP_DATA_LB" width="1" begin="23" end="23" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_CAM_SIDEBAND_LB" width="1" begin="22" end="22" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_CAM_DATA_LB" width="1" begin="21" end="21" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_SDMMC1_SPEEDCTRL" width="1" begin="20" end="20" resetval="1" description="Speed Control for MMC I/O0b0 : 26 MHz I/O max speed . 0b1 : 52 MHz I/O max speed ." range="" rwaccess="RW"/>
    <bitfield id="PRG_I2C1_PULLUPRESX" width="1" begin="19" end="19" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)I2C1 pad group control for internal pull-up resistors enable:0x0 : Enables internal pull-ups for the I2C1 pad group0x1: Disables internal pull-ups for the I2C1 pad group" range="" rwaccess="RW"/>
    <bitfield id="PRG_HSUSB0_CLK_LB" width="1" begin="18" end="18" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_HSUSB0_LB" width="1" begin="17" end="17" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_SDMMC2_MIN_CFG_LB" width="1" begin="16" end="16" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_SDMMC2_EXT_LB" width="1" begin="15" end="15" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_UART1_LB" width="1" begin="14" end="14" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_UART3_SC" width="2" begin="13" end="12" resetval="0x0" description="Slew rate control bits.Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell) See for the allowed SC vs LB bitfield combinations !" range="" rwaccess="RW"/>
    <bitfield id="PRG_UART3_LB" width="2" begin="11" end="10" resetval="0x0" description="Effective TL length and farend capacitive load controls. This bit allows control of programmable drive/slew control on IO cell. Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)See for the allowed SC vs LB bitfield combinations !" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCBSP1_DUPLEX_LB" width="1" begin="9" end="9" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCBSP_CLKS_LB" width="1" begin="8" end="8" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCBSP1_LB" width="1" begin="7" end="7" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCBSP3_LB" width="1" begin="6" end="6" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCBSP4_LB" width="1" begin="5" end="5" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCSPI1_CS2_LB" width="1" begin="4" end="4" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCSPI1_CS3_LB" width="1" begin="3" end="3" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_MCSPI2_LB" width="1" begin="2" end="2" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_UART2_LB" width="1" begin="1" end="1" resetval="0" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)Far end load setting.Transmission Line (TL) characteristic impedance is 50 Ohm, TL capacitance =1pF / cm : 0x0: Far end load = [1pF-10pF] / TL length=[1cm-6cm] 0x1: Far end load = [10pF-16pF] / TL length=[1cm-6cm]" range="" rwaccess="RW"/>
    <bitfield id="PRG_I2C2_PULLUPRESX" width="1" begin="0" end="0" resetval="1" description="Format used in the field name below is : (programmable_group_name)_(configurable_pin on IO cell)I2C2 pad group control for internal pull-up resistors enable:0x0 : Enables internal pull-ups for the I2C2 pad group0x1: Disables internal pull-ups for the I2C2 pad group" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_DSS_DPLL_SPREADING" acronym="CONTROL_DSS_DPLL_SPREADING" offset="0x1E0" width="32" description="control_dss_dpll_spreading register description">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="Q_DSS_SPREADING_SIDE" width="1" begin="8" end="8" resetval="0" description="0 : Enables both side frequency spread about the programmed frequency1 : Enables low frequency spread only" range="" rwaccess="RW"/>
    <bitfield id="DSS_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the SSC feature" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="DSS_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0" description="Enables/disables EMI reduction feature (spreading):0: Modulation stops at the end of the current modulation cycle. 1: Modulation cycle is started." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_CORE_DPLL_SPREADING" acronym="CONTROL_CORE_DPLL_SPREADING" offset="0x1E4" width="32" description="control_core_dpll_spreading register description">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="Q_CORE_SPREADING_SIDE" width="1" begin="8" end="8" resetval="0" description="0 : Enables both side frequency spread about the programmed frequency1 : Enables low frequency spread only" range="" rwaccess="RW"/>
    <bitfield id="CORE_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the SSC feature" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="CORE_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0" description="Enables/disables EMI reduction feature (spreading):0: Modulation stops at the end of the current modulation cycle. 1: Modulation cycle is started." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_PER_DPLL_SPREADING" acronym="CONTROL_PER_DPLL_SPREADING" offset="0x1E8" width="32" description="control_per_dpll_spreading register description">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="Q_PER_SPREADING_SIDE" width="1" begin="8" end="8" resetval="0" description="0 : Enables both side frequency spread about the programmed frequency1 : Enables low frequency spread only" range="" rwaccess="RW"/>
    <bitfield id="PER_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the SSC feature." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="PER_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0" description="Enables/disables EMI reduction feature (spreading): 0: Modulation stops at the end of the current modulation cycle. 1: Modulation cycle is started." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_USBHOST_DPLL_SPREADING" acronym="CONTROL_USBHOST_DPLL_SPREADING" offset="0x1EC" width="32" description="control_usbhost_dpll_spreading register description">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="Q_USBHOST_SPREADING_SIDE" width="1" begin="8" end="8" resetval="0" description="0 : Enables both side frequency spread about the programmed frequency1 : Enables low frequency spread only" range="" rwaccess="RW"/>
    <bitfield id="USBHOST_SPREADING_ENABLE_STATUS" width="1" begin="7" end="7" resetval="-" description="Indicates the status of the SSC feature." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="USBHOST_SPREADING_ENABLE" width="1" begin="4" end="4" resetval="0" description="Enables/disables EMI reduction feature (spreading):0: Modulation stops at the end of the current modulation cycle. 1: Modulation cycle is started." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_SDRC_SHARING" acronym="CONTROL_SDRC_SHARING" offset="0x1F0" width="32" description="SDRC Sharing configuration register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="Reserved"/>
    <bitfield id="SDRCSHARINGLOCK" width="1" begin="30" end="30" resetval="0x0" description="Exported value to SDRC.SDRC_SHARING[30]For more information, see ," range="" rwaccess="R/W"/>
    <bitfield id="SDRCSHARING" width="30" begin="29" end="0" resetval="0x00002700" description="Exported value to SDRC.SDRC_SHARING[29:0]For more information, see ," range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_SDRC_MCFG0" acronym="CONTROL_SDRC_MCFG0" offset="0x1F4" width="32" description="SDRC MCFG Configuration register-0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="Reserved"/>
    <bitfield id="SDRCMCFG0LOCK" width="1" begin="30" end="30" resetval="0x0" description="Exported value to SDRC.SDRC_MCFG_0[30]For more information, see ," range="" rwaccess="R/W"/>
    <bitfield id="SDRCMCFG0" width="30" begin="29" end="0" resetval="0x00300000" description="Exported value to SDRC.SDRC_MCFG_0[29:0]For more information, see ," range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_SDRC_MCFG1" acronym="CONTROL_SDRC_MCFG1" offset="0x1F8" width="32" description="SDRC MCFG Configuration register-1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="Reserved"/>
    <bitfield id="SDRCMCFG1LOCK" width="1" begin="30" end="30" resetval="0x0" description="Exported value to SDRC.SDRC_MCFG_1[30]For more information, see ," range="" rwaccess="R/W"/>
    <bitfield id="SDRCMCFG1" width="30" begin="29" end="0" resetval="0x00300000" description="Exported value to SDRC.SDRC_MCFG_1[29:0]For more information, see ," range="" rwaccess="R/W"/>
  </register>
  <register id="CONTROL_MODEM_FW_CONFIGURATION_LOCK" acronym="CONTROL_MODEM_FW_CONFIGURATION_LOCK" offset="0x1FC" width="32" description="Allows locking of the modem isolation registers in the SCM until the next battery removal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FWCONFIGURATIONLOCK" width="1" begin="0" end="0" resetval="0x0" description="Allows locking of the modem isolation registers in the SCM until the next battery removal." range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_MEMORY_RESOURCES_CONF" acronym="CONTROL_MODEM_MEMORY_RESOURCES_CONF" offset="0x200" width="32" description="Modem Memory Resources Conf">
    <bitfield id="CMDWTOCMRAMSWITCH" width="1" begin="31" end="31" resetval="0x0" description="Select if CMDWT or OCMRAM is accessible by the Modem" range="" rwaccess="See"/>
    <bitfield id="MODEMSTACKMEMORYSIZE" width="4" begin="30" end="27" resetval="0x0" description="Configuration of the modem stack memory size" range="" rwaccess="See"/>
    <bitfield id="MODEMSMSMEMORYSIZE" width="5" begin="26" end="22" resetval="0x00" description="Configuration of the SMS modem memory" range="" rwaccess="See"/>
    <bitfield id="MODEMGPMCRESERVEDS2SIZE" width="5" begin="21" end="17" resetval="0x00" description="Configuration of the GPMC modem shared section size" range="" rwaccess="See"/>
    <bitfield id="MODEMGPMCRESERVEDS1SIZE" width="5" begin="16" end="12" resetval="0x00" description="Configuration of the GPMC modem reserved section size" range="" rwaccess="See"/>
    <bitfield id="MODEMGPMCRESERVEDBASEADDR" width="12" begin="11" end="0" resetval="0x000" description="Configuration of the GPMC base address of the modem reserved section. This base address is configurable in 1Mbyte step." range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_GPMC_DT_FW_REQ_INFO" acronym="CONTROL_MODEM_GPMC_DT_FW_REQ_INFO" offset="0x204" width="32" description="Modem GPMC Default firewall request info register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MODEMGPMCDTFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the GPMC firewall region1 REQ_INFO_PERMISSION field" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_GPMC_DT_FW_RD" acronym="CONTROL_MODEM_GPMC_DT_FW_RD" offset="0x208" width="32" description="Modem GPMC Default firewall read permission register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MODEMGPMCDTFWRD" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the GPMC firewall region1 READ_PERMISSION field" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_GPMC_DT_FW_WR" acronym="CONTROL_MODEM_GPMC_DT_FW_WR" offset="0x20C" width="32" description="Modem GPMC Default firewall write permission register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="MODEMGPMCDTFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the GPMC firewall region1 WRITE_PERMISSION field" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_GPMC_BOOT_CODE" acronym="CONTROL_MODEM_GPMC_BOOT_CODE" offset="0x210" width="32" description="GPMC Flash Boot Code protection register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="GPMCBOOTCODEWRITEPROTECTED" width="1" begin="5" end="5" resetval="0" description="When set HIGH the Flash Boot Code area is write protected" range="" rwaccess="See"/>
    <bitfield id="GPMCBOOTCODESIZE" width="5" begin="4" end="0" resetval="0x00" description="Size of the Flash boot code to protect" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_SMS_RG_ATT1" acronym="CONTROL_MODEM_SMS_RG_ATT1" offset="0x214" width="32" description="Modem SMS Default firewall register">
    <bitfield id="SMSRGATT1" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Exported values to the SMS firewall region1 SMS_RG_ATT1 field" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_SMS_RG_RDPERM1" acronym="CONTROL_MODEM_SMS_RG_RDPERM1" offset="0x218" width="32" description="Modem SMS Default firewall read permission register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SMSRGRDPERM1" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the SMS firewall region1 SMS_RG_RDPERM1 field" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_SMS_RG_WRPERM1" acronym="CONTROL_MODEM_SMS_RG_WRPERM1" offset="0x21C" width="32" description="Modem SMS Default firewall write permission register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SMSRGWRPERM1" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported values to the SMS firewall region1 SMS_RG_WRPERM1 field" range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_MODEM_D2D_FW_DEBUG_MODE" acronym="CONTROL_MODEM_D2D_FW_DEBUG_MODE" offset="0x220" width="32" description="D2D firewall debug mode register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="D2DFWDEBUGMODE" width="1" begin="0" end="0" resetval="0x0" description="When set to high the L3-D2D FW is in debug mode." range="" rwaccess="See"/>
  </register>
  <register id="CONTROL_DPF_OCM_RAM_FW_ADDR_MATCH" acronym="CONTROL_DPF_OCM_RAM_FW_ADDR_MATCH" offset="0x228" width="32" description="OCM RAM Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x00" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="REGIONOCMRAMFWADDRMATCH" width="20" begin="19" end="0" resetval="0x000000" description="See L3 FW addr_match field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_OCM_RAM_FW_REQINFO" acronym="CONTROL_DPF_OCM_RAM_FW_REQINFO" offset="0x22C" width="32" description="OCM RAM Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="REGIONOCMRAMFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="See L3 FW REQINFO permission field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_OCM_RAM_FW_WR" acronym="CONTROL_DPF_OCM_RAM_FW_WR" offset="0x230" width="32" description="OCM RAM Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="REGIONOCMRAMFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="See L3 FW WR permission field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_REGION4_GPMC_FW_ADDR_MATCH" acronym="CONTROL_DPF_REGION4_GPMC_FW_ADDR_MATCH" offset="0x234" width="32" description="GPMC Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x00000000" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="REGION4GPMCFWADDRMATCH" width="30" begin="29" end="0" resetval="0x00000000" description="Exported value to L3 FW region 4 GPMC ADDR_MATCH4 field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_REGION4_GPMC_FW_REQINFO" acronym="CONTROL_DPF_REGION4_GPMC_FW_REQINFO" offset="0x238" width="32" description="GPMC Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="REGION4GPMCFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported value to L3 FW region 4 GPMC REQINFO_PERMISSION_4 field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_REGION4_GPMC_FW_WR" acronym="CONTROL_DPF_REGION4_GPMC_FW_WR" offset="0x23C" width="32" description="GPMC Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="REGION4GPMCFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported value to L3 FW region 4 GPMC WRITE_PERMISSION_4 field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_REGION1_IVA2_FW_ADDR_MATCH" acronym="CONTROL_DPF_REGION1_IVA2_FW_ADDR_MATCH" offset="0x240" width="32" description="IVA2 Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="REGION1IVA2FWADDRMATCH" width="24" begin="23" end="0" resetval="0x0" description="Exported value to L3 FW region 1 IVA2 ADDR_MATCH1 field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_REGION1_IVA2_FW_REQINFO" acronym="CONTROL_DPF_REGION1_IVA2_FW_REQINFO" offset="0x244" width="32" description="IVA2 Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="REGION1IVA2FWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="Exported value to L3 FW region 1 IVA2 REQINFO_PERMISSION_1 field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_REGION1_IVA2_FW_WR" acronym="CONTROL_DPF_REGION1_IVA2_FW_WR" offset="0x248" width="32" description="IVA2 Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="REGION1IVA2FWWR" width="13" begin="12" end="0" resetval="0x1FFF" description="Exported value to L3 FW region 1 IVA2 WRITE_PERMISSION_1 field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_PBIAS_LITE" acronym="CONTROL_PBIAS_LITE" offset="0x2B0" width="32" description="This register controls the settings for PBIAS LITE MMC/SD/SDIO1 pins">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="PBIASLITESUPPLYHIGH1" width="1" begin="15" end="15" resetval="0" description="Status indicating if PBIAS1 cell is supplied by 1.8 or 3.0 SIM_VDDS 1 =&amp;amp;gt; SIM_VDDS = 3.0 V 0 =&amp;amp;gt; SIM_VDDS = 1.8 V" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="PBIASLITEVMODEERROR1" width="1" begin="11" end="11" resetval="0" description="Status indicating if the software-programmed VMODE level matches the SUPPLY_HI output signal0b0 =&amp;amp;gt; VMODE Level same or VMODE level not considered.0b1 =&amp;amp;gt; indicates VMODE_LEVEL not same as SUPPLY_HI_OUT" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PBIASLITEPWRDNZ1" width="1" begin="9" end="9" resetval="0" description="Input signal referenced to VDD2. Software must keep this signal low whenever SIM_VDDS is ramping up. 1 =&amp;amp;gt; SIM_VDDS stable 0 =&amp;amp;gt; SIM_VDDS is ramping up" range="" rwaccess="R/W"/>
    <bitfield id="PBIASLITEVMODE1" width="1" begin="8" end="8" resetval="1" description="SIM_VDDS voltage level information:1 =&amp;amp;gt; SIM_VDDS = 3.0 V 0 =&amp;amp;gt; SIM_VDDS = 1.8 V" range="" rwaccess="R/W"/>
    <bitfield id="PBIASLITESUPPLYHIGH0" width="1" begin="7" end="7" resetval="0x0" description="Status indicating if PBIAS0 is supplied by 1.8 V or 3.0 V SDMMC1_VDDS0b0 =&amp;gt; PBIAS0 is supplied by SDMMC1_VDDS = 1.8 V . 0b1 =&amp;gt; PBIAS0 is supplied by SDMMC1_VDDS = 3.0 V ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PBIASLITEVMODEERROR0" width="1" begin="3" end="3" resetval="0x0" description="Status indicating if the software programmed VMODE level matches the SUPPLY_HI output signal0b0 =&amp;gt; VMODE level same or VMODE level not considered . 0b1 =&amp;gt; Indicates VMODE_LEVEL not same as SUPPLY_HI_OUT ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PBIASLITEPWRDNZ0" width="1" begin="1" end="1" resetval="0x0" description="Input Signal Referenced to VDD2. Software has to keep this bit at 0b0 when SDMMC1_VDDS is ramping up0b0 =&amp;gt; SDMMC1_VDDS ramping up . 0b1 =&amp;gt; SDMMC1_VDDS stable ." range="" rwaccess="RW"/>
    <bitfield id="PBIASLITEVMODE0" width="1" begin="0" end="0" resetval="0x1" description="SDMMC1_VDDS voltage level information control from software0b0 =&amp;gt; SDMMC1_VDDS = 1.8 V . 0b1 =&amp;gt; SDMMC1_VDDS = 3.0 V ." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_TEMP_SENSOR" acronym="CONTROL_TEMP_SENSOR" offset="0x2B4" width="32" description="temperature sensor register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="CONTCONV" width="1" begin="10" end="10" resetval="0x0" description="VDD level digital inputs. When high the ADC is in continuous conversion mode0 : ADC Single Conversion Mode;1 : ADC Continuous Conversion Mode" range="" rwaccess="RW"/>
    <bitfield id="SOC" width="1" begin="9" end="9" resetval="0x0" description="ADC Start of Conversion. A transition to high starts a new ADC conversion cycle" range="" rwaccess="RW"/>
    <bitfield id="EOCZ" width="1" begin="8" end="8" resetval="0x0" description="ADC End of Conversion. Active low, when CTRL_ TEMP[7:0] is valid" range="" rwaccess="R"/>
    <bitfield id="TEMP" width="8" begin="7" end="0" resetval="0x0" description="Temperature data from the ADC. Valid if EOCZ is low" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_MAD2D_FW_ADDR_MATCH" acronym="CONTROL_DPF_MAD2D_FW_ADDR_MATCH" offset="0x2C8" width="32" description="MAD2D Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00000" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="REGIONMAD2DFWADDRMATCH" width="27" begin="26" end="0" resetval="0x0000000" description="See L3 FW addr match field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_MAD2D_FW_REQINFO" acronym="CONTROL_DPF_MAD2D_FW_REQINFO" offset="0x2CC" width="32" description="MAD2D Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="MAD2DFWREQINFO" width="16" begin="15" end="0" resetval="0xFFFF" description="See L3 FW REQINFO permission field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DPF_MAD2D_FW_WR" acronym="CONTROL_DPF_MAD2D_FW_WR" offset="0x2D0" width="32" description="MAD2D Dynamic Power Framework Handing">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x00000" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="REGIONMAD2DFWWR" width="16" begin="15" end="0" resetval="0xFFFF" description="See L3 FW WR permission field" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_DSS_DPLL_SPREADING_FREQ" acronym="CONTROL_DSS_DPLL_SPREADING_FREQ" offset="0x2D4" width="32" description="control_dss_dpll_spreading_freq register description">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="R_DSS_DELTA_M_INT" width="2" begin="29" end="28" resetval="0x00000" description="Integer part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_DSS_DELTA_M_FRACT" width="18" begin="27" end="10" resetval="0x00000" description="Fractional part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_DSS_MOD_FREQ_EXP" width="3" begin="9" end="7" resetval="0x0" description="Exponent of ModFreqDivider coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_DSS_MOD_FREQ_MANT" width="7" begin="6" end="0" resetval="0x00" description="Mantissa of ModFreqDivider coefficient" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CORE_DPLL_SPREADING_FREQ" acronym="CONTROL_CORE_DPLL_SPREADING_FREQ" offset="0x2D8" width="32" description="control_core_dpll_spreading_freq register description">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="R_CORE_DELTA_M_INT" width="2" begin="29" end="28" resetval="0x00000" description="Integer part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_CORE_DELTA_M_FRACT" width="18" begin="27" end="10" resetval="0x00000" description="Fractional part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_CORE_MOD_FREQ_EXP" width="3" begin="9" end="7" resetval="0x0" description="Exponent of ModFreqDivider coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_CORE_MOD_FREQ_MANT" width="7" begin="6" end="0" resetval="0x00" description="Mantissa of ModFreqDivider coefficient" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_PER_DPLL_SPREADING_FREQ" acronym="CONTROL_PER_DPLL_SPREADING_FREQ" offset="0x2DC" width="32" description="control_per_dpll_spreading_freq register description">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="R_PER_DELTA_M_INT" width="2" begin="29" end="28" resetval="0x00000" description="Integer part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_PER_DELTA_M_FRACT" width="18" begin="27" end="10" resetval="0x00000" description="Fractional part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_PER_MOD_FREQ_EXP" width="3" begin="9" end="7" resetval="0x0" description="Exponent of ModFreqDivider coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_PER_MOD_FREQ_MANT" width="7" begin="6" end="0" resetval="0x00" description="Mantissa of ModFreqDivider coefficient" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_USBHOST_DPLL_SPREADING_FREQ" acronym="CONTROL_USBHOST_DPLL_SPREADING_FREQ" offset="0x2E0" width="32" description="control_usbhost_dpll_spreading_freq register description">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="R_USBHOST_DELTA_M_INT" width="2" begin="29" end="28" resetval="0x00000" description="Integer part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_USBHOST_DELTA_M_FRACT" width="18" begin="27" end="10" resetval="0x00000" description="Fractional part of DeltaM coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_USBHOST_MOD_FREQ_EXP" width="3" begin="9" end="7" resetval="0x0" description="Exponent of ModFreqDivider coefficient" range="" rwaccess="RW"/>
    <bitfield id="R_USBHOST_MOD_FREQ_MANT" width="7" begin="6" end="0" resetval="0x00" description="Mantissa of ModFreqDivider coefficient" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_AVDAC1" acronym="CONTROL_AVDAC1" offset="0x2E4" width="32" description="control_avdac1 register description">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved: Keep at reset value." range="" rwaccess="RW WtoClr"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AVDAC1_COMP_EN_3" width="1" begin="19" end="19" resetval="0x1" description="Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC1_COMP_EN_3_0" description="(default) Single channel"/>
      <bitenum value="1" token="AVDAC1_COMP_EN_3_1" description="Dual channel configuration"/>
    </bitfield>
    <bitfield id="AVDAC1_COMP_EN_2" width="1" begin="18" end="18" resetval="0x0" description="Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC1_COMP_EN_2_0" description="(default) Module configured as Luma video channel (dual-channel configuration) or Composite video channel (single-channel configuration)."/>
      <bitenum value="1" token="AVDAC1_COMP_EN_2_1" description="Module configured as Chroma video channel (dual-channel configuration)."/>
    </bitfield>
    <bitfield id="AVDAC1_COMP_EN_1" width="1" begin="17" end="17" resetval="0x0" description="Optional control for lower output swing. It should be low by default (high output swing)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC1_COMP_EN_1_0" description="(default) High full-scale output swing"/>
      <bitenum value="1" token="AVDAC1_COMP_EN_1_1" description="Low full-scale output swing."/>
    </bitfield>
    <bitfield id="AVDAC1_COMP_EN_0" width="1" begin="16" end="16" resetval="0x0" description="Optional control for internal current reference. It should be low by default (external current reference)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC1_COMP_EN_0_0" description="(default) External current reference (external resistor connected to rset)"/>
      <bitenum value="1" token="AVDAC1_COMP_EN_0_1" description="Internal current reference. In this case, clkres clock is required to generate the current reference based on an internal switched-cap resistor."/>
    </bitfield>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Reserved: Keep at reset value." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_AVDAC2" acronym="CONTROL_AVDAC2" offset="0x2E8" width="32" description="control_avdac2 register description">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved: Keep at reset value." range="" rwaccess="RW WtoClr"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="AVDAC2_COMP_EN_3" width="1" begin="19" end="19" resetval="0x1" description="Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC2_COMP_EN_3_0" description="(default) Single channel"/>
      <bitenum value="1" token="AVDAC2_COMP_EN_3_1" description="Dual channel configuration"/>
    </bitfield>
    <bitfield id="AVDAC2_COMP_EN_2" width="1" begin="18" end="18" resetval="0x1" description="Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC2_COMP_EN_2_0" description="(default) Module configured as Luma video channel (dual-channel configuration) or Composite video channel (single-channel configuration)."/>
      <bitenum value="1" token="AVDAC2_COMP_EN_2_1" description="Module configured as Chroma video channel (dual-channel configuration)."/>
    </bitfield>
    <bitfield id="AVDAC2_COMP_EN_1" width="1" begin="17" end="17" resetval="0x0" description="Optional control for lower output swing. It should be low by default (high output swing)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC2_COMP_EN_1_0" description="(default) High full-scale output swing"/>
      <bitenum value="1" token="AVDAC2_COMP_EN_1_1" description="Low full-scale output swing."/>
    </bitfield>
    <bitfield id="AVDAC2_COMP_EN_0" width="1" begin="16" end="16" resetval="0x0" description="Optional control for internal current reference. It should be low by default (external current reference)." range="" rwaccess="RW">
      <bitenum value="0" token="AVDAC2_COMP_EN_0_0" description="(default) External current reference (external resistor connected to rset)"/>
      <bitenum value="1" token="AVDAC2_COMP_EN_0_1" description="Internal current reference. In this case, clkres clock is required to generate the current reference based on an internal switched-cap resistor."/>
    </bitfield>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="Reserved: Keep at reset value." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_CAMERA_PHY_CTRL" acronym="CONTROL_CAMERA_PHY_CTRL" offset="0x2F0" width="32" description="Register to control the mode and multiplexing of the two camera complex IOs (CSIPHY2 and CSIPHY1 )">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved field" range="" rwaccess="R"/>
    <bitfield id="R_CONTROL_CSI1_RX_SEL" width="1" begin="4" end="4" resetval="0" description="Selects the CAMERA PHY that will feed the receiver B on ISP2P 0 : CAMERA1_PHY data is sent to ISP2P receiver B 1 : CAMERA2_PHY data is sent to ISP2P receiver B" range="" rwaccess="RW"/>
    <bitfield id="R_CONTROL_CAMERA1_PHY_CAMMODE" width="2" begin="3" end="2" resetval="0x0" description="Sets the mode of CSIPHY100: D-PHY mode01: CCP2 mode configured for data/strobe transmission10: CCP2 mode configured for data/clock transmission11: GPI modeNot a dynamic signal. Should be changed only when the CSIPHY1 is in OFF power state" range="" rwaccess="RW"/>
    <bitfield id="R_CONTROL_CAMERA2_PHY_CAMMODE" width="2" begin="1" end="0" resetval="0x0" description="Sets the mode of CSIPHY200: D-PHY mode01: CCP2 mode configured for data/strobe transmission10: CCP2 mode configured for data/clock transmission11: GPI modeNot a dynamic signal. Should be changed only when the CSIPHY2 is in OFF power state" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_IDCODE" acronym="CONTROL_IDCODE" offset="0x307F94" width="32" description="Device IDCODE">
    <bitfield id="VERSION" width="4" begin="31" end="28" resetval="0x-" description="Revision number" range="" rwaccess="R"/>
    <bitfield id="HAWKEYE" width="16" begin="27" end="12" resetval="0x-" description="Hawkeye number" range="" rwaccess="R"/>
    <bitfield id="TI_IDM" width="11" begin="11" end="1" resetval="0x17" description="Manufacturer identity (TI)" range="" rwaccess="R"/>
    <bitfield id="_8211" width="1" begin="0" end="0" resetval="0x1" description="Always set to 1" range="" rwaccess="R"/>
  </register>
</module>
