<profile>

<section name = "Vivado HLS Report for 'ecpri_mux'" level="0">
<item name = "Date">Fri Feb  4 12:41:27 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">ecpri_MUX</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20, 3.153, 0.40</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 181, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 405, -</column>
<column name="Register">-, -, 1260, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln700_1_fu_370_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln700_2_fu_337_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln700_fu_357_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_condition_1065">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_852">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_897">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_941">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_950">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_969">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op14_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op94_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="control_data_in_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="control_data_in_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="control_data_in_V_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="control_data_in_V_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="mux_data_out_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="mux_data_out_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="mux_data_out_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="mux_data_out_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_152_p3">and, 0, 0, 2, 1, 0</column>
<column name="user_data_in_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="user_data_in_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="user_data_in_V_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="user_data_in_V_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="control_data_in_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="control_data_in_V_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln879_1_fu_398_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="icmp_ln879_fu_364_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="icmp_ln887_fu_311_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="mux_data_out_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="mux_data_out_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="user_data_in_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="user_data_in_V_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln104_fu_404_p3">select, 0, 0, 3, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="ap_phi_mux_section_count_V_flag_1_phi_fu_249_p10">21, 4, 1, 4</column>
<column name="ap_phi_mux_section_count_V_flag_phi_fu_209_p6">15, 3, 1, 3</column>
<column name="ap_phi_mux_section_count_V_new_1_phi_fu_270_p10">15, 3, 12, 36</column>
<column name="ap_phi_mux_section_count_V_new_s_phi_fu_223_p6">15, 3, 12, 36</column>
<column name="ap_phi_mux_storemerge255_phi_fu_236_p6">15, 3, 2, 6</column>
<column name="control_data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="control_data_in_V_data_V_0_data_out">9, 2, 128, 256</column>
<column name="control_data_in_V_data_V_0_state">15, 3, 2, 6</column>
<column name="control_data_in_V_last_V_0_data_out">9, 2, 1, 2</column>
<column name="control_data_in_V_last_V_0_state">15, 3, 2, 6</column>
<column name="ecpri_mux_state">27, 5, 2, 10</column>
<column name="layer_count_V">9, 2, 3, 6</column>
<column name="mux_config_in_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="mux_data_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="mux_data_out_V_data_V_1_data_in">15, 3, 128, 384</column>
<column name="mux_data_out_V_data_V_1_data_out">9, 2, 128, 256</column>
<column name="mux_data_out_V_data_V_1_state">15, 3, 2, 6</column>
<column name="mux_data_out_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="mux_data_out_V_last_V_1_data_in">15, 3, 1, 3</column>
<column name="mux_data_out_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="mux_data_out_V_last_V_1_state">15, 3, 2, 6</column>
<column name="mux_data_out_V_user_V_1_state">15, 3, 2, 6</column>
<column name="numSection_V">9, 2, 12, 24</column>
<column name="tlast_counter_V">9, 2, 8, 16</column>
<column name="user_data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="user_data_in_V_data_V_0_data_out">9, 2, 128, 256</column>
<column name="user_data_in_V_data_V_0_state">15, 3, 2, 6</column>
<column name="user_data_in_V_last_V_0_data_out">9, 2, 1, 2</column>
<column name="user_data_in_V_last_V_0_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="control_data_in_V_data_V_0_payload_A">128, 0, 128, 0</column>
<column name="control_data_in_V_data_V_0_payload_B">128, 0, 128, 0</column>
<column name="control_data_in_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="control_data_in_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="control_data_in_V_data_V_0_state">2, 0, 2, 0</column>
<column name="control_data_in_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="control_data_in_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="control_data_in_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="control_data_in_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="control_data_in_V_last_V_0_state">2, 0, 2, 0</column>
<column name="ecpri_mux_state">2, 0, 2, 0</column>
<column name="ecpri_mux_state_load_reg_484">2, 0, 2, 0</column>
<column name="ecpri_mux_state_load_reg_484_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="icmp_ln887_reg_489">1, 0, 1, 0</column>
<column name="icmp_ln887_reg_489_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="layer_count_V">3, 0, 3, 0</column>
<column name="mux_cnfg_V">96, 0, 96, 0</column>
<column name="mux_data_out_V_data_V_1_payload_A">128, 0, 128, 0</column>
<column name="mux_data_out_V_data_V_1_payload_B">128, 0, 128, 0</column>
<column name="mux_data_out_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="mux_data_out_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="mux_data_out_V_data_V_1_state">2, 0, 2, 0</column>
<column name="mux_data_out_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="mux_data_out_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="mux_data_out_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="mux_data_out_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="mux_data_out_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="mux_data_out_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="mux_data_out_V_last_V_1_state">2, 0, 2, 0</column>
<column name="mux_data_out_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="mux_data_out_V_user_V_1_state">2, 0, 2, 0</column>
<column name="numSection_V">12, 0, 12, 0</column>
<column name="numSection_V_load_reg_469">12, 0, 12, 0</column>
<column name="numSection_V_load_reg_469_pp0_iter1_reg">12, 0, 12, 0</column>
<column name="section_count_V">12, 0, 12, 0</column>
<column name="t_V_1_reg_479">3, 0, 3, 0</column>
<column name="t_V_1_reg_479_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="t_V_reg_474">12, 0, 12, 0</column>
<column name="t_V_reg_474_pp0_iter1_reg">12, 0, 12, 0</column>
<column name="tlast_counter_V">8, 0, 8, 0</column>
<column name="tmp_data_V_1_reg_493">128, 0, 128, 0</column>
<column name="tmp_data_V_reg_503">128, 0, 128, 0</column>
<column name="tmp_last_V_1_reg_498">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_508">1, 0, 1, 0</column>
<column name="user_data_in_V_data_V_0_payload_A">128, 0, 128, 0</column>
<column name="user_data_in_V_data_V_0_payload_B">128, 0, 128, 0</column>
<column name="user_data_in_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="user_data_in_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="user_data_in_V_data_V_0_state">2, 0, 2, 0</column>
<column name="user_data_in_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="user_data_in_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="user_data_in_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="user_data_in_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="user_data_in_V_last_V_0_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, ecpri_mux, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, ecpri_mux, return value</column>
<column name="control_data_in_TDATA">in, 128, axis, control_data_in_V_data_V, pointer</column>
<column name="control_data_in_TVALID">in, 1, axis, control_data_in_V_last_V, pointer</column>
<column name="control_data_in_TREADY">out, 1, axis, control_data_in_V_last_V, pointer</column>
<column name="control_data_in_TLAST">in, 1, axis, control_data_in_V_last_V, pointer</column>
<column name="control_data_in_TUSER">in, 1, axis, control_data_in_V_user_V, pointer</column>
<column name="control_data_in_TKEEP">in, 16, axis, control_data_in_V_keep_V, pointer</column>
<column name="user_data_in_TDATA">in, 128, axis, user_data_in_V_data_V, pointer</column>
<column name="user_data_in_TVALID">in, 1, axis, user_data_in_V_last_V, pointer</column>
<column name="user_data_in_TREADY">out, 1, axis, user_data_in_V_last_V, pointer</column>
<column name="user_data_in_TLAST">in, 1, axis, user_data_in_V_last_V, pointer</column>
<column name="user_data_in_TUSER">in, 1, axis, user_data_in_V_user_V, pointer</column>
<column name="user_data_in_TKEEP">in, 16, axis, user_data_in_V_keep_V, pointer</column>
<column name="mux_data_out_TDATA">out, 128, axis, mux_data_out_V_data_V, pointer</column>
<column name="mux_data_out_TREADY">in, 1, axis, mux_data_out_V_data_V, pointer</column>
<column name="mux_data_out_TVALID">out, 1, axis, mux_data_out_V_last_V, pointer</column>
<column name="mux_data_out_TLAST">out, 1, axis, mux_data_out_V_last_V, pointer</column>
<column name="mux_data_out_TUSER">out, 1, axis, mux_data_out_V_user_V, pointer</column>
<column name="mux_data_out_TKEEP">out, 16, axis, mux_data_out_V_keep_V, pointer</column>
<column name="mux_config_in_V_V_TDATA">in, 96, axis, mux_config_in_V_V, pointer</column>
<column name="mux_config_in_V_V_TVALID">in, 1, axis, mux_config_in_V_V, pointer</column>
<column name="mux_config_in_V_V_TREADY">out, 1, axis, mux_config_in_V_V, pointer</column>
<column name="ecpri_mux_state_out_V">out, 2, ap_none, ecpri_mux_state_out_V, pointer</column>
<column name="num_section_out_V">out, 12, ap_none, num_section_out_V, pointer</column>
<column name="section_count_out_V">out, 12, ap_none, section_count_out_V, pointer</column>
<column name="layer_count_out_V">out, 3, ap_none, layer_count_out_V, pointer</column>
</table>
</item>
</section>
</profile>
