Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May  9 10:22:49 2022
| Host         : acoustics-VirtualBox running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: system_i/dna_0/inst/int_cntr_reg_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.093        0.000                      0                 8852        0.010        0.000                      0                 8838        1.845        0.000                       0                  4241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {1.750 3.750}        4.000           250.000         
  clk_out3_system_pll_0_0  {2.250 4.250}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        0.093        0.000                      0                 8837        0.010        0.000                      0                 8837        3.020        0.000                       0                  4231  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clk_out3_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.447        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out1_system_pll_0_0        3.112        0.000                      0                    1        1.658        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 system_i/feedback_combined_0/inst/STOP_FREQ_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/feedback_combined_0/inst/sweep_active_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 4.832ns (62.896%)  route 2.851ns (37.104%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.361ns = ( 5.639 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.670    -2.719    system_i/feedback_combined_0/inst/aclk
    SLICE_X23Y49         FDRE                                         r  system_i/feedback_combined_0/inst/STOP_FREQ_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.263 f  system_i/feedback_combined_0/inst/STOP_FREQ_in_reg[1]/Q
                         net (fo=13, routed)          0.493    -1.770    system_i/feedback_combined_0/inst/STOP_FREQ_in[1]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124    -1.646 r  system_i/feedback_combined_0/inst/phase_direction2_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.646    system_i/feedback_combined_0/inst/phase_direction2_carry_i_3_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.096 r  system_i/feedback_combined_0/inst/phase_direction2_carry/CO[3]
                         net (fo=1, routed)           0.000    -1.096    system_i/feedback_combined_0/inst/phase_direction2_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.982 r  system_i/feedback_combined_0/inst/phase_direction2_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.981    system_i/feedback_combined_0/inst/phase_direction2_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.867 r  system_i/feedback_combined_0/inst/phase_direction2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.867    system_i/feedback_combined_0/inst/phase_direction2_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.753 r  system_i/feedback_combined_0/inst/phase_direction2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.753    system_i/feedback_combined_0/inst/phase_direction2_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.639 r  system_i/feedback_combined_0/inst/phase_direction2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.639    system_i/feedback_combined_0/inst/phase_direction2_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.417 r  system_i/feedback_combined_0/inst/phase_direction2_carry__4/O[0]
                         net (fo=2, routed)           0.589     0.172    system_i/feedback_combined_0/inst/phase_direction2_carry__4_n_7
    SLICE_X24Y53         LUT5 (Prop_lut5_I4_O)        0.292     0.464 r  system_i/feedback_combined_0/inst/phase_direction2__86_carry__3_i_4/O
                         net (fo=2, routed)           0.408     0.872    system_i/feedback_combined_0/inst/phase_direction2__86_carry__3_i_4_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I0_O)        0.348     1.220 r  system_i/feedback_combined_0/inst/phase_direction2__86_carry__3_i_8/O
                         net (fo=1, routed)           0.000     1.220    system_i/feedback_combined_0/inst/phase_direction2__86_carry__3_i_8_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.752 r  system_i/feedback_combined_0/inst/phase_direction2__86_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.752    system_i/feedback_combined_0/inst/phase_direction2__86_carry__3_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.086 r  system_i/feedback_combined_0/inst/phase_direction2__86_carry__4/O[1]
                         net (fo=6, routed)           0.753     2.839    system_i/feedback_combined_0/inst/phase_direction2[26]
    SLICE_X22Y58         LUT4 (Prop_lut4_I2_O)        0.303     3.142 r  system_i/feedback_combined_0/inst/sweep_active_next2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.142    system_i/feedback_combined_0/inst/sweep_active_next2_carry__1_i_7_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.692 r  system_i/feedback_combined_0/inst/sweep_active_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.692    system_i/feedback_combined_0/inst/sweep_active_next2_carry__1_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.920 f  system_i/feedback_combined_0/inst/sweep_active_next2_carry__2/CO[2]
                         net (fo=1, routed)           0.455     4.375    system_i/feedback_combined_0/inst/sweep_active_next2_carry__2_n_1
    SLICE_X23Y58         LUT6 (Prop_lut6_I2_O)        0.313     4.688 r  system_i/feedback_combined_0/inst/sweep_active_next_i_2/O
                         net (fo=1, routed)           0.151     4.840    system_i/feedback_combined_0/inst/sweep_active_next_i_2_n_0
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.964 r  system_i/feedback_combined_0/inst/sweep_active_next_i_1/O
                         net (fo=1, routed)           0.000     4.964    system_i/feedback_combined_0/inst/sweep_active_next_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  system_i/feedback_combined_0/inst/sweep_active_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.484     5.639    system_i/feedback_combined_0/inst/aclk
    SLICE_X23Y58         FDRE                                         r  system_i/feedback_combined_0/inst/sweep_active_next_reg/C
                         clock pessimism             -0.544     5.095    
                         clock uncertainty           -0.069     5.025    
    SLICE_X23Y58         FDRE (Setup_fdre_C_D)        0.031     5.056    system_i/feedback_combined_0/inst/sweep_active_next_reg
  -------------------------------------------------------------------
                         required time                          5.056    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 3.744ns (48.994%)  route 3.898ns (51.006%))
  Logic Levels:           23  (CARRY4=22 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.669    -2.720    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X25Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=169, routed)         3.898     1.634    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X21Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.758 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc/O
                         net (fo=1, routed)           0.000     1.758    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].d_loc_reg
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.308 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/muxcy_bottom_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.308    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_3
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.422 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.422    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.536 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.536    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.650    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.764    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.878    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.992    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.106 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.106    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.220 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.220    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.334 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.334    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.448 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.448    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.562 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.562    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.676 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.676    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.790    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.904    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.018    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.132    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.246    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.360    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.474    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.588    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_83
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.922 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].gen_carry.i_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.922    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_84
    SLICE_X21Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.499     5.655    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X21Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg/C
                         clock pessimism             -0.530     5.125    
                         clock uncertainty           -0.069     5.055    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)        0.062     5.117    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 3.502ns (45.669%)  route 4.166ns (54.331%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.667    -2.722    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X23Y40         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.266 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=173, routed)         4.157     1.891    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X20Y18         LUT3 (Prop_lut3_I2_O)        0.124     2.015 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__5/i_/O
                         net (fo=1, routed)           0.000     2.015    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].d_loc_reg
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.391 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.391    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.508 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.508    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.625 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.625    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.742    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.859    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.976 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.976    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.093 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.102    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.219 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.219    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.336 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.570 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.570    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.687 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.687    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.804 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.804    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.921 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.921    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.038 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.038    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.155 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.155    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.272 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.272    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.389 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.389    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.506    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.623 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.623    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_83
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.946 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].gen_carry.i_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.946    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_84
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.496     5.652    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg/C
                         clock pessimism             -0.530     5.122    
                         clock uncertainty           -0.069     5.052    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109     5.161    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[84].i_reg
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[86].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 3.494ns (45.612%)  route 4.166ns (54.388%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.667    -2.722    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X23Y40         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.266 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=173, routed)         4.157     1.891    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X20Y18         LUT3 (Prop_lut3_I2_O)        0.124     2.015 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__5/i_/O
                         net (fo=1, routed)           0.000     2.015    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].d_loc_reg
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.391 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.391    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.508 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.508    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.625 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.625    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.742    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.859    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.976 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.976    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.093 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.102    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.219 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.219    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.336 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.570 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.570    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.687 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.687    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.804 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.804    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.921 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.921    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.038 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.038    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.155 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.155    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.272 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.272    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.389 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.389    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.506    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.623 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.623    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_83
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.938 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].gen_carry.i_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.938    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_86
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[86].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.496     5.652    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[86].i_reg/C
                         clock pessimism             -0.530     5.122    
                         clock uncertainty           -0.069     5.052    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109     5.161    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[86].i_reg
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[85].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.418ns (45.067%)  route 4.166ns (54.933%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.667    -2.722    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X23Y40         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.266 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=173, routed)         4.157     1.891    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X20Y18         LUT3 (Prop_lut3_I2_O)        0.124     2.015 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__5/i_/O
                         net (fo=1, routed)           0.000     2.015    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].d_loc_reg
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.391 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.391    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.508 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.508    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.625 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.625    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.742    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.859    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.976 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.976    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.093 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.102    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.219 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.219    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.336 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.570 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.570    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.687 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.687    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.804 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.804    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.921 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.921    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.038 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.038    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.155 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.155    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.272 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.272    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.389 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.389    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.506    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.623 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.623    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_83
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.862 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].gen_carry.i_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.862    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_85
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[85].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.496     5.652    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[85].i_reg/C
                         clock pessimism             -0.530     5.122    
                         clock uncertainty           -0.069     5.052    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109     5.161    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[85].i_reg
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 3.633ns (48.242%)  route 3.898ns (51.758%))
  Logic Levels:           23  (CARRY4=22 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.669    -2.720    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X25Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=169, routed)         3.898     1.634    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X21Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.758 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc/O
                         net (fo=1, routed)           0.000     1.758    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].d_loc_reg
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.308 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/muxcy_bottom_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.308    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_3
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.422 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.422    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.536 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.536    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.650    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.764    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.878    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.992    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.106 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.106    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.220 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.220    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.334 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.334    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.448 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.448    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.562 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.562    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.676 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.676    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.790    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.904    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.018    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.132    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.246    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.360    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.474    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.588 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.588    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_83
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.811 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].gen_carry.i_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.811    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_83
    SLICE_X21Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.499     5.655    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X21Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg/C
                         clock pessimism             -0.530     5.125    
                         clock uncertainty           -0.069     5.055    
    SLICE_X21Y46         FDRE (Setup_fdre_C_D)        0.062     5.117    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 3.630ns (48.222%)  route 3.898ns (51.778%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.669    -2.720    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X25Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=169, routed)         3.898     1.634    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X21Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.758 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc/O
                         net (fo=1, routed)           0.000     1.758    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].d_loc_reg
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.308 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/muxcy_bottom_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.308    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_3
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.422 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.422    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.536 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.536    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.650    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.764    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.878    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.992    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.106 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.106    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.220 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.220    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.334 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.334    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.448 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.448    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.562 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.562    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.676 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.676    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.790    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.904    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.018    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.132    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.246    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.360    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.474    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.808 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.808    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_80
    SLICE_X21Y45         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.499     5.655    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X21Y45         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg/C
                         clock pessimism             -0.530     5.125    
                         clock uncertainty           -0.069     5.055    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.062     5.117    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 3.398ns (44.922%)  route 4.166ns (55.078%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.667    -2.722    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X23Y40         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.266 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=173, routed)         4.157     1.891    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X20Y18         LUT3 (Prop_lut3_I2_O)        0.124     2.015 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__5/i_/O
                         net (fo=1, routed)           0.000     2.015    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].d_loc_reg
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.391 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.391    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.508 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.508    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.625 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.625    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.742    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.859    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.976 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.976    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.093 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.102    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.219 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.219    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.336 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.570 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.570    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.687 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.687    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.804 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.804    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.921 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.921    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.038 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.038    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.155 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.155    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.272 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.272    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.389 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.389    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.506    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.623 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.623    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_83
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.842 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].gen_carry.i_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.842    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_83
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.496     5.652    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X20Y38         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg/C
                         clock pessimism             -0.530     5.122    
                         clock uncertainty           -0.069     5.052    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109     5.161    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[83].i_reg
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[82].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 3.609ns (48.077%)  route 3.898ns (51.923%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.669    -2.720    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X25Y46         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.264 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=169, routed)         3.898     1.634    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X21Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.758 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc/O
                         net (fo=1, routed)           0.000     1.758    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].d_loc_reg
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.308 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/muxcy_bottom_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.308    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_3
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.422 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.422    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.536 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.536    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.650    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.764    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.878    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.992 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.992    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.106 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.106    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.220 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.220    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.334 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.334    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.448 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.448    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.562 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.562    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.676 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.676    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.790    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.904    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.018    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.132    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.246    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.360 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.360    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.474 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.474    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.787 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.787    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_82
    SLICE_X21Y45         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[82].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.499     5.655    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X21Y45         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[82].i_reg/C
                         clock pessimism             -0.530     5.125    
                         clock uncertainty           -0.069     5.055    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.062     5.117    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[82].i_reg
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 3.385ns (44.827%)  route 4.166ns (55.173%))
  Logic Levels:           21  (CARRY4=20 LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.349ns = ( 5.651 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.667    -2.722    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/aclk
    SLICE_X23Y40         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.266 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/Q
                         net (fo=173, routed)         4.157     1.891    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[0].i_reg_0[0]
    SLICE_X20Y18         LUT3 (Prop_lut3_I2_O)        0.124     2.015 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_loc_inferred__5/i_/O
                         net (fo=1, routed)           0.000     2.015    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[6].d_loc_reg
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.391 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[3].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.391    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_7
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.508 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[7].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.508    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_11
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.625 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[11].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.625    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_15
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.742 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[15].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.742    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_19
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.859 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[19].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.859    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_23
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.976 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[23].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.976    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_27
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.093 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[27].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.102    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_31
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.219 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[31].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.219    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_35
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.336 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[35].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.336    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_39
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[39].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_43
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.570 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[43].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.570    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_47
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.687 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[47].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.687    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_51
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.804 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[51].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.804    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_55
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.921 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[55].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.921    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_59
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.038 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[59].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.038    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_63
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.155 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[63].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.155    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_67
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.272 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[67].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.272    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_71
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.389 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[71].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.389    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_75
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[75].gen_carry.i_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.506    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/carry_int_79
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.829 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[79].gen_carry.i_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.829    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/d_int_80
    SLICE_X20Y37         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.495     5.651    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X20Y37         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg/C
                         clock pessimism             -0.530     5.121    
                         clock uncertainty           -0.069     5.051    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.109     5.160    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[80].i_reg
  -------------------------------------------------------------------
                         required time                          5.160    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.762%)  route 0.146ns (39.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.565    -0.305    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.177 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.146    -0.031    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.098     0.067 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1/O
                         net (fo=1, routed)           0.000     0.067    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1_n_0
    SLICE_X7Y49          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.835    -0.224    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                         clock pessimism              0.189    -0.035    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     0.057    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.019%)  route 0.171ns (44.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.582    -0.288    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.124 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.171     0.047    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[20]
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.045     0.092 r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     0.092    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X1Y49          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.852    -0.207    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.189    -0.018    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     0.074    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.394%)  route 0.208ns (59.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.554    -0.316    system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X23Y32         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[22]/Q
                         net (fo=1, routed)           0.208     0.033    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[17]
    SLICE_X21Y29         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.819    -0.240    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X21Y29         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[17]/C
                         clock pessimism              0.184    -0.056    
    SLICE_X21Y29         FDRE (Hold_fdre_C_D)         0.071     0.015    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[13]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.406%)  route 0.214ns (56.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.560    -0.310    system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X6Y32          FDRE                                         r  system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.146 r  system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[13]/Q
                         net (fo=1, routed)           0.214     0.067    system_i/writer_0/inst/s_axis_tdata[13]
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.867    -0.192    system_i/writer_0/inst/aclk
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.063    -0.255    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[13])
                                                      0.296     0.041    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.268%)  route 0.227ns (61.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.559    -0.311    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_nd_out_dly/aclk
    SLICE_X22Y40         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]/Q
                         net (fo=2, routed)           0.227     0.057    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/nd_array_1
    SLICE_X19Y37         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.827    -0.232    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/aclk
    SLICE_X19Y37         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X19Y37         FDRE (Hold_fdre_C_D)         0.078     0.030    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.721%)  route 0.204ns (52.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.586    -0.284    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.143 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.204     0.060    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[5]
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.045     0.105 r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[15]_i_1/O
                         net (fo=1, routed)           0.000     0.105    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[15]
    SLICE_X3Y51          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.853    -0.206    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/C
                         clock pessimism              0.189    -0.017    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     0.074    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.598%)  route 0.279ns (66.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.565    -0.305    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y51         FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.279     0.114    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X6Y49          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.835    -0.224    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y49          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.189    -0.035    
    SLICE_X6Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.080    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.454%)  route 0.208ns (59.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.550    -0.320    system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X22Y22         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[16]/Q
                         net (fo=1, routed)           0.208     0.028    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[11]
    SLICE_X21Y20         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.819    -0.240    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X21Y20         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[11]/C
                         clock pessimism              0.184    -0.056    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.046    -0.010    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.643%)  route 0.234ns (62.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.551    -0.319    system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X22Y29         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[12]/Q
                         net (fo=1, routed)           0.234     0.055    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[7]
    SLICE_X21Y27         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.817    -0.242    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X21Y27         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]/C
                         clock pessimism              0.184    -0.058    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.071     0.013    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.683%)  route 0.224ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.550    -0.320    system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X25Y28         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[62]/Q
                         net (fo=1, routed)           0.224     0.044    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[57]
    SLICE_X20Y31         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.821    -0.238    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X20Y31         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[57]/C
                         clock pessimism              0.184    -0.054    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.053    -0.001    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y21     system_i/feedback_combined_0/inst/mul_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11    system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12    system_i/feedback_combined_0/inst/dds/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/writer_0/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/writer_0/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35    system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39    system_i/adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30    system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32    system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y28     system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y25     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/dac_0/inst/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 2.250 4.250 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/adc_0/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/adc_0/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/adc_0/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     2.013 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     2.013    system_i/adc_0/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.549     5.704    system_i/adc_0/inst/aclk
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.011     5.516    system_i/adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/adc_0/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.456ns (18.803%)  route 1.969ns (81.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 5.692 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.712ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.677    -2.712    system_i/cfg_0/inst/aclk
    SLICE_X15Y48         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456    -2.256 r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=8, routed)           1.969    -0.287    system_i/writer_0/inst/aresetn
    RAMB36_X0Y6          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        1.537     5.692    system_i/writer_0/inst/aclk
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.430     5.262    
                         clock uncertainty           -0.069     5.193    
    RAMB36_X0Y6          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     2.825    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          2.825    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.141ns (12.357%)  route 1.000ns (87.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.564    -0.306    system_i/cfg_0/inst/aclk
    SLICE_X15Y48         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.165 r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=8, routed)           1.000     0.835    system_i/writer_0/inst/aresetn
    RAMB36_X0Y6          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4234, routed)        0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.044    -0.234    
    RAMB36_X0Y6          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589    -0.823    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  1.658    





