HLE: ! path: /dev_hdd0/game/
LDR: ! Loading 'E:\RPCS3\rpcs3\dev_hdd0\game\NPUB30403/USRDIR/BOOT.BIN'...
LDR: !  
LDR: ! Mount info:
LDR: ! /dev_hdd0/ -> E:\RPCS3\rpcs3/dev_hdd0/
LDR: ! /dev_hdd1/ -> E:\RPCS3\rpcs3/dev_hdd1/
LDR: ! /dev_flash/ -> E:\RPCS3\rpcs3/dev_flash/
LDR: ! /dev_usb000/ -> E:\RPCS3\rpcs3/dev_usb000/
LDR: ! /dev_usb/ -> E:\RPCS3\rpcs3/dev_usb000/
LDR: ! /app_home/ -> E:\RPCS3\rpcs3\dev_hdd0\game\NPUB30403/
LDR: ! /dev_bdvd/ -> E:\RPCS3\rpcs3\dev_hdd0\game\NPUB30403/\USRDIR\
LDR: ! /host_root/ -> 
LDR: ! / -> E:\RPCS3\rpcs3\dev_hdd0\game\NPUB30403/\USRDIR\
LDR: ! ./ -> E:\RPCS3\rpcs3\dev_hdd0\game\NPUB30403/\USRDIR\
LDR: ! /fsps3/ -> E:\RPCS3\rpcs3\dev_hdd0\game\NPUB30403/\USRDIR\
LDR: ! USRDIR/ -> E:\RPCS3\rpcs3\dev_hdd0\game\NPUB30036\USRDIR\data
LDR: !  
MEM: ! Initing memory...
MEM: ! Memory initialized.
LDR: W Unknown module 'libgem'
LDR: W Unimplemented function 'cellCameraGetBufferInfoEx' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraReadEx' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraRemoveNotifyEventQueue2' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraStart' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraGetType' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraOpenEx' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraReset' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraSetNotifyEventQueue2' in 'cellCamera' module
LDR: W Unimplemented function 'cellCameraInit' in 'cellCamera' module
LDR: W Unimplemented function 'cellMsgDialogClose' in 'cellSysutil' module
LDR: W Unimplemented function 'cellMsgDialogAbort' in 'cellSysutil' module
LDR: W Unimplemented function 'cellMsgDialogProgressBarInc' in 'cellSysutil' module
LDR: W Unimplemented function 'cellMsgDialogProgressBarSetMsg' in 'cellSysutil' module
LDR: W Unimplemented function 'sceNpBasicGetFriendListEntry' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreGetRankingByNpId' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreRecordScore' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreGetRankingByRangeAsync' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreDestroyTitleCtx' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreInit' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreGetRankingByNpIdAsync' in 'sceNp' module
LDR: W Unimplemented function 'sceNpBasicRegisterContextSensitiveHandler' in 'sceNp' module
LDR: W Unimplemented function 'sceNpManagerGetContentRatingFlag' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreCreateTransactionCtx' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScorePollAsync' in 'sceNp' module
LDR: W Unimplemented function 'sceNpBasicGetFriendListEntryCount' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreCreateTitleCtx' in 'sceNp' module
LDR: W Unimplemented function 'sceNpScoreDestroyTransactionCtx' in 'sceNp' module
LDR: W Unimplemented function 'sceNpManagerRegisterCallback' in 'sceNp' module
LDR: W Unimplemented function 'sceNpManagerGetNpId' in 'sceNp' module
LDR: W Unimplemented function 'sceNp2Init' in 'sceNp2' module
LDR: W Unknown module 'cellSysutilAvconfExt'
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 3
HLE: W PPU[1] Thread (CPUThread)[0x001416c8]memory warning: sys_memory_get_user_memory_size(mem_info_addr=0xd0010c04)
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 4
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 5
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 6
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 7
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 8
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 9
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 10
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 11
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 12
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 13
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 14
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 15
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 16
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 17
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 18
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 19
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 20
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 21
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 22
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 23
HLE: W PPU[1] Thread (CPUThread)[0x06d22034]sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 24
HLE: W PPU[1] Thread (CPUThread)[0x06d10070]cellSysutil warning: cellSysutilRegisterCallback(slot=0, func_addr=0x28ba90, userdata=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x06d12004]cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SYSUTIL_GAME)
HLE: W PPU[1] Thread (CPUThread)[0x06d12004]cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_FS)
HLE: W PPU[1] Thread (CPUThread)[0x06d2001c]cellGame warning: cellGameBootCheck(type_addr=0xd0010a80, attributes_addr=0xd0010a84, size_addr=0x2b4a2d4, dirName_addr=0xd0010680)
HLE: W PPU[1] Thread (CPUThread)[0x06d20004]cellGame warning: cellGameContentPermit(contentInfoPath_addr=0xd0010280, usrdirPath_addr=0x2741ed0)
HLE: W PPU[1] Thread (CPUThread)[0x06d0a010]sys_fs warning: cellFsOpendir(path="/dev_hdd0/game/NPUB30403/USRDIR/data", fd_addr=0xd000f5d8)
HLE: W PPU[1] Thread (CPUThread)[0x06d12004]cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_AVCONF_EXT)
HLE: W PPU[1] Thread (CPUThread)[0x06d14010]cellGcmSys warning: cellGcmInit(context_addr=0x6cbffc0,cmdSize=0x400000,ioSize=0x500000,ioAddress=0x30100000)
HLE: W PPU[1] Thread (CPUThread)[0x06d14010]cellGcmSys warning: *** local memory(addr=0xc0000000, size=0xf900000)
HLE: W PPU[1] Thread (CPUThread)[0x06d14010]cellGcmSys warning: cellGcmMapEaIoAddress(ea=0x30100000, io=0x0, size=0x500000)
HLE: W PPU[1] Thread (CPUThread)[0x06d1007c]cellSysutil warning: cellVideoOutGetResolutionAvailability(videoOut=0, resolutionId=0x2, option_addr=0x2, aspect=0x0, option=0x2831960)
HLE: W PPU[1] Thread (CPUThread)[0x06d1007c]cellSysutil warning: cellVideoOutGetResolutionAvailability(videoOut=0, resolutionId=0x5, option_addr=0x2, aspect=0x0, option=0x2831960)
HLE: W PPU[1] Thread (CPUThread)[0x06d1007c]cellSysutil warning: cellVideoOutGetResolutionAvailability(videoOut=0, resolutionId=0x5, option_addr=0x1, aspect=0x0, option=0x2831960)
HLE: W PPU[1] Thread (CPUThread)[0x06d1007c]cellSysutil warning: cellVideoOutGetResolutionAvailability(videoOut=0, resolutionId=0x4, option_addr=0x2, aspect=0x0, option=0x2831960)
HLE: W PPU[1] Thread (CPUThread)[0x06d1007c]cellSysutil warning: cellVideoOutGetResolutionAvailability(videoOut=0, resolutionId=0x4, option_addr=0x1, aspect=0x0, option=0x2831960)
HLE: W PPU[1] Thread (CPUThread)[0x06d14004]cellGcmSys warning: cellGcmGetTiledPitchSize(size=5120)
HLE: W PPU[1] Thread (CPUThread)[0x06d10004]cellSysutil warning: cellVideoOutConfigure(videoOut=0, config_addr=0xd00108e0, option_addr=0x0, waitForEvent=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x06d1404c]cellGcmSys warning: cellGcmSetFlipMode(mode=2)
HLE: W PPU[1] Thread (CPUThread)[0x06d14004]cellGcmSys warning: cellGcmGetTiledPitchSize(size=5120)
HLE: W PPU[1] Thread (CPUThread)[0x06d140b8]cellGcmSys warning: cellGcmSetTileInfo(index=0, location=0, offset=0, size=3932160, pitch=5120, comp=0, base=0, bank=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14040]cellGcmSys warning: cellGcmBindTile(index=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14004]cellGcmSys warning: cellGcmGetTiledPitchSize(size=5120)
HLE: W PPU[1] Thread (CPUThread)[0x06d140b8]cellGcmSys warning: cellGcmSetTileInfo(index=1, location=0, offset=3932160, size=3932160, pitch=5120, comp=0, base=0, bank=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14040]cellGcmSys warning: cellGcmBindTile(index=1)
HLE: W PPU[1] Thread (CPUThread)[0x06d14004]cellGcmSys warning: cellGcmGetTiledPitchSize(size=5120)
HLE: W PPU[1] Thread (CPUThread)[0x06d140b8]cellGcmSys warning: cellGcmSetTileInfo(index=2, location=0, offset=7864320, size=3932160, pitch=5120, comp=0, base=0, bank=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14040]cellGcmSys warning: cellGcmBindTile(index=2)
HLE: W PPU[1] Thread (CPUThread)[0x06d14088]cellGcmSys warning: cellGcmBindZcull(index=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14004]cellGcmSys warning: cellGcmGetTiledPitchSize(size=2560)
HLE: W PPU[1] Thread (CPUThread)[0x06d140b8]cellGcmSys warning: cellGcmSetTileInfo(index=3, location=0, offset=11796480, size=983040, pitch=2560, comp=0, base=0, bank=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14040]cellGcmSys warning: cellGcmBindTile(index=3)
HLE: W PPU[1] Thread (CPUThread)[0x06d14004]cellGcmSys warning: cellGcmGetTiledPitchSize(size=1280)
HLE: W PPU[1] Thread (CPUThread)[0x06d140b8]cellGcmSys warning: cellGcmSetTileInfo(index=4, location=0, offset=12779520, size=262144, pitch=1280, comp=0, base=0, bank=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14040]cellGcmSys warning: cellGcmBindTile(index=4)
HLE: W PPU[1] Thread (CPUThread)[0x06d14004]cellGcmSys warning: cellGcmGetTiledPitchSize(size=1280)
HLE: W PPU[1] Thread (CPUThread)[0x06d140b8]cellGcmSys warning: cellGcmSetTileInfo(index=5, location=0, offset=13041664, size=262144, pitch=1280, comp=0, base=0, bank=0)
HLE: W PPU[1] Thread (CPUThread)[0x06d14040]cellGcmSys warning: cellGcmBindTile(index=5)
HLE: W PPU[1] Thread (CPUThread)[0x06d12004]cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SYSUTIL_NP)
HLE: W PPU[1] Thread (CPUThread)[0x06d12004]cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SYSUTIL_NP_TROPHY)
HLE: W PPU[1] Thread (CPUThread)[0x06d16040]sceNpTrophy warning: sceNpTrophyCreateContext(context_addr=0x2c764cc, commID_addr=0x291ca4, commSign_addr=0xd0010c10, options=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x06d16010]sceNpTrophy warning: sceNpTrophyCreateHandle(handle_addr=0x2c764d0)
PPU: ! PPU[1] Thread (CPUThread)[0x06d2201c]*** New PPU Thread [read_gamedata] (flags=0x0, entry=0x28bb48): id = 26
RSX: ! RSXThreadRSX thread started
HLE: W PPU[26] Thread (read_gamedata)[0x06d1601c]sceNpTrophy warning: sceNpTrophyGetRequiredDiskSpace(context=0, handle=0, reqspace_addr=0xd0020d40, options=0x0)
TTY: d:\STARDrone\SVN2\stardrone\src\player_profile.cpp:731 fTTY:  -- assertion failed
HLE: W PPU[26] Thread (read_gamedata)[0x00141a00]SysCall 988! r3: 0x4, r4: 0x0, pc: 0x141a00
TTY: abort() is called from 0xTTY: 000000000013b514TTY: 
TTY:                   from 0xTTY: 000000000009af70TTY: 
TTY:                   from 0xTTY: 000000000010694cTTY: 
TTY:                   from 0xTTY: 0000000006d24000TTY: 
TTY: 

Continue... (Lv-2 is still running.)
HLE: W PPU[26] Thread (read_gamedata)[0x06d220ac]Process warning: sys_process_exit(1)
HLE: S PPU[26] Thread (read_gamedata)[0x06d220ac]Process finished
HLE: W PPU[26] Thread (read_gamedata)[0x0012f2d8]SysCall 988! r3: 0x1, r4: 0x0, pc: 0x12f2d8
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x2cd8040)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x2cd80c0)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x2cd8140)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x2cd81c0)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x2cd8240)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x2cd82c0)
HLE: W PPU[26] Thread (read_gamedata)[0x00133868]SysCall 988! r3: 0x1, r4: 0x0, pc: 0x133868
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0ac8)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0af0)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0b18)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0a00)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0a28)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0a50)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0a78)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc0aa0)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc1340)
HLE: W PPU[26] Thread (read_gamedata)[0x06d22094]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x6cc1538)
HLE: W PPU[26] Thread (read_gamedata)[0x06d220ac]Process warning: sys_process_exit(1)
HLE: S PPU[26] Thread (read_gamedata)[0x06d220ac]Process finished
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4005
RSX: W RSXThreadNV4097_SET_TEX_COORD_CONTROL
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 109
RSX: W RSXThreadRSX thread aborted
HLE: ! All threads stopped...
MEM: ! Closing memory...
