
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3541349
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.074 ; gain = 239.832 ; free physical = 92564 ; free virtual = 202943
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.530; parent = 2372.354; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.129; parent = 3040.047; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.012 ; gain = 311.770 ; free physical = 92650 ; free virtual = 203029
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.530; parent = 2372.354; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4082.098; parent = 3109.016; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.824 ; gain = 329.582 ; free physical = 92657 ; free virtual = 203037
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.530; parent = 2372.354; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4099.910; parent = 3126.828; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.824 ; gain = 329.582 ; free physical = 92643 ; free virtual = 203023
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.530; parent = 2372.354; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4099.910; parent = 3126.828; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.824 ; gain = 0.000 ; free physical = 92648 ; free virtual = 203028
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.543 ; gain = 0.000 ; free physical = 92594 ; free virtual = 202973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3293.543 ; gain = 0.000 ; free physical = 92594 ; free virtual = 202973
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.543 ; gain = 496.301 ; free physical = 92586 ; free virtual = 202965
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.948; parent = 2382.771; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.613; parent = 3261.531; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.543 ; gain = 496.301 ; free physical = 92599 ; free virtual = 202978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.948; parent = 2382.771; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.613; parent = 3261.531; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.543 ; gain = 496.301 ; free physical = 92600 ; free virtual = 202979
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.948; parent = 2382.771; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.613; parent = 3261.531; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.543 ; gain = 496.301 ; free physical = 92613 ; free virtual = 202993
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.948; parent = 2382.771; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.613; parent = 3261.531; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 24    
+---Registers : 
	               21 Bit    Registers := 24    
	               16 Bit    Registers := 28    
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3293.543 ; gain = 496.301 ; free physical = 92706 ; free virtual = 203092
Synthesis current peak Physical Memory [PSS] (MB): peak = 2654.663; parent = 2400.518; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.613; parent = 3261.531; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 3688.918 ; gain = 891.676 ; free physical = 92216 ; free virtual = 202601
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.085; parent = 2971.939; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.004; parent = 3688.922; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3694.918 ; gain = 897.676 ; free physical = 92209 ; free virtual = 202594
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.917; parent = 2977.771; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4668.004; parent = 3694.922; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3777.965 ; gain = 980.723 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.065; parent = 2989.920; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4751.051; parent = 3777.969; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.840 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.136; parent = 2989.990; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4764.926; parent = 3791.844; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.840 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.136; parent = 2989.990; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4764.926; parent = 3791.844; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.840 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.171; parent = 2990.025; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4764.926; parent = 3791.844; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.840 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.249; parent = 2990.104; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4764.926; parent = 3791.844; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.840 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.249; parent = 2990.104; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4764.926; parent = 3791.844; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.840 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.249; parent = 2990.104; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4764.926; parent = 3791.844; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage4_reg[3][15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|dotprod     | vld_layer6_reg    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   322|
|3     |LUT2   |  1595|
|4     |LUT3   |   100|
|5     |LUT4   |   600|
|6     |LUT5   |   750|
|7     |LUT6   |  1250|
|8     |SRL16E |    17|
|9     |FDRE   |   853|
|10    |IBUF   |   753|
|11    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.840 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.249; parent = 2990.104; children = 254.177
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4764.926; parent = 3791.844; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3791.840 ; gain = 827.879 ; free physical = 92140 ; free virtual = 202525
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.848 ; gain = 994.598 ; free physical = 92140 ; free virtual = 202525
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3802.809 ; gain = 0.000 ; free physical = 92259 ; free virtual = 202644
INFO: [Netlist 29-17] Analyzing 1076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3835.727 ; gain = 0.000 ; free physical = 92242 ; free virtual = 202627
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 754 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 753 instances

Synth Design complete, checksum: d7bad382
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 3835.727 ; gain = 2131.273 ; free physical = 92336 ; free virtual = 202722
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W6_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4579.730 ; gain = 744.004 ; free physical = 91659 ; free virtual = 202044
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:18:43 2025...
