$date
	Wed Dec 15 15:32:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counterMod10_tb $end
$var wire 1 ! zero_tb $end
$var wire 1 " tc_tb $end
$var wire 4 # CNT_tb [0:3] $end
$var reg 4 $ CNT_in_tb [0:3] $end
$var reg 1 % clk_tb $end
$var reg 1 & clrn_tb $end
$var reg 1 ' en_tb $end
$var reg 1 ( loadn_tb $end
$scope module UUT $end
$var wire 4 ) CNT_in [3:0] $end
$var wire 1 % clk $end
$var wire 1 & clrn $end
$var wire 1 ' en $end
$var wire 1 ( loadn $end
$var reg 4 * CNT [3:0] $end
$var reg 1 " tc $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b111 )
0(
0'
1&
0%
b111 $
bx #
0"
0!
$end
#5000
b111 #
b111 *
1%
#10000
0%
#12000
1(
#15000
1%
#17000
1'
#20000
0%
#25000
b110 #
b110 *
1%
#30000
0%
#35000
b101 #
b101 *
1%
#40000
0%
#45000
b100 #
b100 *
1%
#50000
0%
#55000
b11 #
b11 *
1%
#60000
0%
#65000
b10 #
b10 *
1%
#70000
0%
#75000
b1 #
b1 *
1%
#80000
0%
#85000
1!
1"
b0 #
b0 *
1%
#90000
0%
#95000
b1001 #
b1001 *
1%
#100000
0%
#105000
b1000 #
b1000 *
1%
#110000
0%
#115000
b111 #
b111 *
1%
#120000
0%
#125000
b110 #
b110 *
1%
#130000
0%
#135000
b101 #
b101 *
1%
#137000
0(
b1010 $
b1010 )
#140000
0%
#145000
b1010 #
b1010 *
1%
#147000
1(
#150000
0%
#155000
b1001 #
b1001 *
1%
#160000
0%
#165000
b1000 #
b1000 *
1%
#167000
0!
0"
0'
#170000
0%
#175000
1%
#180000
0%
#185000
1%
