
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1834M, PVMEM - 1834M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1834M, PVMEM - 1834M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
NRF info: Checking flow variables for route
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for route
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info DP158: Found 567 filler cells in partition integrationMult and they will be treated as fixed. You might want to remove them before doing detail placement.
info Found 471 movable and 603 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 32    | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 46    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1834M, PVMEM - 1834M)
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
warning TA_CMDS6100: Pin 'outA/clk_gate_out_reg/SE' is connected to power/ground net 'outA/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'outB/clk_gate_out_reg/SE' is connected to power/ground net 'outB/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'regB/clk_gate_out_reg/SE' is connected to power/ground net 'regB/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'regA/clk_gate_out_reg/SE' is connected to power/ground net 'regA/VSS'. No timing will be computed there.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M, PRSS - 230M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Sun Dec 4 17:28:52 2022)

Congestion ratio stats: min = 0.06, max = 0.45, mean = 0.29 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M, PRSS - 230M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_dont_route_clocks     | Specifies to prohibit route_track from touching existing clock  | false      | true       | true     | N/A        |                                | true       | developer  | 
|                          | routing                                                         |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '521' data nets
info UI40: removed 6908 objects (out of 6908 objects)
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 567 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_filler_cells: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M, PRSS - 230M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'true' to 'false'.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sun Dec 4 17:28:52 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M, PRSS - 230M)
info Found 471 movable and 36 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M, PRSS - 230M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
RRT info: Set routing priority of '5' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 20% 40% 60% 80% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Dec 4 17:28:52 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 5          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 1834M, PVMEM - 1834M, PRSS - 230M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 5
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (5) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Sun Dec 4 17:28:52 2022)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 5    | 41   | 
|-------------------+------+------|
| To be routed :    | 5    | 41   | 
|-------------------+------+------|
|   - signal        | 5    | 41   | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 5    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 4    | 
|-----------------------+------|
|   - clock + NDR       | 1    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1834M, PVMEM - 1834M, PRSS - 230M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
RRT info: Set routing priority of '5' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Sun Dec 4 17:28:52 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | integrationMult            | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 4           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '37' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition integrationMult (started at Sun Dec 4 17:28:52 2022)
-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 504 of 504 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 349604 xStep 57000 colHi 7
 yOrig 0 yHi 350004 yStep 42000 rowHi 9

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  1  CPUs 

info GR11: Skipping net 'mult/i_0/result[7]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[6]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[4]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[15]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[14]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[13]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[12]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[11]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[10]' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/result[9]' status: 'gr_small'
info GR11: Skipping net 'outA/n_9' status: 'gr_small'
info GR11: Skipping net 'outA/n_8' status: 'gr_small'
info GR11: Skipping net 'outA/n_6' status: 'gr_small'
info GR11: Skipping net 'outA/n_2' status: 'gr_small'
info GR11: Skipping net 'outB/n_8' status: 'gr_small'
info GR11: Skipping net 'outB/n_7' status: 'gr_small'
info GR11: Skipping net 'outB/n_6' status: 'gr_small'
info GR11: Skipping net 'outB/n_5' status: 'gr_small'
info GR11: Skipping net 'outB/n_4' status: 'gr_small'
info GR11: Skipping net 'outB/n_3' status: 'gr_small'
info GR11: Skipping net 'outB/n_2' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_51' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_3' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_4' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_5' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_7' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_8' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_11' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_36' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_9' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_12' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_13' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_16' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_19' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_20' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_22' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_24' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_25' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_230' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_227' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_27' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_28' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_32' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_34' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_1' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_39' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_41' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_50' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_54' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_56' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_61' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_62' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_68' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_76' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_77' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_80' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_79' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_83' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_82' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_85' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_87' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_94' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_93' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_95' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_102' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_103' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_107' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_132' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_109' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_134' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_125' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_133' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_117' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_118' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_121' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_126' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_129' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_130' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_137' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_138' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_140' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_141' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_144' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_145' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_148' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_149' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_154' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_164' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_165' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_168' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_169' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_174' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_176' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_178' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_179' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_181' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_186' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_187' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_188' status: 'gr_small'
info GR11: Skipping net 'mult/i_0/n_257' status: 'gr_small'
Built 320 nets   (0 seconds elapsed)

Will perform 'repair' routing on 3 nets: 
          3 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 3 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Sun Dec 4 17:28:52 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 216         | 224        | 441       | 881         | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.833333    | 0.8        | 0.311475  | 0.833333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.133218    | 0.268031   | 0.0690176 | 0.100418    | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.31081e+07 | 1.4084e+07 | 1239      | 2.71921e+07 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Sun Dec 4 17:28:52 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 2.72   | 0.11   | 1.13   | 1.20   | 0.28   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 4.19   | 41.60  | 44.01  | 10.19  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 521.00 | 20.00  | 251.00 | 192.00 | 58.00  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1239.00 | 745.00 | 395.00 | 99.00  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 60.13  | 31.88  | 7.99   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Sun Dec 4 17:28:52 2022)

Congestion ratio stats: min = 0.06, max = 0.45, mean = 0.29 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 201) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 1820 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 261M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
warning TA_CMDS6100: Pin 'outA/clk_gate_out_reg/SE' is connected to power/ground net 'outA/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'outB/clk_gate_out_reg/SE' is connected to power/ground net 'outB/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'regB/clk_gate_out_reg/SE' is connected to power/ground net 'regB/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'regA/clk_gate_out_reg/SE' is connected to power/ground net 'regA/VSS'. No timing will be computed there.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:28:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:28:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0600 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| preserve_signal_layer         | Effort of following layers assigned by global routing for     | 100   | 0       | true     | N/A        |      | true       | normal     | 
|                               | regular nets                                                  |       |         |          |            |      |            |            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:28:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:28:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0600 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 270M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 06m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0001388888888888889d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1328                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 56.79                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 0                                   | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 2.7                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 1239                                | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.310998 min: 0.000000 avg: 0.114192
info metal2 layer density max: 0.031311 min: 0.000000 avg: 0.005516
info metal3 layer density max: 0.051920 min: 0.000000 avg: 0.007393
info metal4 layer density max: 0.024800 min: 0.000000 avg: 0.006395
info metal5 layer density max: 0.260000 min: 0.000000 avg: 0.126267
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 5 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 272M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 248 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 1820 pins
Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.310998 min: 0.000000 avg: 0.114192
info metal2 layer density max: 0.031311 min: 0.000000 avg: 0.005516
info metal3 layer density max: 0.051920 min: 0.000000 avg: 0.007393
info metal4 layer density max: 0.024800 min: 0.000000 avg: 0.006395
info metal5 layer density max: 0.260000 min: 0.000000 avg: 0.126267
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 272M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 230M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 14       | 
|------------+----------|
| Count, %   | 2.68     | 
|------------+----------|
| Length, um | 316      | 
|------------+----------|
| Length, %  | 11.62    | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition integrationMult (started at Sun Dec 4 17:28:53 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 317  | 
|-----------------------+------|
|   - with detail wires | 5    | 
|-----------------------+------|
|   - no any wires      | 204  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------


-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


Routing Cell Library initialization ...
 core  lib cells:   20 with     66 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 79 core library pins:
 Ideal   :    79 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 9 rows x 7 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 526 nets with average value 100.00
Property preserve_channel is set on 5 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 184X x 250Y
M2:   vertical grid 184X x 250Y
M3: horizontal grid 301X x 250Y
M4:   vertical grid 124X x 250Y
M5: horizontal grid 124X x 125Y
M6:   vertical grid 124X x 162Y
M7: horizontal grid 161X x 44Y
M8:   vertical grid 44X x 44Y
M9: horizontal grid 44X x 22Y
M10:   vertical grid 22X x 22Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 146
Fixed net vias 6578
Core cells 507
Core cells with unique orientation 63: pin objects 751, obstructions 325
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 35, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 317 nets with global routing
Detected 5 nets with detail routing
Detected 204 nets without any routing
Detected 600 wires, 1340 vias
Detected 1632 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 10% 80% 90% 100%
WARNING: Layers range (M7,M8) of NDR rule MGC_CLK_NDR_1.0w2.0s is too small
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed      720 of     2453 tested segments in    40 channels. Unresolved      810 violations and       33 notes
1.001 Changed      495 of     1772 tested segments in    43 channels. Unresolved      515 violations and       54 notes
1.002 Changed      375 of     1289 tested segments in    38 channels. Unresolved      394 violations and       39 notes
1.003 Changed      295 of     1009 tested segments in    47 channels. Unresolved      332 violations and       48 notes
1.004 Changed      244 of      880 tested segments in    44 channels. Unresolved      271 violations and       41 notes
1.005 Changed      220 of      750 tested segments in    36 channels. Unresolved      266 violations and       37 notes
1.006 Changed      219 of      713 tested segments in    42 channels. Unresolved      227 violations and       32 notes
1.007 Changed      168 of      603 tested segments in    36 channels. Unresolved      182 violations and       34 notes
1.008 Changed      177 of      510 tested segments in    34 channels. Unresolved      177 violations and       33 notes
1.009 Changed      173 of      533 tested segments in    37 channels. Unresolved      170 violations and       42 notes
1.010 Changed      152 of      491 tested segments in    34 channels. Unresolved      161 violations and       33 notes
1.011 Changed      150 of      458 tested segments in    38 channels. Unresolved      146 violations and       40 notes
1.012 Changed      125 of      468 tested segments in    40 channels. Unresolved      108 violations and       46 notes
1.013 Changed      119 of      381 tested segments in    32 channels. Unresolved      104 violations and       50 notes
1.014 Changed       75 of      311 tested segments in    35 channels. Unresolved       55 violations and       59 notes
1.015 Changed       59 of      215 tested segments in    32 channels. Unresolved       47 violations and       64 notes
1.016 Changed       56 of      199 tested segments in    25 channels. Unresolved       49 violations and       66 notes
1.017 Changed       55 of      187 tested segments in    20 channels. Unresolved       41 violations and       71 notes
1.018 Changed       30 of      152 tested segments in    20 channels. Unresolved       18 violations and       70 notes
1.019 Changed       20 of       80 tested segments in    14 channels. Unresolved       21 violations and       70 notes
1.020 Changed       32 of       84 tested segments in    15 channels. Unresolved       27 violations and       71 notes
1.021 Changed       31 of       95 tested segments in    14 channels. Unresolved       22 violations and       74 notes
1.022 Changed       22 of       84 tested segments in    17 channels. Unresolved       20 violations and       78 notes
1.023 Changed       18 of       74 tested segments in    14 channels. Unresolved       17 violations and       79 notes
1.024 Changed       16 of       61 tested segments in    14 channels. Unresolved       12 violations and       78 notes
1.025 Changed       14 of       59 tested segments in    15 channels. Unresolved       14 violations and       77 notes
1.026 Changed       23 of       57 tested segments in    12 channels. Unresolved       21 violations and       77 notes
1.027 Changed       24 of       74 tested segments in    15 channels. Unresolved       20 violations and       77 notes
1.028 Changed       11 of       54 tested segments in    11 channels. Unresolved        5 violations and       78 notes
1.029 Changed        4 of       26 tested segments in     9 channels. Unresolved        0 violations and       82 notes
1.030 Changed        2 of        7 tested segments in     4 channels. Unresolved        0 violations and       81 notes
1.031 Changed        2 of        4 tested segments in     4 channels. Unresolved        0 violations and       81 notes
1.032 Changed        1 of        3 tested segments in     3 channels. Unresolved        0 violations and       81 notes
1.033 Changed        0 of        1 tested segments in     1 channels. Unresolved        0 violations and       81 notes
1.034 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and       81 notes
Result=end(begin): viols=0(810), notes=81(33)
Cpu time: 00:00:06, Elapsed time: 00:00:06, Memory: 1.8G

Run(2) ...
2.000 Changed       25 of     2118 tested segments in    47 channels. Unresolved        0 violations and       77 notes
2.001 Changed       23 of      109 tested segments in    28 channels. Unresolved        0 violations and       77 notes
2.002 Changed       18 of       87 tested segments in    28 channels. Unresolved        0 violations and       77 notes
2.003 Changed       11 of       30 tested segments in    15 channels. Unresolved        0 violations and       74 notes
2.004 Changed        4 of       14 tested segments in     9 channels. Unresolved        0 violations and       72 notes
2.005 Changed        4 of        8 tested segments in     7 channels. Unresolved        0 violations and       73 notes
2.006 Changed        3 of        5 tested segments in     5 channels. Unresolved        0 violations and       72 notes
2.007 Changed        4 of        7 tested segments in     6 channels. Unresolved        0 violations and       73 notes
2.008 Changed        3 of        6 tested segments in     5 channels. Unresolved        0 violations and       72 notes
2.009 Changed        3 of        5 tested segments in     4 channels. Unresolved        0 violations and       73 notes
2.010 Changed        2 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.011 Changed        3 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.012 Changed        2 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.013 Changed        3 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.014 Changed        2 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.015 Changed        3 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.016 Changed        2 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.017 Changed        3 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.018 Changed        1 of        3 tested segments in     3 channels. Unresolved        0 violations and       73 notes
2.019 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.020 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.021 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.022 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.023 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.024 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.025 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.026 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.027 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.028 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.029 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.030 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.031 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.032 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.033 Changed        1 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.034 Changed        0 of        1 tested segments in     1 channels. Unresolved        0 violations and       73 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and       73 notes
Result=end(begin): viols=0(0), notes=73(77)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Write routing ...
M1: 1610 vias and 93 wires with length 0.052 (0.001 in non-prefer direction)
M2: 2011 vias and 1657 wires with length 1.559 (0.014 in non-prefer direction)
M3: 245 vias and 1313 wires with length 1.919 (0.008 in non-prefer direction)
M4: 6 vias and 137 wires with length 0.228 (0.004 in non-prefer direction)
M5: 0 vias and 3 wires with length 0.004 (0.004 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 3872 vias and 3203 wires with length 3.763 (0.031 in non-prefer direction)

Total 73 notes:
Note: NDR min/max layer - 12
Note: Offgrid - 30
Note: Fork - 2
Note: Split - 15
Note: Parallel length - 1
Note: Segment orientation - 13

Info: Via overhang - 7
info UI33: performed track routing for 7 sec (CPU time: 6 sec; MEM: RSS - 272M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 231M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 231M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:01 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 231M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:01 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 231M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1834M, PVMEM - 1865M, PRSS - 231M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | 0.1640 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     66 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318914 min: 0.000000 avg: 0.115976
info metal2 layer density max: 0.190555 min: 0.000000 avg: 0.054505
info metal3 layer density max: 0.287539 min: 0.000000 avg: 0.069972
info metal4 layer density max: 0.083867 min: 0.000000 avg: 0.018865
info metal5 layer density max: 0.264400 min: 0.000000 avg: 0.126504
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 5 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2788M, PRSS - 231M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2788M, PRSS - 231M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:01 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:01 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | 0.1640 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | 
|------------------------+-------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                             | 00h 00m                            | 
|------------------------+-------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0001388888888888889d 00.0h 00.0m  | 7.638888888888889e-5d 00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1328                                | 2282                               | 
|------------------------+-------------------------------------+------------------------------------|
| logic_utilization  (%) | 56.79                               | 56.79                              | 
|------------------------+-------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| setup_viols            | 0                                   | 0                                  | 
|------------------------+-------------------------------------+------------------------------------|
| hold_viols             | 0                                   | 0                                  | 
|------------------------+-------------------------------------+------------------------------------|
| slew_viols             | 0                                   | 0                                  | 
|------------------------+-------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| overflow_edges         | 0                                   |                                    | 
|------------------------+-------------------------------------+------------------------------------|
| overflow_nodes         | 0                                   |                                    | 
|------------------------+-------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 2.7                                 | 3.8                                | 
|------------------------+-------------------------------------+------------------------------------|
| via_count_total        | 1239                                | 3882                               | 
-----------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: update_cell_density_map: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.

Info: Cell density rectangles with ZERO-CAPACITY = 16
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 25 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 16
2.99009 | 0
5.98018 | 0
8.97027 | 0
11.9604 | 0
14.9505 | 0
17.9405 | 0
20.9306 | 0
23.9207 | 0
26.9108 | 0
29.9009 | 0
32.891  | 0
35.8811 | 0
38.8712 | 0
41.8613 | 0
44.8514 | 0
47.8415 | 0
50.8315 |==== 1
53.8216 |============ 3
56.8117 |===================== 5
59.8018 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Dec 4 17:29:01 2022)
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:01 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Dec 4 17:29:01 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:01 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 231M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                       | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                           | 00h 00m                            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0001388888888888889d 00.0h00.0m  | 7.638888888888889e-5d 00.0h00.0m  | 1.3888888888888888e-5d 00.0h00.0m  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1328                               | 2282                              | 2282                               | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 56.79                              | 56.79                             | 56.79                              | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                 | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                 | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                 | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                   |                                    | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                   |                                    | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 2.7                                | 3.8                               | 3.8                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 1239                               | 3882                              | 3882                               | 
----------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Dec 4 17:29:02 2022)
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Dec 4 17:29:02 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0 | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                           | 00h 00m                            | 00h 00m      | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.0001388888888888889d00.0h 00.0m  | 7.638888888888889e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1328                               | 2282                              | 2282                               | 2282         | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 56.79                              | 56.79                             | 56.79                              | 56.79        | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                  | 0                                 | 0                                  | 0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                  | 0                                 | 0                                  | 0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| slew_viols             | 0                                  | 0                                 | 0                                  | 0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| overflow_edges         | 0                                  |                                   |                                    |              | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                                  |                                   |                                    |              | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 2.7                                | 3.8                               | 3.8                                | 3.8          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| via_count_total        | 1239                               | 3882                              | 3882                               | 3882         | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 942767
info LP: The total power for corner_0_0 corner: 942767
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sun Dec 4 17:29:02 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   555926 |    373098 |  |  929024 |   13743 |  | 942767 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   555926 |    300039 |  |  855965 |   13743 |  | 869708 |   92.25 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    67906 |      8771 |  |   76677 |     228 |  |  76905 |    8.16 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   488021 |    291268 |  |  779288 |   13514 |  | 792803 |   84.09 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   224553 |    261405 |  |  485958 |   11017 |  | 496975 |   52.71 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   263358 |     29863 |  |  293221 |    2497 |  | 295718 |   31.37 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     73059 |  |   73059 |         |  |  73059 |    7.75 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     16308 |  |   16308 |         |  |  16308 |    1.73 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     10235 |  |   10235 |         |  |  10235 |    1.09 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     56751 |  |   56751 |         |  |  56751 |    6.02 | 
------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Dec 4 17:29:02 2022)
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Dec 4 17:29:02 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:02 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.1000    | 52        | 6                   | 12                    | -0.1040 | -0.3480 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.1000    | 52        | 6                   | 12                    | -0.1040 | -0.3480 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.1000    | 16        | 6                   | 38                    | -0.1040 | -0.3480 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

WNS:-104 TNS:-348 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

info OPT5: Optimizing objective TOTAL_POWER.
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M)
WNS:-104 TNS:-348 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:02 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.1000    | 52        | 6                   | 12                    | -0.1040 | -0.3480 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.1000    | 52        | 6                   | 12                    | -0.1040 | -0.3480 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.1000    | 16        | 6                   | 38                    | -0.1040 | -0.3480 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sun Dec 4 17:29:02 2022
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   555926 |    373098 |  |  929024 |   13743 |  | 942767 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   555926 |    300039 |  |  855965 |   13743 |  | 869708 |   92.25 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    67906 |      8771 |  |   76677 |     228 |  |  76905 |    8.16 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   488021 |    291268 |  |  779288 |   13514 |  | 792803 |   84.09 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   224553 |    261405 |  |  485958 |   11017 |  | 496975 |   52.71 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   263358 |     29863 |  |  293221 |    2497 |  | 295718 |   31.37 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     73059 |  |   73059 |         |  |  73059 |    7.75 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     16308 |  |   16308 |         |  |  16308 |    1.73 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     10235 |  |   10235 |         |  |  10235 |    1.09 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     56751 |  |   56751 |         |  |  56751 |    6.02 | 
------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:02 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0 | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                           | 00h 00m                            | 00h 00m      | 00h 00m        | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| cpu_time  (min)        | 0.0001388888888888889d00.0h 00.0m  | 7.638888888888889e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| heap_memory  (Mb)      | 1328                               | 2282                              | 2282                               | 2282         | 2282           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| logic_utilization  (%) | 56.79                              | 56.79                             | 56.79                              | 56.79        | 56.79          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| setup_viols            | 0                                  | 0                                 | 0                                  | 0            | 0              | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| hold_viols             | 0                                  | 0                                 | 0                                  | 0            | 0              | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| slew_viols             | 0                                  | 0                                 | 0                                  | 0            | 0              | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| overflow_edges         | 0                                  |                                   |                                    |              |                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| overflow_nodes         | 0                                  |                                   |                                    |              |                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| wire_len_total  (mm)   | 2.7                                | 3.8                               | 3.8                                | 3.8          | 3.8            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------|
| via_count_total        | 1239                               | 3882                              | 3882                               | 3882         | 3882           | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Dec 4 17:29:02 2022)
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Dec 4 17:29:02 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0                       | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                           | 00h 00m                            | 00h 00m      | 00h 00m        | 00h 00m                            | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| cpu_time  (min)        | 0.0001388888888888889d00.0h 00.0m  | 7.638888888888889e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| heap_memory  (Mb)      | 1328                               | 2282                              | 2282                               | 2282         | 2282           | 2282                               | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| logic_utilization  (%) | 56.79                              | 56.79                             | 56.79                              | 56.79        | 56.79          | 56.79                              | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| setup_viols            | 0                                  | 0                                 | 0                                  | 0            | 0              | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| hold_viols             | 0                                  | 0                                 | 0                                  | 0            | 0              | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| slew_viols             | 0                                  | 0                                 | 0                                  | 0            | 0              | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| overflow_edges         | 0                                  |                                   |                                    |              |                |                                    | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| overflow_nodes         | 0                                  |                                   |                                    |              |                |                                    | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| wire_len_total  (mm)   | 2.7                                | 3.8                               | 3.8                                | 3.8          | 3.8            | 3.8                                | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------|
| via_count_total        | 1239                               | 3882                              | 3882                               | 3882         | 3882           | 3882                               | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Dec 4 17:29:03 2022)
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:03 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Dec 4 17:29:03 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

WNS:0 TNS:0 TNDD:-359.0 WHS:0 THS:0 THDD:-138.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.929024 AREA:601.16

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:03 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0                       | tr_opt_hold_0 | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| elapsed_time  (min)    | 00h 06m                            | 00h 00m                           | 00h 00m                            | 00h 00m      | 00h 00m        | 00h 00m                            | 00h 00m       | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| cpu_time  (min)        | 0.0001388888888888889d00.0h 00.0m  | 7.638888888888889e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| heap_memory  (Mb)      | 1328                               | 2282                              | 2282                               | 2282         | 2282           | 2282                               | 2282          | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| logic_utilization  (%) | 56.79                              | 56.79                             | 56.79                              | 56.79        | 56.79          | 56.79                              | 56.79         | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| setup_viols            | 0                                  | 0                                 | 0                                  | 0            | 0              | 0                                  | 0             | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| hold_viols             | 0                                  | 0                                 | 0                                  | 0            | 0              | 0                                  | 0             | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| slew_viols             | 0                                  | 0                                 | 0                                  | 0            | 0              | 0                                  | 0             | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0            | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| overflow_edges         | 0                                  |                                   |                                    |              |                |                                    |               | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| overflow_nodes         | 0                                  |                                   |                                    |              |                |                                    |               | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| wire_len_total  (mm)   | 2.7                                | 3.8                               | 3.8                                | 3.8          | 3.8            | 3.8                                | 3.8           | 
|------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+----------------+------------------------------------+---------------|
| via_count_total        | 1239                               | 3882                              | 3882                               | 3882         | 3882           | 3882                               | 3882          | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:03 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:03 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | 0.1640 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Sun Dec 4 17:29:03 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 471 movable and 36 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 37 cut rows, with average utilization 49.0667%, utilization with cell bloats 49.0667%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 471, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 471                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_detail: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Dec 4 17:29:03 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 526        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 4     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318914 min: 0.000000 avg: 0.115976
info metal2 layer density max: 0.190555 min: 0.000000 avg: 0.054505
info metal3 layer density max: 0.287539 min: 0.000000 avg: 0.069972
info metal4 layer density max: 0.083867 min: 0.000000 avg: 0.018865
info metal5 layer density max: 0.264400 min: 0.000000 avg: 0.126504
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 5 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:03 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:03 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | 0.1640 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 50 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 1820 pins
Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318914 min: 0.000000 avg: 0.115976
info metal2 layer density max: 0.190555 min: 0.000000 avg: 0.054505
info metal3 layer density max: 0.287539 min: 0.000000 avg: 0.069972
info metal4 layer density max: 0.083867 min: 0.000000 avg: 0.018865
info metal5 layer density max: 0.264400 min: 0.000000 avg: 0.126504
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 5        | 
|------------+----------|
| Count, %   | 0.95     | 
|------------+----------|
| Length, um | 219      | 
|------------+----------|
| Length, %  | 6.14     | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 10        | 
|------------+-----------|
| Count, %   | 1.91      | 
|------------+-----------|
| Length, um | 307       | 
|------------+-----------|
| Length, %  | 8.62      | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 15    | 
|------------+-------|
| Count, %   | 2.87  | 
|------------+-------|
| Length, um | 527   | 
|------------+-------|
| Length, %  | 14.79 | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
info UI34: no objects were found for '*'
RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition integrationMult (started at Sun Dec 4 17:29:03 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 521  | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------


-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 79 core library pins:
 Ideal   :    79 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Initialization ...
Global grid size 9 rows x 7 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 526 nets with average value 100.00
Property preserve_channel is set on 5 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 184X x 250Y
M2:   vertical grid 184X x 250Y
M3: horizontal grid 301X x 250Y
M4:   vertical grid 124X x 250Y
M5: horizontal grid 124X x 125Y
M6:   vertical grid 124X x 162Y
M7: horizontal grid 161X x 44Y
M8:   vertical grid 44X x 44Y
M9: horizontal grid 44X x 22Y
M10:   vertical grid 22X x 22Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Reading design data ...
Fixed net wires 146
Fixed net vias 6578
Core cells 507
Core cells with unique orientation 63: pin objects 751, obstructions 325
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 35, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 209 nets with detail routing
Detected 317 nets with mixed global and detail routing
Detected 3724 wires, 5111 vias
Detected 1632 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 10% 80% 90% 100%
WARNING: Layers range (M7,M8) of NDR rule MGC_CLK_NDR_1.0w2.0s is too small
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Run(1) ...
1.000 Changed        0 of     3067 tested segments in    58 channels. Unresolved        0 violations and       71 notes
1.001 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
1.002 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and       71 notes
Result=end(begin): viols=0(0), notes=71(71)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.8G

Run(2) ...
2.000 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
2.001 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
2.002 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
2.003 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and       71 notes
Result=end(begin): viols=0(0), notes=71(71)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Run(3) ...
3.000 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
3.001 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
3.002 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
3.003 Changed        0 of       71 tested segments in    23 channels. Unresolved        0 violations and       71 notes
3.004 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and       71 notes
Result=end(begin): viols=0(0), notes=71(71)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Write routing ...
M1: 1610 vias and 92 wires with length 0.052 (0.001 in non-prefer direction)
M2: 2011 vias and 1657 wires with length 1.559 (0.014 in non-prefer direction)
M3: 245 vias and 1312 wires with length 1.919 (0.008 in non-prefer direction)
M4: 6 vias and 137 wires with length 0.228 (0.004 in non-prefer direction)
M5: 0 vias and 3 wires with length 0.004 (0.004 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 3872 vias and 3201 wires with length 3.762 (0.031 in non-prefer direction)

Total 71 notes:
Note: NDR min/max layer - 10
Note: Offgrid - 29
Note: Fork - 2
Note: Split - 15
Note: Parallel length - 1
Note: Segment orientation - 14

Info: Via overhang - 7
info UI33: performed track routing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 281M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:04 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 281M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:04 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 281M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 281M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318914 min: 0.000000 avg: 0.115976
info metal2 layer density max: 0.190555 min: 0.000000 avg: 0.054505
info metal3 layer density max: 0.287539 min: 0.000000 avg: 0.069972
info metal4 layer density max: 0.083867 min: 0.000000 avg: 0.018865
info metal5 layer density max: 0.264400 min: 0.000000 avg: 0.126504
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 5 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:04 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:04 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                      | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0                      | tr_opt_hold_0 | tr_opt_tr_1                      | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| elapsed_time  (min)    | 00h 06m                           | 00h 00m                          | 00h 00m                           | 00h 00m      | 00h 00m        | 00h 00m                           | 00h 00m       | 00h 00m                          | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| cpu_time  (min)        | 0.0001388888888888889d00.0h 00.0m | 7.638888888888889e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m     | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m    | 6.944444444444444e-6d00.0h 00.0m | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| heap_memory  (Mb)      | 1328                              | 2282                             | 2282                              | 2282         | 2282           | 2282                              | 2282          | 2282                             | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| logic_utilization  (%) | 56.79                             | 56.79                            | 56.79                             | 56.79        | 56.79          | 56.79                             | 56.79         | 56.79                            | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                              | 0.0                               | 0.0          | 0.0            | 0.0                               | 0.0           | 0.0                              | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                              | 0.0                               | 0.0          | 0.0            | 0.0                               | 0.0           | 0.0                              | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                              | 0.0                               | 0.0          | 0.0            | 0.0                               | 0.0           | 0.0                              | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                              | 0.0                               | 0.0          | 0.0            | 0.0                               | 0.0           | 0.0                              | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| setup_viols            | 0                                 | 0                                | 0                                 | 0            | 0              | 0                                 | 0             | 0                                | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| hold_viols             | 0                                 | 0                                | 0                                 | 0            | 0              | 0                                 | 0             | 0                                | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| slew_viols             | 0                                 | 0                                | 0                                 | 0            | 0              | 0                                 | 0             | 0                                | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                              | 0.0                               | 0.0          | 0.0            | 0.0                               | 0.0           | 0.0                              | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                              | 0.0                               | 0.0          | 0.0            | 0.0                               | 0.0           | 0.0                              | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| overflow_edges         | 0                                 |                                  |                                   |              |                |                                   |               |                                  | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| overflow_nodes         | 0                                 |                                  |                                   |              |                |                                   |               |                                  | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| wire_len_total  (mm)   | 2.7                               | 3.8                              | 3.8                               | 3.8          | 3.8            | 3.8                               | 3.8           | 3.8                              | 
|------------------------+-----------------------------------+----------------------------------+-----------------------------------+--------------+----------------+-----------------------------------+---------------+----------------------------------|
| via_count_total        | 1239                              | 3882                             | 3882                              | 3882         | 3882           | 3882                              | 3882          | 3882                             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition integrationMult (started at Sun Dec 4 17:29:05 2022)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     66 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     66 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 528  | 1632 | 
|-----------------------+------+------|
| To be routed :        | 521  | 1591 | 
|-----------------------+------+------|
|   - signal            | 521  | 1591 | 
|-----------------------+------+------|
| To be skipped :       | 7    | 41   | 
|-----------------------+------+------|
|   - marked dont_route | 5    | 41   | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 521  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318914 min: 0.000000 avg: 0.115976
info metal2 layer density max: 0.190555 min: 0.000000 avg: 0.054505
info metal3 layer density max: 0.287539 min: 0.000000 avg: 0.069972
info metal4 layer density max: 0.083867 min: 0.000000 avg: 0.018865
info metal5 layer density max: 0.264400 min: 0.000000 avg: 0.126504
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 5 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0950 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Sun Dec 4 17:29:05 2022)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     66 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sun Dec 4 17:29:05 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 30% 60% 100% 
Processing via2: 50% 100% 
Processing via3: 30% 60% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 522 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sun Dec 4 17:29:06 2022
  
-------------------------------------------------------------------------------------------------
|                                  DFM via replacement report                                   |
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Checked vias      | 3876  | 1618  | 2007  | 245   | 6      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias     | 3256  | 1365  | 1656  | 229   | 6      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias (%) | 84.00 | 84.36 | 82.51 | 93.47 | 100.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
-------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 3.88   | 1.62  | 2.01  | 0.24  | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 41.68 | 51.85 | 6.31  | 0.15   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Single vias (%)            | 14.68  | 14.96 | 15.70 | 4.90  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Double vias (%)            | 85.32  | 85.04 | 84.30 | 95.10 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sun Dec 4 17:29:06 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 263M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
warning TA_CMDS6100: Pin 'outA/clk_gate_out_reg/SE' is connected to power/ground net 'outA/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'outB/clk_gate_out_reg/SE' is connected to power/ground net 'outB/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'regB/clk_gate_out_reg/SE' is connected to power/ground net 'regB/VSS'. No timing will be computed there.
warning TA_CMDS6100: Pin 'regA/clk_gate_out_reg/SE' is connected to power/ground net 'regA/VSS'. No timing will be computed there.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 276M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 276M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 276M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 276M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
------------------------------------------------------------------------------------
|           MCMM variability report for design 'integrationMult' (pico)            |
|-----------------------+---------+--------+---------+----------+--------+---------|
|                       | WNS     | TNS    | #Endpts | WHS      | THS    | #Endpts | 
|-----------------------+---------+--------+---------+----------+--------+---------|
| new_mode (corner_0_0) | 85.0000 | 0.0000 | 0       | 164.0000 | 0.0000 | 0       | 
------------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 9     | 
|-------------------------------+-------|
| Total Sequential cells        | 32    | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 4     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 4     | 
-----------------------------------------


Found 4 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 4 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 32 pre-existing "fixed" Sequential leaf cells of clock networks
 32 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 9 clock nets
Clearing dont_route property from 9 clock nets

All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Dec 4 17:29:07 2022)
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:07 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Dec 4 17:29:07 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

WNS:0 TNS:0 TNDD:-264.0 WHS:0 THS:0 THDD:-117.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.938865 AREA:601.16

WNS:0 TNS:0 TNDD:-264.0 WHS:0 THS:0 THDD:-117.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.938865 AREA:601.16

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:07 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 276M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 276M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sun Dec 4 17:29:07 2022)
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:07 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Sun Dec 4 17:29:07 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

WNS:0 TNS:0 TNDD:-264.0 WHS:0 THS:0 THDD:-117.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.938865 AREA:601.16

WNS:0 TNS:0 TNDD:-264.0 WHS:0 THS:0 THDD:-117.0 SLEW:0 CAP:0.0 LEAKAGE:0.013743 DYNAMIC:0.938865 AREA:601.16

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=59.8018%).

info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: optimize: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
Report 'integrationMult': Design Report
Generated on Sun Dec 4 17:29:07 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 507   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 105   | 20.71      | 
| Registers      | 36    | 7.1        | 
| Latches        | 0     | 0          | 
| Complex Cells  | 142   | 28         | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 507   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 601.16                 | 56.79           | 
| Buffers, Inverters | 55.86                  | 5.27            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 1058.41                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 523   | 100        | 
| Orphaned        | 2     | 0.38       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 243   | 46.46      | 
| 2 Fanouts       | 175   | 33.46      | 
| 3-30 Fanouts    | 103   | 19.69      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |==================== 2
55  |========================================================================= 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Sun Dec 4 17:29:07 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 503 movable and 4 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 26 cut rows, with average utilization 56.1368%, utilization with cell bloats 56.1368%.
info Preplacing cells: able to preplace all 32 fixed_origin cells.
info Displacement: num_cells=32 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 32 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 503, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 503                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_detail: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 9     | 
|-------------------------------+-------|
| Total Sequential cells        | 32    | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 4     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 4     | 
-----------------------------------------


Found 4 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 4 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 32 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info Found 471 movable and 36 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Dec 4 17:29:07 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 526        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 4     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Dec 4 17:29:07 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 526        | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sun Dec 4 17:29:07 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 526        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 277M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
------------------------------------------------------------------------------------
|           MCMM variability report for design 'integrationMult' (pico)            |
|-----------------------+---------+--------+---------+----------+--------+---------|
|                       | WNS     | TNS    | #Endpts | WHS      | THS    | #Endpts | 
|-----------------------+---------+--------+---------+----------+--------+---------|
| new_mode (corner_0_0) | 85.0000 | 0.0000 | 0       | 164.0000 | 0.0000 | 0       | 
------------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 349600 350000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.332502 min: 0.000000 avg: 0.121377
info metal2 layer density max: 0.219299 min: 0.000000 avg: 0.065461
info metal3 layer density max: 0.303796 min: 0.000000 avg: 0.076361
info metal4 layer density max: 0.099573 min: 0.000000 avg: 0.020356
info metal5 layer density max: 0.265257 min: 0.000000 avg: 0.126565
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.127556
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 5 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Sun Dec 4 17:29:07 2022)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     66 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 279M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sun Dec 4 17:29:07 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 279M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 279M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 279M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Sun Dec 4 17:29:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 279M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 279M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
------------------------------------------------------------------------------------
|           MCMM variability report for design 'integrationMult' (pico)            |
|-----------------------+---------+--------+---------+----------+--------+---------|
|                       | WNS     | TNS    | #Endpts | WHS      | THS    | #Endpts | 
|-----------------------+---------+--------+---------+----------+--------+---------|
| new_mode (corner_0_0) | 85.0000 | 0.0000 | 0       | 164.0000 | 0.0000 | 0       | 
------------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 30% 60% 100% 
Processing via2: 50% 100% 
Processing via3: 30% 60% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 6 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sun Dec 4 17:29:07 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 3866  | 1610 | 2005 | 245  | 6    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 6     | 2    | 4    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.16  | 0.12 | 0.20 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
|                                      Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 3.87   | 1.61  | 2.01  | 0.24  | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 41.58 | 51.94 | 6.33  | 0.15   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Single vias (%)            | 14.57  | 14.91 | 15.51 | 4.90  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Double vias (%)            | 85.43  | 85.09 | 84.49 | 95.10 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition integrationMult (started at Sun Dec 4 17:29:07 2022)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   20 with     66 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

-------------------------------
| Partition property | metal8 | 
|--------------------+--------|
| Actual max layer   | metal8 | 
-------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 528  | 1632 | 
|-------------------+------+------|
| To be routed :    | 526  | 1632 | 
|-------------------+------+------|
|   - signal        | 526  | 1632 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 526  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sun Dec 4 17:29:08 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 2788M, PVMEM - 2819M, PRSS - 242M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '5' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
error UI1252: save_db is disabled.
error UI26: Script file 'flow_scripts/3_route.tcl' execution failed (and stopped) at line 144 (write_db -data design -file dbs/route.db).
