<table width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>2021.1 Vivado™ - Versal Architecture-Specific Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>


### Dynamic Function eXchange (DFX)

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./1RP_AXI_GPIO_in_RP_Interface_INI/"> Single Reconfigurable Partition Design using Block Design Container </a></td>
 <td>This tutorial introduces the block design container feature in Vivado and how it can be leveraged to create DFX designs in Versal</td>
 </tr>
  <tr>
 <td align="center"><a href="./2RP_GPIO_BRAM_in_RP_Interface_INI/">Multiple Reconfigurable Partitions Design using Block Design Container</a></td>
 <td>This tutorial demonstrates how to create design with multiple reconfigurable partitions using block design container.</td>
 </tr>
 <tr>
 <td align="center"><a href="./2RPs_Sharing_ClockRegion/"> Clock Region Shared by two Reconfigurable Partitions</a></td>
 <td>This tutorial demonstrates a floorplan in Versal that allows sharing a clock region b/w two reconfigurable partitions.</td>
 </tr>
  <tr>
 <td align="center"><a href="./Debug_JTAG_HSDP/"> JTAG and HSDP based debugging for Versal DFX Designs</a></td>
 <td>This tutorial demonstrates a debug methodology for DFX designs in Versal using JTAG and HSDP.</td>
 </tr>
 <tr>
 <td align="center"><a href="./Embedded_IOB_inside_RM/"> Embedded IOBs inside the Reconfigurable Partition</a></td>
 <td>This tutorial demonstrates a methodology to insert embedded IOBs inside reconfigurable partition using utility buffer IP in Vivado.</td>
 </tr>
 <tr>
 <td align="center"><a href="./NoC_INI_Static_RM_Interface/"> NoC connections in DFX designs</a></td>
 <td>This tutorial introduces multiple NoC connectivity options for DFX designs to transfer data b/w static and reconfiurable partition.</td>
 </tr>
  <tr>
 <td align="center"><a href="./Update_BD_Boundary/"> Update BD Boundary for DFX Designs</a></td>
 <td>If one of the reconfigurable module is modified to add or remove ports, all the remaining reconfigurable modules associated with that partition can also be updated to match with exact same ports using the command called "update_bd_boundaries".</td>
 </tr>
   <tr>
 <td align="center"><a href="./VNOC_Sharing/"> VNOC column sharing b/w multiple RPs</a></td>
 <td>This design desmonstrates that VNOC clock tiles can be shared by two reconfigurable partitions. VNOC clock tiles are automatically included in the clock routing footprint of the reconfigurable partition by the tool.</td>
 </tr>
 </table>


