
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
rstn
din_i[143]
din_i[142]
din_i[141]
din_i[140]
din_i[139]
din_i[138]
din_i[137]
din_i[136]
din_i[135]
din_i[134]
din_i[133]
din_i[132]
din_i[131]
din_i[130]
din_i[129]
din_i[128]
din_i[127]
din_i[126]
din_i[125]
din_i[124]
din_i[123]
din_i[122]
din_i[121]
din_i[120]
din_i[119]
din_i[118]
din_i[117]
din_i[116]
din_i[115]
din_i[114]
din_i[113]
din_i[112]
din_i[111]
din_i[110]
din_i[109]
din_i[108]
din_i[107]
din_i[106]
din_i[105]
din_i[104]
din_i[103]
din_i[102]
din_i[101]
din_i[100]
din_i[99]
din_i[98]
din_i[97]
din_i[96]
din_i[95]
din_i[94]
din_i[93]
din_i[92]
din_i[91]
din_i[90]
din_i[89]
din_i[88]
din_i[87]
din_i[86]
din_i[85]
din_i[84]
din_i[83]
din_i[82]
din_i[81]
din_i[80]
din_i[79]
din_i[78]
din_i[77]
din_i[76]
din_i[75]
din_i[74]
din_i[73]
din_i[72]
din_i[71]
din_i[70]
din_i[69]
din_i[68]
din_i[67]
din_i[66]
din_i[65]
din_i[64]
din_i[63]
din_i[62]
din_i[61]
din_i[60]
din_i[59]
din_i[58]
din_i[57]
din_i[56]
din_i[55]
din_i[54]
din_i[53]
din_i[52]
din_i[51]
din_i[50]
din_i[49]
din_i[48]
din_i[47]
din_i[46]
din_i[45]
din_i[44]
din_i[43]
din_i[42]
din_i[41]
din_i[40]
din_i[39]
din_i[38]
din_i[37]
din_i[36]
din_i[35]
din_i[34]
din_i[33]
din_i[32]
din_i[31]
din_i[30]
din_i[29]
din_i[28]
din_i[27]
din_i[26]
din_i[25]
din_i[24]
din_i[23]
din_i[22]
din_i[21]
din_i[20]
din_i[19]
din_i[18]
din_i[17]
din_i[16]
din_i[15]
din_i[14]
din_i[13]
din_i[12]
din_i[11]
din_i[10]
din_i[9]
din_i[8]
din_i[7]
din_i[6]
din_i[5]
din_i[4]
din_i[3]
din_i[2]
din_i[1]
din_i[0]
din_q[143]
din_q[142]
din_q[141]
din_q[140]
din_q[139]
din_q[138]
din_q[137]
din_q[136]
din_q[135]
din_q[134]
din_q[133]
din_q[132]
din_q[131]
din_q[130]
din_q[129]
din_q[128]
din_q[127]
din_q[126]
din_q[125]
din_q[124]
din_q[123]
din_q[122]
din_q[121]
din_q[120]
din_q[119]
din_q[118]
din_q[117]
din_q[116]
din_q[115]
din_q[114]
din_q[113]
din_q[112]
din_q[111]
din_q[110]
din_q[109]
din_q[108]
din_q[107]
din_q[106]
din_q[105]
din_q[104]
din_q[103]
din_q[102]
din_q[101]
din_q[100]
din_q[99]
din_q[98]
din_q[97]
din_q[96]
din_q[95]
din_q[94]
din_q[93]
din_q[92]
din_q[91]
din_q[90]
din_q[89]
din_q[88]
din_q[87]
din_q[86]
din_q[85]
din_q[84]
din_q[83]
din_q[82]
din_q[81]
din_q[80]
din_q[79]
din_q[78]
din_q[77]
din_q[76]
din_q[75]
din_q[74]
din_q[73]
din_q[72]
din_q[71]
din_q[70]
din_q[69]
din_q[68]
din_q[67]
din_q[66]
din_q[65]
din_q[64]
din_q[63]
din_q[62]
din_q[61]
din_q[60]
din_q[59]
din_q[58]
din_q[57]
din_q[56]
din_q[55]
din_q[54]
din_q[53]
din_q[52]
din_q[51]
din_q[50]
din_q[49]
din_q[48]
din_q[47]
din_q[46]
din_q[45]
din_q[44]
din_q[43]
din_q[42]
din_q[41]
din_q[40]
din_q[39]
din_q[38]
din_q[37]
din_q[36]
din_q[35]
din_q[34]
din_q[33]
din_q[32]
din_q[31]
din_q[30]
din_q[29]
din_q[28]
din_q[27]
din_q[26]
din_q[25]
din_q[24]
din_q[23]
din_q[22]
din_q[21]
din_q[20]
din_q[19]
din_q[18]
din_q[17]
din_q[16]
din_q[15]
din_q[14]
din_q[13]
din_q[12]
din_q[11]
din_q[10]
din_q[9]
din_q[8]
din_q[7]
din_q[6]
din_q[5]
din_q[4]
din_q[3]
din_q[2]
din_q[1]
din_q[0]
din_valid

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
MODUL0/buf1/dout_im_reg_0__0_/D
MODUL0/buf1/dout_im_reg_0__1_/D
MODUL0/buf1/dout_im_reg_0__2_/D
MODUL0/buf1/dout_im_reg_0__3_/D
MODUL0/buf1/dout_im_reg_0__4_/D
MODUL0/buf1/dout_im_reg_0__5_/D
MODUL0/buf1/dout_im_reg_0__6_/D
MODUL0/buf1/dout_im_reg_0__7_/D
MODUL0/buf1/dout_im_reg_0__8_/D
MODUL0/buf1/dout_im_reg_1__0_/D
MODUL0/buf1/dout_im_reg_1__1_/D
MODUL0/buf1/dout_im_reg_1__2_/D
MODUL0/buf1/dout_im_reg_1__3_/D
MODUL0/buf1/dout_im_reg_1__4_/D
MODUL0/buf1/dout_im_reg_1__5_/D
MODUL0/buf1/dout_im_reg_1__6_/D
MODUL0/buf1/dout_im_reg_1__7_/D
MODUL0/buf1/dout_im_reg_1__8_/D
MODUL0/buf1/dout_im_reg_2__0_/D
MODUL0/buf1/dout_im_reg_2__1_/D
MODUL0/buf1/dout_im_reg_2__2_/D
MODUL0/buf1/dout_im_reg_2__3_/D
MODUL0/buf1/dout_im_reg_2__4_/D
MODUL0/buf1/dout_im_reg_2__5_/D
MODUL0/buf1/dout_im_reg_2__6_/D
MODUL0/buf1/dout_im_reg_2__7_/D
MODUL0/buf1/dout_im_reg_2__8_/D
MODUL0/buf1/dout_im_reg_3__0_/D
MODUL0/buf1/dout_im_reg_3__1_/D
MODUL0/buf1/dout_im_reg_3__2_/D
MODUL0/buf1/dout_im_reg_3__3_/D
MODUL0/buf1/dout_im_reg_3__4_/D
MODUL0/buf1/dout_im_reg_3__5_/D
MODUL0/buf1/dout_im_reg_3__6_/D
MODUL0/buf1/dout_im_reg_3__7_/D
MODUL0/buf1/dout_im_reg_3__8_/D
MODUL0/buf1/dout_im_reg_4__0_/D
MODUL0/buf1/dout_im_reg_4__1_/D
MODUL0/buf1/dout_im_reg_4__2_/D
MODUL0/buf1/dout_im_reg_4__3_/D
MODUL0/buf1/dout_im_reg_4__4_/D
MODUL0/buf1/dout_im_reg_4__5_/D
MODUL0/buf1/dout_im_reg_4__6_/D
MODUL0/buf1/dout_im_reg_4__7_/D
MODUL0/buf1/dout_im_reg_4__8_/D
MODUL0/buf1/dout_im_reg_5__0_/D
MODUL0/buf1/dout_im_reg_5__1_/D
MODUL0/buf1/dout_im_reg_5__2_/D
MODUL0/buf1/dout_im_reg_5__3_/D
MODUL0/buf1/dout_im_reg_5__4_/D
MODUL0/buf1/dout_im_reg_5__5_/D
MODUL0/buf1/dout_im_reg_5__6_/D
MODUL0/buf1/dout_im_reg_5__7_/D
MODUL0/buf1/dout_im_reg_5__8_/D
MODUL0/buf1/dout_im_reg_6__0_/D
MODUL0/buf1/dout_im_reg_6__1_/D
MODUL0/buf1/dout_im_reg_6__2_/D
MODUL0/buf1/dout_im_reg_6__3_/D
MODUL0/buf1/dout_im_reg_6__4_/D
MODUL0/buf1/dout_im_reg_6__5_/D
MODUL0/buf1/dout_im_reg_6__6_/D
MODUL0/buf1/dout_im_reg_6__7_/D
MODUL0/buf1/dout_im_reg_6__8_/D
MODUL0/buf1/dout_im_reg_7__0_/D
MODUL0/buf1/dout_im_reg_7__1_/D
MODUL0/buf1/dout_im_reg_7__2_/D
MODUL0/buf1/dout_im_reg_7__3_/D
MODUL0/buf1/dout_im_reg_7__4_/D
MODUL0/buf1/dout_im_reg_7__5_/D
MODUL0/buf1/dout_im_reg_7__6_/D
MODUL0/buf1/dout_im_reg_7__7_/D
MODUL0/buf1/dout_im_reg_7__8_/D
MODUL0/buf1/dout_im_reg_8__0_/D
MODUL0/buf1/dout_im_reg_8__1_/D
MODUL0/buf1/dout_im_reg_8__2_/D
MODUL0/buf1/dout_im_reg_8__3_/D
MODUL0/buf1/dout_im_reg_8__4_/D
MODUL0/buf1/dout_im_reg_8__5_/D
MODUL0/buf1/dout_im_reg_8__6_/D
MODUL0/buf1/dout_im_reg_8__7_/D
MODUL0/buf1/dout_im_reg_8__8_/D
MODUL0/buf1/dout_im_reg_9__0_/D
MODUL0/buf1/dout_im_reg_9__1_/D
MODUL0/buf1/dout_im_reg_9__2_/D
MODUL0/buf1/dout_im_reg_9__3_/D
MODUL0/buf1/dout_im_reg_9__4_/D
MODUL0/buf1/dout_im_reg_9__5_/D
MODUL0/buf1/dout_im_reg_9__6_/D
MODUL0/buf1/dout_im_reg_9__7_/D
MODUL0/buf1/dout_im_reg_9__8_/D
MODUL0/buf1/dout_im_reg_10__0_/D
MODUL0/buf1/dout_im_reg_10__1_/D
MODUL0/buf1/dout_im_reg_10__2_/D
MODUL0/buf1/dout_im_reg_10__3_/D
MODUL0/buf1/dout_im_reg_10__4_/D
MODUL0/buf1/dout_im_reg_10__5_/D
MODUL0/buf1/dout_im_reg_10__6_/D
MODUL0/buf1/dout_im_reg_10__7_/D
MODUL0/buf1/dout_im_reg_10__8_/D
MODUL0/buf1/dout_im_reg_11__0_/D
MODUL0/buf1/dout_im_reg_11__1_/D
MODUL0/buf1/dout_im_reg_11__2_/D
MODUL0/buf1/dout_im_reg_11__3_/D
MODUL0/buf1/dout_im_reg_11__4_/D
MODUL0/buf1/dout_im_reg_11__5_/D
MODUL0/buf1/dout_im_reg_11__6_/D
MODUL0/buf1/dout_im_reg_11__7_/D
MODUL0/buf1/dout_im_reg_11__8_/D
MODUL0/buf1/dout_im_reg_12__0_/D
MODUL0/buf1/dout_im_reg_12__1_/D
MODUL0/buf1/dout_im_reg_12__2_/D
MODUL0/buf1/dout_im_reg_12__3_/D
MODUL0/buf1/dout_im_reg_12__4_/D
MODUL0/buf1/dout_im_reg_12__5_/D
MODUL0/buf1/dout_im_reg_12__6_/D
MODUL0/buf1/dout_im_reg_12__7_/D
MODUL0/buf1/dout_im_reg_12__8_/D
MODUL0/buf1/dout_im_reg_13__0_/D
MODUL0/buf1/dout_im_reg_13__1_/D
MODUL0/buf1/dout_im_reg_13__2_/D
MODUL0/buf1/dout_im_reg_13__3_/D
MODUL0/buf1/dout_im_reg_13__4_/D
MODUL0/buf1/dout_im_reg_13__5_/D
MODUL0/buf1/dout_im_reg_13__6_/D
MODUL0/buf1/dout_im_reg_13__7_/D
MODUL0/buf1/dout_im_reg_13__8_/D
MODUL0/buf1/dout_im_reg_14__0_/D
MODUL0/buf1/dout_im_reg_14__1_/D
MODUL0/buf1/dout_im_reg_14__2_/D
MODUL0/buf1/dout_im_reg_14__3_/D
MODUL0/buf1/dout_im_reg_14__4_/D
MODUL0/buf1/dout_im_reg_14__5_/D
MODUL0/buf1/dout_im_reg_14__6_/D
MODUL0/buf1/dout_im_reg_14__7_/D
MODUL0/buf1/dout_im_reg_14__8_/D
MODUL0/buf1/dout_im_reg_15__0_/D
MODUL0/buf1/dout_im_reg_15__1_/D
MODUL0/buf1/dout_im_reg_15__2_/D
MODUL0/buf1/dout_im_reg_15__3_/D
MODUL0/buf1/dout_im_reg_15__4_/D
MODUL0/buf1/dout_im_reg_15__5_/D
MODUL0/buf1/dout_im_reg_15__6_/D
MODUL0/buf1/dout_im_reg_15__7_/D
MODUL0/buf1/dout_im_reg_15__8_/D
MODUL0/buf1/dout_re_reg_0__0_/D
MODUL0/buf1/dout_re_reg_0__1_/D
MODUL0/buf1/dout_re_reg_0__2_/D
MODUL0/buf1/dout_re_reg_0__3_/D
MODUL0/buf1/dout_re_reg_0__4_/D
MODUL0/buf1/dout_re_reg_0__5_/D
MODUL0/buf1/dout_re_reg_0__6_/D
MODUL0/buf1/dout_re_reg_0__7_/D
MODUL0/buf1/dout_re_reg_0__8_/D
MODUL0/buf1/dout_re_reg_1__0_/D
MODUL0/buf1/dout_re_reg_1__1_/D
MODUL0/buf1/dout_re_reg_1__2_/D
MODUL0/buf1/dout_re_reg_1__3_/D
MODUL0/buf1/dout_re_reg_1__4_/D
MODUL0/buf1/dout_re_reg_1__5_/D
MODUL0/buf1/dout_re_reg_1__6_/D
MODUL0/buf1/dout_re_reg_1__7_/D
MODUL0/buf1/dout_re_reg_1__8_/D
MODUL0/buf1/dout_re_reg_2__0_/D
MODUL0/buf1/dout_re_reg_2__1_/D
MODUL0/buf1/dout_re_reg_2__2_/D
MODUL0/buf1/dout_re_reg_2__3_/D
MODUL0/buf1/dout_re_reg_2__4_/D
MODUL0/buf1/dout_re_reg_2__5_/D
MODUL0/buf1/dout_re_reg_2__6_/D
MODUL0/buf1/dout_re_reg_2__7_/D
MODUL0/buf1/dout_re_reg_2__8_/D
MODUL0/buf1/dout_re_reg_3__0_/D
MODUL0/buf1/dout_re_reg_3__1_/D
MODUL0/buf1/dout_re_reg_3__2_/D
MODUL0/buf1/dout_re_reg_3__3_/D
MODUL0/buf1/dout_re_reg_3__4_/D
MODUL0/buf1/dout_re_reg_3__5_/D
MODUL0/buf1/dout_re_reg_3__6_/D
MODUL0/buf1/dout_re_reg_3__7_/D
MODUL0/buf1/dout_re_reg_3__8_/D
MODUL0/buf1/dout_re_reg_4__0_/D
MODUL0/buf1/dout_re_reg_4__1_/D
MODUL0/buf1/dout_re_reg_4__2_/D
MODUL0/buf1/dout_re_reg_4__3_/D
MODUL0/buf1/dout_re_reg_4__4_/D
MODUL0/buf1/dout_re_reg_4__5_/D
MODUL0/buf1/dout_re_reg_4__6_/D
MODUL0/buf1/dout_re_reg_4__7_/D
MODUL0/buf1/dout_re_reg_4__8_/D
MODUL0/buf1/dout_re_reg_5__0_/D
MODUL0/buf1/dout_re_reg_5__1_/D
MODUL0/buf1/dout_re_reg_5__2_/D
MODUL0/buf1/dout_re_reg_5__3_/D
MODUL0/buf1/dout_re_reg_5__4_/D
MODUL0/buf1/dout_re_reg_5__5_/D
MODUL0/buf1/dout_re_reg_5__6_/D
MODUL0/buf1/dout_re_reg_5__7_/D
MODUL0/buf1/dout_re_reg_5__8_/D
MODUL0/buf1/dout_re_reg_6__0_/D
MODUL0/buf1/dout_re_reg_6__1_/D
MODUL0/buf1/dout_re_reg_6__2_/D
MODUL0/buf1/dout_re_reg_6__3_/D
MODUL0/buf1/dout_re_reg_6__4_/D
MODUL0/buf1/dout_re_reg_6__5_/D
MODUL0/buf1/dout_re_reg_6__6_/D
MODUL0/buf1/dout_re_reg_6__7_/D
MODUL0/buf1/dout_re_reg_6__8_/D
MODUL0/buf1/dout_re_reg_7__0_/D
MODUL0/buf1/dout_re_reg_7__1_/D
MODUL0/buf1/dout_re_reg_7__2_/D
MODUL0/buf1/dout_re_reg_7__3_/D
MODUL0/buf1/dout_re_reg_7__4_/D
MODUL0/buf1/dout_re_reg_7__5_/D
MODUL0/buf1/dout_re_reg_7__6_/D
MODUL0/buf1/dout_re_reg_7__7_/D
MODUL0/buf1/dout_re_reg_7__8_/D
MODUL0/buf1/dout_re_reg_8__0_/D
MODUL0/buf1/dout_re_reg_8__1_/D
MODUL0/buf1/dout_re_reg_8__2_/D
MODUL0/buf1/dout_re_reg_8__3_/D
MODUL0/buf1/dout_re_reg_8__4_/D
MODUL0/buf1/dout_re_reg_8__5_/D
MODUL0/buf1/dout_re_reg_8__6_/D
MODUL0/buf1/dout_re_reg_8__7_/D
MODUL0/buf1/dout_re_reg_8__8_/D
MODUL0/buf1/dout_re_reg_9__0_/D
MODUL0/buf1/dout_re_reg_9__1_/D
MODUL0/buf1/dout_re_reg_9__2_/D
MODUL0/buf1/dout_re_reg_9__3_/D
MODUL0/buf1/dout_re_reg_9__4_/D
MODUL0/buf1/dout_re_reg_9__5_/D
MODUL0/buf1/dout_re_reg_9__6_/D
MODUL0/buf1/dout_re_reg_9__7_/D
MODUL0/buf1/dout_re_reg_9__8_/D
MODUL0/buf1/dout_re_reg_10__0_/D
MODUL0/buf1/dout_re_reg_10__1_/D
MODUL0/buf1/dout_re_reg_10__2_/D
MODUL0/buf1/dout_re_reg_10__3_/D
MODUL0/buf1/dout_re_reg_10__4_/D
MODUL0/buf1/dout_re_reg_10__5_/D
MODUL0/buf1/dout_re_reg_10__6_/D
MODUL0/buf1/dout_re_reg_10__7_/D
MODUL0/buf1/dout_re_reg_10__8_/D
MODUL0/buf1/dout_re_reg_11__0_/D
MODUL0/buf1/dout_re_reg_11__1_/D
MODUL0/buf1/dout_re_reg_11__2_/D
MODUL0/buf1/dout_re_reg_11__3_/D
MODUL0/buf1/dout_re_reg_11__4_/D
MODUL0/buf1/dout_re_reg_11__5_/D
MODUL0/buf1/dout_re_reg_11__6_/D
MODUL0/buf1/dout_re_reg_11__7_/D
MODUL0/buf1/dout_re_reg_11__8_/D
MODUL0/buf1/dout_re_reg_12__0_/D
MODUL0/buf1/dout_re_reg_12__1_/D
MODUL0/buf1/dout_re_reg_12__2_/D
MODUL0/buf1/dout_re_reg_12__3_/D
MODUL0/buf1/dout_re_reg_12__4_/D
MODUL0/buf1/dout_re_reg_12__5_/D
MODUL0/buf1/dout_re_reg_12__6_/D
MODUL0/buf1/dout_re_reg_12__7_/D
MODUL0/buf1/dout_re_reg_12__8_/D
MODUL0/buf1/dout_re_reg_13__0_/D
MODUL0/buf1/dout_re_reg_13__1_/D
MODUL0/buf1/dout_re_reg_13__2_/D
MODUL0/buf1/dout_re_reg_13__3_/D
MODUL0/buf1/dout_re_reg_13__4_/D
MODUL0/buf1/dout_re_reg_13__5_/D
MODUL0/buf1/dout_re_reg_13__6_/D
MODUL0/buf1/dout_re_reg_13__7_/D
MODUL0/buf1/dout_re_reg_13__8_/D
MODUL0/buf1/dout_re_reg_14__0_/D
MODUL0/buf1/dout_re_reg_14__1_/D
MODUL0/buf1/dout_re_reg_14__2_/D
MODUL0/buf1/dout_re_reg_14__3_/D
MODUL0/buf1/dout_re_reg_14__4_/D
MODUL0/buf1/dout_re_reg_14__5_/D
MODUL0/buf1/dout_re_reg_14__6_/D
MODUL0/buf1/dout_re_reg_14__7_/D
MODUL0/buf1/dout_re_reg_14__8_/D
MODUL0/buf1/dout_re_reg_15__0_/D
MODUL0/buf1/dout_re_reg_15__1_/D
MODUL0/buf1/dout_re_reg_15__2_/D
MODUL0/buf1/dout_re_reg_15__3_/D
MODUL0/buf1/dout_re_reg_15__4_/D
MODUL0/buf1/dout_re_reg_15__5_/D
MODUL0/buf1/dout_re_reg_15__6_/D
MODUL0/buf1/dout_re_reg_15__7_/D
MODUL0/buf1/dout_re_reg_15__8_/D
do_en
do_im[0]
do_im[1]
do_im[2]
do_im[3]
do_im[4]
do_im[5]
do_im[6]
do_im[7]
do_im[8]
do_im[9]
do_im[10]
do_im[11]
do_im[12]
do_re[0]
do_re[1]
do_re[2]
do_re[3]
do_re[4]
do_re[5]
do_re[6]
do_re[7]
do_re[8]
do_re[9]
do_re[10]
do_re[11]
do_re[12]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
