<stg><name>decision_function.24</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:1  %x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:4  %x_V_addr_94 = getelementptr [12 x i12]* %x_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_V_addr_94"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:5  %x_V_load_1 = load i12* %x_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:3  %icmp_ln1497 = icmp slt i12 %x_V_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:5  %x_V_load_1 = load i12* %x_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:6  %icmp_ln1497_1 = icmp slt i12 %x_V_load_1, -1535

]]></Node>
<StgValue><ssdm name="icmp_ln1497_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:7  %x_V_addr_95 = getelementptr [12 x i12]* %x_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_V_addr_95"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:8  %x_V_load_2 = load i12* %x_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:10  %x_V_addr_96 = getelementptr [12 x i12]* %x_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_V_addr_96"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:11  %x_V_load_5 = load i12* %x_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:8  %x_V_load_2 = load i12* %x_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:9  %icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 641

]]></Node>
<StgValue><ssdm name="icmp_ln1497_2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:11  %x_V_load_5 = load i12* %x_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:12  %icmp_ln1497_5 = icmp slt i12 %x_V_load_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497_5"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:13  %x_V_addr_97 = getelementptr [12 x i12]* %x_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_V_addr_97"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:14  %x_V_load_9 = load i12* %x_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:14  %x_V_load_9 = load i12* %x_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:15  %icmp_ln1497_9 = icmp slt i12 %x_V_load_9, -1151

]]></Node>
<StgValue><ssdm name="icmp_ln1497_9"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:16  %and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:17  %and_ln73_106 = and i1 %icmp_ln1497_2, %and_ln73

]]></Node>
<StgValue><ssdm name="and_ln73_106"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:18  %xor_ln75 = xor i1 %icmp_ln1497_1, true

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:19  %and_ln73_110 = and i1 %icmp_ln1497_5, %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln73_110"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:20  %and_ln73_107 = and i1 %and_ln73_110, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73_107"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:21  %xor_ln75_41 = xor i1 %icmp_ln1497, true

]]></Node>
<StgValue><ssdm name="xor_ln75_41"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:22  %and_ln73_108 = and i1 %icmp_ln1497_5, %xor_ln75_41

]]></Node>
<StgValue><ssdm name="and_ln73_108"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:23  %and_ln73_109 = and i1 %icmp_ln1497_9, %and_ln73_108

]]></Node>
<StgValue><ssdm name="and_ln73_109"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:24  %or_ln75 = or i1 %icmp_ln1497_5, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:25  %xor_ln75_42 = xor i1 %or_ln75, true

]]></Node>
<StgValue><ssdm name="xor_ln75_42"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:26  %or_ln88 = or i1 %and_ln73, %and_ln73_107

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:27  %or_ln88_62 = or i1 %icmp_ln1497, %and_ln73_109

]]></Node>
<StgValue><ssdm name="or_ln88_62"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:28  %or_ln88_63 = or i1 %icmp_ln1497, %and_ln73_108

]]></Node>
<StgValue><ssdm name="or_ln88_63"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:29  %or_ln88_64 = or i1 %or_ln88_63, %xor_ln75_42

]]></Node>
<StgValue><ssdm name="or_ln88_64"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:30  %xor_ln89 = xor i1 %and_ln73_106, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:31  %zext_ln89 = zext i1 %xor_ln89 to i2

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader_ifconv:32  %select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader_ifconv:33  %select_ln89_107 = select i1 %or_ln88, i2 %select_ln89, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln89_107"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:34  %zext_ln89_22 = zext i2 %select_ln89_107 to i3

]]></Node>
<StgValue><ssdm name="zext_ln89_22"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:35  %select_ln89_108 = select i1 %icmp_ln1497, i3 %zext_ln89_22, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln89_108"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:36  %select_ln89_109 = select i1 %or_ln88_62, i3 %select_ln89_108, i3 -3

]]></Node>
<StgValue><ssdm name="select_ln89_109"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:37  %select_ln89_110 = select i1 %or_ln88_63, i3 %select_ln89_109, i3 -1

]]></Node>
<StgValue><ssdm name="select_ln89_110"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="3">
<![CDATA[
.preheader.preheader_ifconv:38  %tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 -31, i12 10, i12 29, i12 -10, i12 -27, i12 -29, i12 -14, i12 120, i3 %select_ln89_110)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:39  %select_ln88 = select i1 %or_ln88_64, i12 %tmp, i12 0

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:40  ret i12 %select_ln88

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="x_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="x_V" to="x_V_addr" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_60" to="x_V_addr" fromId="60" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_60" to="x_V_addr" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="x_V_addr" to="x_V_load" fromId="5" toId="6">
</dataflow>
<dataflow id="64" from="x_V" to="x_V_addr_94" fromId="58" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_60" to="x_V_addr_94" fromId="60" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_66" to="x_V_addr_94" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="x_V_addr_94" to="x_V_load_1" fromId="7" toId="8">
</dataflow>
<dataflow id="69" from="x_V_addr" to="x_V_load" fromId="5" toId="9">
</dataflow>
<dataflow id="70" from="x_V_load" to="icmp_ln1497" fromId="9" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln1497" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="x_V_addr_94" to="x_V_load_1" fromId="7" toId="11">
</dataflow>
<dataflow id="74" from="x_V_load_1" to="icmp_ln1497_1" fromId="11" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="icmp_ln1497_1" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="x_V" to="x_V_addr_95" fromId="58" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_60" to="x_V_addr_95" fromId="60" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_79" to="x_V_addr_95" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="x_V_addr_95" to="x_V_load_2" fromId="13" toId="14">
</dataflow>
<dataflow id="82" from="x_V" to="x_V_addr_96" fromId="58" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_60" to="x_V_addr_96" fromId="60" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_84" to="x_V_addr_96" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="x_V_addr_96" to="x_V_load_5" fromId="15" toId="16">
</dataflow>
<dataflow id="87" from="x_V_addr_95" to="x_V_load_2" fromId="13" toId="17">
</dataflow>
<dataflow id="88" from="x_V_load_2" to="icmp_ln1497_2" fromId="17" toId="18">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln1497_2" fromId="89" toId="18">
</dataflow>
<dataflow id="91" from="x_V_addr_96" to="x_V_load_5" fromId="15" toId="19">
</dataflow>
<dataflow id="92" from="x_V_load_5" to="icmp_ln1497_5" fromId="19" toId="20">
</dataflow>
<dataflow id="93" from="StgValue_71" to="icmp_ln1497_5" fromId="71" toId="20">
</dataflow>
<dataflow id="94" from="x_V" to="x_V_addr_97" fromId="58" toId="21">
</dataflow>
<dataflow id="95" from="StgValue_60" to="x_V_addr_97" fromId="60" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_96" to="x_V_addr_97" fromId="96" toId="21">
</dataflow>
<dataflow id="98" from="x_V_addr_97" to="x_V_load_9" fromId="21" toId="22">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="99" toId="23">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specpipeline_ln25" fromId="101" toId="23">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specpipeline_ln25" fromId="101" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_101" to="specpipeline_ln25" fromId="101" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln25" fromId="105" toId="23">
</dataflow>
<dataflow id="108" from="p_str" to="specpipeline_ln25" fromId="107" toId="23">
</dataflow>
<dataflow id="109" from="x_V_addr_97" to="x_V_load_9" fromId="21" toId="24">
</dataflow>
<dataflow id="110" from="x_V_load_9" to="icmp_ln1497_9" fromId="24" toId="25">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln1497_9" fromId="111" toId="25">
</dataflow>
<dataflow id="113" from="icmp_ln1497_1" to="and_ln73" fromId="12" toId="26">
</dataflow>
<dataflow id="114" from="icmp_ln1497" to="and_ln73" fromId="10" toId="26">
</dataflow>
<dataflow id="115" from="icmp_ln1497_2" to="and_ln73_106" fromId="18" toId="27">
</dataflow>
<dataflow id="116" from="and_ln73" to="and_ln73_106" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="icmp_ln1497_1" to="xor_ln75" fromId="12" toId="28">
</dataflow>
<dataflow id="119" from="StgValue_118" to="xor_ln75" fromId="118" toId="28">
</dataflow>
<dataflow id="120" from="icmp_ln1497_5" to="and_ln73_110" fromId="20" toId="29">
</dataflow>
<dataflow id="121" from="xor_ln75" to="and_ln73_110" fromId="28" toId="29">
</dataflow>
<dataflow id="122" from="and_ln73_110" to="and_ln73_107" fromId="29" toId="30">
</dataflow>
<dataflow id="123" from="icmp_ln1497" to="and_ln73_107" fromId="10" toId="30">
</dataflow>
<dataflow id="124" from="icmp_ln1497" to="xor_ln75_41" fromId="10" toId="31">
</dataflow>
<dataflow id="125" from="StgValue_118" to="xor_ln75_41" fromId="118" toId="31">
</dataflow>
<dataflow id="126" from="icmp_ln1497_5" to="and_ln73_108" fromId="20" toId="32">
</dataflow>
<dataflow id="127" from="xor_ln75_41" to="and_ln73_108" fromId="31" toId="32">
</dataflow>
<dataflow id="128" from="icmp_ln1497_9" to="and_ln73_109" fromId="25" toId="33">
</dataflow>
<dataflow id="129" from="and_ln73_108" to="and_ln73_109" fromId="32" toId="33">
</dataflow>
<dataflow id="130" from="icmp_ln1497_5" to="or_ln75" fromId="20" toId="34">
</dataflow>
<dataflow id="131" from="icmp_ln1497" to="or_ln75" fromId="10" toId="34">
</dataflow>
<dataflow id="132" from="or_ln75" to="xor_ln75_42" fromId="34" toId="35">
</dataflow>
<dataflow id="133" from="StgValue_118" to="xor_ln75_42" fromId="118" toId="35">
</dataflow>
<dataflow id="134" from="and_ln73" to="or_ln88" fromId="26" toId="36">
</dataflow>
<dataflow id="135" from="and_ln73_107" to="or_ln88" fromId="30" toId="36">
</dataflow>
<dataflow id="136" from="icmp_ln1497" to="or_ln88_62" fromId="10" toId="37">
</dataflow>
<dataflow id="137" from="and_ln73_109" to="or_ln88_62" fromId="33" toId="37">
</dataflow>
<dataflow id="138" from="icmp_ln1497" to="or_ln88_63" fromId="10" toId="38">
</dataflow>
<dataflow id="139" from="and_ln73_108" to="or_ln88_63" fromId="32" toId="38">
</dataflow>
<dataflow id="140" from="or_ln88_63" to="or_ln88_64" fromId="38" toId="39">
</dataflow>
<dataflow id="141" from="xor_ln75_42" to="or_ln88_64" fromId="35" toId="39">
</dataflow>
<dataflow id="142" from="and_ln73_106" to="xor_ln89" fromId="27" toId="40">
</dataflow>
<dataflow id="143" from="StgValue_118" to="xor_ln89" fromId="118" toId="40">
</dataflow>
<dataflow id="144" from="xor_ln89" to="zext_ln89" fromId="40" toId="41">
</dataflow>
<dataflow id="145" from="and_ln73" to="select_ln89" fromId="26" toId="42">
</dataflow>
<dataflow id="146" from="zext_ln89" to="select_ln89" fromId="41" toId="42">
</dataflow>
<dataflow id="148" from="StgValue_147" to="select_ln89" fromId="147" toId="42">
</dataflow>
<dataflow id="149" from="or_ln88" to="select_ln89_107" fromId="36" toId="43">
</dataflow>
<dataflow id="150" from="select_ln89" to="select_ln89_107" fromId="42" toId="43">
</dataflow>
<dataflow id="152" from="StgValue_151" to="select_ln89_107" fromId="151" toId="43">
</dataflow>
<dataflow id="153" from="select_ln89_107" to="zext_ln89_22" fromId="43" toId="44">
</dataflow>
<dataflow id="154" from="icmp_ln1497" to="select_ln89_108" fromId="10" toId="45">
</dataflow>
<dataflow id="155" from="zext_ln89_22" to="select_ln89_108" fromId="44" toId="45">
</dataflow>
<dataflow id="157" from="StgValue_156" to="select_ln89_108" fromId="156" toId="45">
</dataflow>
<dataflow id="158" from="or_ln88_62" to="select_ln89_109" fromId="37" toId="46">
</dataflow>
<dataflow id="159" from="select_ln89_108" to="select_ln89_109" fromId="45" toId="46">
</dataflow>
<dataflow id="161" from="StgValue_160" to="select_ln89_109" fromId="160" toId="46">
</dataflow>
<dataflow id="162" from="or_ln88_63" to="select_ln89_110" fromId="38" toId="47">
</dataflow>
<dataflow id="163" from="select_ln89_109" to="select_ln89_110" fromId="46" toId="47">
</dataflow>
<dataflow id="165" from="StgValue_164" to="select_ln89_110" fromId="164" toId="47">
</dataflow>
<dataflow id="167" from="_ssdm_op_Mux.ap_auto.8i12.i3" to="tmp" fromId="166" toId="48">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp" fromId="168" toId="48">
</dataflow>
<dataflow id="171" from="StgValue_170" to="tmp" fromId="170" toId="48">
</dataflow>
<dataflow id="173" from="StgValue_172" to="tmp" fromId="172" toId="48">
</dataflow>
<dataflow id="175" from="StgValue_174" to="tmp" fromId="174" toId="48">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp" fromId="176" toId="48">
</dataflow>
<dataflow id="179" from="StgValue_178" to="tmp" fromId="178" toId="48">
</dataflow>
<dataflow id="181" from="StgValue_180" to="tmp" fromId="180" toId="48">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp" fromId="182" toId="48">
</dataflow>
<dataflow id="184" from="select_ln89_110" to="tmp" fromId="47" toId="48">
</dataflow>
<dataflow id="185" from="or_ln88_64" to="select_ln88" fromId="39" toId="49">
</dataflow>
<dataflow id="186" from="tmp" to="select_ln88" fromId="48" toId="49">
</dataflow>
<dataflow id="188" from="StgValue_187" to="select_ln88" fromId="187" toId="49">
</dataflow>
<dataflow id="189" from="select_ln88" to="ret_ln93" fromId="49" toId="50">
</dataflow>
<dataflow id="190" from="icmp_ln1497" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="191" from="icmp_ln1497" to="StgValue_4" fromId="10" toId="4">
</dataflow>
</dataflows>


</stg>
