==27658== Cachegrind, a cache and branch-prediction profiler
==27658== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27658== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27658== Command: ./mser .
==27658== 
--27658-- warning: L3 cache found, using its data for the LL simulation.
--27658-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27658-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27658== 
==27658== Process terminating with default action of signal 15 (SIGTERM)
==27658==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27658==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27658== 
==27658== I   refs:      2,182,377,215
==27658== I1  misses:            1,206
==27658== LLi misses:            1,202
==27658== I1  miss rate:          0.00%
==27658== LLi miss rate:          0.00%
==27658== 
==27658== D   refs:        881,739,664  (596,442,064 rd   + 285,297,600 wr)
==27658== D1  misses:        1,794,713  (    629,762 rd   +   1,164,951 wr)
==27658== LLd misses:        1,297,131  (    203,307 rd   +   1,093,824 wr)
==27658== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27658== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27658== 
==27658== LL refs:           1,795,919  (    630,968 rd   +   1,164,951 wr)
==27658== LL misses:         1,298,333  (    204,509 rd   +   1,093,824 wr)
==27658== LL miss rate:            0.0% (        0.0%     +         0.4%  )
