/// Auto-generated bit field definitions for PAC0
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::pac0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// PAC0 Bit Field Definitions
// ============================================================================

/// WPCLR - Write Protection Clear
namespace wpclr {
    /// Write Protection Clear
    /// Position: 1, Width: 31
    using WP = BitField<1, 31>;
    constexpr uint32_t WP_Pos = 1;
    constexpr uint32_t WP_Msk = WP::mask;

}  // namespace wpclr

/// WPSET - Write Protection Set
namespace wpset {
    /// Write Protection Set
    /// Position: 1, Width: 31
    using WP = BitField<1, 31>;
    constexpr uint32_t WP_Pos = 1;
    constexpr uint32_t WP_Msk = WP::mask;

}  // namespace wpset

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::pac0
