{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649999800622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649999800622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:16:40 2022 " "Processing started: Fri Apr 15 01:16:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649999800622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999800622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999800622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649999800741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649999800741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649999805835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_key.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_key " "Found entity 1: ps2_key" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649999805835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2scan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2scan " "Found entity 1: ps2scan" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649999805836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/speed_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649999805836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.v 1 1 " "Found 1 design units, including 1 entities, in source file digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 digits " "Found entity 1: digits" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649999805837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_key " "Elaborating entity \"ps2_key\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649999805876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2scan ps2scan:ps2scan " "Elaborating entity \"ps2scan\" for hierarchy \"ps2scan:ps2scan\"" {  } { { "ps2_key.v" "ps2scan" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ps2_asci ps2scan.v(114) " "Verilog HDL Always Construct warning at ps2scan.v(114): inferring latch(es) for variable \"ps2_asci\", which holds its previous value in one or more paths through the always construct" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[0\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[0\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[1\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[1\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[2\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[2\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[3\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[3\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[4\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[4\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[5\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[5\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805880 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[6\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[6\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805881 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[7\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[7\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999805881 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "ps2_key.v" "speed_select" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649999805881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "ps2_key.v" "my_uart_tx" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649999805881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits digits:digits " "Elaborating entity \"digits\" for hierarchy \"digits:digits\"" {  } { { "ps2_key.v" "digits" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649999805882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 digits.v(94) " "Verilog HDL assignment warning at digits.v(94): truncated value with size 32 to match size of target (16)" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649999805883 "|ps2_key|digits:digits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 digits.v(99) " "Verilog HDL assignment warning at digits.v(99): truncated value with size 32 to match size of target (2)" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649999805883 "|ps2_key|digits:digits"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|bps_start " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1649999806016 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1649999806016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[0\] " "Latch ps2scan:ps2scan\|ps2_asci\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649999806236 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649999806236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[4\] " "Latch ps2scan:ps2scan\|ps2_asci\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649999806236 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649999806236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[1\] " "Latch ps2scan:ps2scan\|ps2_asci\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649999806236 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649999806236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[2\] " "Latch ps2scan:ps2scan\|ps2_asci\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649999806236 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649999806236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[3\] " "Latch ps2scan:ps2scan\|ps2_asci\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649999806236 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649999806236 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649999806237 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649999806237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] VCC " "Pin \"dig\[2\]\" is stuck at VCC" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649999806268 "|ps2_key|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649999806268 "|ps2_key|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649999806268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649999806337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649999806956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649999807022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649999807022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649999807048 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649999807048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649999807048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649999807048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649999807052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:16:47 2022 " "Processing ended: Fri Apr 15 01:16:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649999807052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649999807052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649999807052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649999807052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649999808243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649999808243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:16:48 2022 " "Processing started: Fri Apr 15 01:16:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649999808243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649999808243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649999808243 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649999808269 ""}
{ "Info" "0" "" "Project  = ps2_key" {  } {  } 0 0 "Project  = ps2_key" 0 0 "Fitter" 0 0 1649999808270 ""}
{ "Info" "0" "" "Revision = ps2_key" {  } {  } 0 0 "Revision = ps2_key" 0 0 "Fitter" 0 0 1649999808270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649999808313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649999808313 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ps2_key EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ps2_key\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649999808316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649999808365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649999808365 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649999808450 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649999808453 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649999808485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649999808485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649999808485 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649999808485 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649999808487 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649999808487 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649999808487 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649999808487 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649999808487 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649999808487 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649999808489 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 17 " "No exact pin location assignment(s) for 12 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649999808705 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649999808839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ps2_key.sdc " "Synopsys Design Constraints File file not found: 'ps2_key.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649999808839 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649999808839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~3  from: dataa  to: combout " "Cell: ps2scan\|WideOr1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999808841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datac  to: combout " "Cell: ps2scan\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999808841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datad  to: combout " "Cell: ps2scan\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999808841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: datac  to: combout " "Cell: ps2scan\|WideOr1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999808841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: datad  to: combout " "Cell: ps2scan\|WideOr1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999808841 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1649999808841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649999808842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649999808842 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649999808843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[2\] " "Destination node ps2scan:ps2scan\|ps2_byte_r\[2\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[3\] " "Destination node ps2scan:ps2scan\|ps2_byte_r\[3\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[4\] " "Destination node ps2scan:ps2scan\|ps2_byte_r\[4\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[1\] " "Destination node ps2scan:ps2scan\|ps2_byte_r\[1\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[6\] " "Destination node ps2scan:ps2scan\|ps2_byte_r\[6\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[5\] " "Destination node ps2scan:ps2scan\|ps2_byte_r\[5\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[7\] " "Destination node ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649999808858 ""}  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649999808858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2scan:ps2scan\|WideOr1~6  " "Automatically promoted node ps2scan:ps2scan\|WideOr1~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649999808858 ""}  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649999808858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digits:digits\|dig_counter\[15\]  " "Automatically promoted node digits:digits\|dig_counter\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digits:digits\|dig_counter\[15\]~43 " "Destination node digits:digits\|dig_counter\[15\]~43" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649999808858 ""}  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649999808858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649999808858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2scan:ps2scan\|ps2_byte_r\[0\]~0 " "Destination node ps2scan:ps2scan\|ps2_byte_r\[0\]~0" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649999808858 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649999808858 ""}  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649999808858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649999808997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649999808998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649999808998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649999808999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649999809000 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649999809000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649999809000 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649999809000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649999809013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649999809013 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649999809013 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1649999809014 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1649999809014 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649999809014 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 10 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649999809015 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1649999809015 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649999809015 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649999809034 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649999809036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649999809336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649999809381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649999809390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649999809879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649999809879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649999810038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649999810488 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649999810488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649999810938 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649999810938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649999810939 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649999811023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649999811027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649999811150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649999811150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649999811297 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649999811593 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649999811792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 25 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { rst_n } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649999811792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_data 3.3-V LVTTL 120 " "Pin ps2k_data uses I/O standard 3.3-V LVTTL at 120" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ps2k_data } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2k_data" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649999811792 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2k_clk 3.3-V LVTTL 119 " "Pin ps2k_clk uses I/O standard 3.3-V LVTTL at 119" {  } { { "/home/matt/tools/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matt/tools/quartus/linux64/pin_planner.ppl" { ps2k_clk } } } { "/home/matt/tools/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matt/tools/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2k_clk" } } } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649999811792 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1649999811792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.fit.smsg " "Generated suppressed messages file /home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649999811818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1139 " "Peak virtual memory: 1139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649999812004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:16:52 2022 " "Processing ended: Fri Apr 15 01:16:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649999812004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649999812004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649999812004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649999812004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649999813162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649999813162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:16:53 2022 " "Processing started: Fri Apr 15 01:16:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649999813162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649999813162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649999813162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649999813294 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649999813507 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649999813518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649999814001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:16:54 2022 " "Processing ended: Fri Apr 15 01:16:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649999814001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649999814001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649999814001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649999814001 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649999814624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649999815115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649999815115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 01:16:54 2022 " "Processing started: Fri Apr 15 01:16:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649999815115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ps2_key -c ps2_key " "Command: quartus_sta ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815116 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649999815144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649999815196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649999815196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815248 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1649999815374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ps2_key.sdc " "Synopsys Design Constraints File file not found: 'ps2_key.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649999815380 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815380 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649999815381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2scan:ps2scan\|ps2_byte_r\[0\] ps2scan:ps2scan\|ps2_byte_r\[0\] " "create_clock -period 1.000 -name ps2scan:ps2scan\|ps2_byte_r\[0\] ps2scan:ps2scan\|ps2_byte_r\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649999815381 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digits:digits\|dig_counter\[15\] digits:digits\|dig_counter\[15\] " "create_clock -period 1.000 -name digits:digits\|dig_counter\[15\] digits:digits\|dig_counter\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649999815381 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815381 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~3  from: datad  to: combout " "Cell: ps2scan\|WideOr1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datab  to: combout " "Cell: ps2scan\|WideOr1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datac  to: combout " "Cell: ps2scan\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: dataa  to: combout " "Cell: ps2scan\|WideOr1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815382 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: datac  to: combout " "Cell: ps2scan\|WideOr1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815382 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649999815382 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815382 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649999815383 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649999815385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649999815394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649999815394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.969 " "Worst-case setup slack is -3.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.969             -19.056 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -3.969             -19.056 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.626            -142.490 clk  " "   -3.626            -142.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.028 digits:digits\|dig_counter\[15\]  " "   -0.028              -0.028 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.468 " "Worst-case hold slack is -0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -1.103 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -0.468              -1.103 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 digits:digits\|dig_counter\[15\]  " "    0.453               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649999815397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649999815397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.577 clk  " "   -3.000            -108.577 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 digits:digits\|dig_counter\[15\]  " "   -1.487              -2.974 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -5.272 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -0.324              -5.272 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815398 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1649999815410 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649999815418 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649999815420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649999815437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649999815594 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~3  from: datad  to: combout " "Cell: ps2scan\|WideOr1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815635 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datab  to: combout " "Cell: ps2scan\|WideOr1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815635 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datac  to: combout " "Cell: ps2scan\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815635 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: dataa  to: combout " "Cell: ps2scan\|WideOr1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815635 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: datac  to: combout " "Cell: ps2scan\|WideOr1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815635 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649999815635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649999815639 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649999815639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.994 " "Worst-case setup slack is -3.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.994             -19.234 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -3.994             -19.234 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.252            -126.606 clk  " "   -3.252            -126.606 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 digits:digits\|dig_counter\[15\]  " "    0.068               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.445 " "Worst-case hold slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -1.044 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -0.445              -1.044 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 digits:digits\|dig_counter\[15\]  " "    0.402               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649999815642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649999815643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.577 clk  " "   -3.000            -108.577 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 digits:digits\|dig_counter\[15\]  " "   -1.487              -2.974 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -6.106 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -0.518              -6.106 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815644 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1649999815658 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649999815665 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815665 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649999815667 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~3  from: datad  to: combout " "Cell: ps2scan\|WideOr1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datab  to: combout " "Cell: ps2scan\|WideOr1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~5  from: datac  to: combout " "Cell: ps2scan\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: dataa  to: combout " "Cell: ps2scan\|WideOr1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ps2scan\|WideOr1~6  from: datac  to: combout " "Cell: ps2scan\|WideOr1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649999815745 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649999815745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649999815747 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649999815747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.499 " "Worst-case setup slack is -1.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499             -26.492 clk  " "   -1.499             -26.492 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227              -5.768 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -1.227              -5.768 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 digits:digits\|dig_counter\[15\]  " "    0.552               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.111 " "Worst-case hold slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.235 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -0.111              -0.235 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 digits:digits\|dig_counter\[15\]  " "    0.186               0.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649999815752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649999815753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.179 clk  " "   -3.000             -94.179 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 digits:digits\|dig_counter\[15\]  " "   -1.000              -2.000 digits:digits\|dig_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.247 ps2scan:ps2scan\|ps2_byte_r\[0\]  " "   -0.033              -0.247 ps2scan:ps2scan\|ps2_byte_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649999815755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649999815755 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1649999815771 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649999815778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649999815778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649999816040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649999816040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649999816065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 01:16:56 2022 " "Processing ended: Fri Apr 15 01:16:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649999816065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649999816065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649999816065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649999816065 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649999816764 ""}
