
#doing 

## 今日目标 
- `Virgo Flash SPI IRQ`  卡死问题
	- 投机访问可能会访问一个 `cacheline`


## 实施过程




## 反思
- gdb 手动配置一个地址为某个值：
	- `set *0xf0400200 = 0xfa45000000`
- 查看这个地址对应的汇编：
	- `disassemble fiq(0xf0400200)`
- 改动：
	```diff
	 --- a/cpu/arm/cpu/armv7/cache-cp15.c
	 +++ b/cpu/arm/cpu/armv7/cache-cp15.c
	 @@ -29,9 +29,54 @@ static void set_section_phys(int section, phys_addr_t phys,
	  	page_table[section] = value;
	  }
	  
	 +static void set_section_phys_no_map(int section, phys_addr_t phys,
	 +			     enum dcache_option option)
	 +{
	 +	u32 *page_table = (u32 *)mmu_table;
	 +	u32 value = TTB_SECT_AP;
	 +
	 +	/* Add the page offset */
	 +	value |= phys;
	 +
	 +	/* Add caching bits */
	 +	value |= option;
	 +
	 +	if ((phys >= 0xf8400000 && phys < 0xf8500000) ||
	 +	    (phys >= 0xfc800000 && phys < 0xfc900000) ||
	 +	    (phys >= 0x00000000 && phys < 0x40000000) ||
	 +	    (phys >= 0xfa400000 && phys < 0xfa500000) ||
	 +	    (phys >= 0xf0b00000 && phys < 0xf0c00000) ||
	 +	    (phys >= 0xf1c00000 && phys < 0xf2000000) ||
	 +	    (phys >= 0xf0800000 && phys < 0xf0b00000) ||
	 +	    (phys >= 0xf5400000 && phys < 0xf5800000) ||
	 +	    (phys >= 0xfc000000 && phys < 0xfc400000) ||
	 +	    (phys >= 0xfcc00000 && phys < 0xfcd00000) ||
	 +
	 +
	 +
	 +
	 +	    (phys >= 0xf0000000 && phys < 0xf0500000)) {
	 +		/* Set PTE */
	 +		page_table[section] = value;
	 +	} else if (phys >= 0xf1500000 && phys < 0xf1600000){
	 +//		u32 value_new = TTB_SECT_AP;
	 +//		value_new |= 0x100000;
	 +//		value_new |=  option;
	 +		u32 value_new = 0;
	 +		value_new |= phys;
	 +		value_new |= 0x12;
	 +		page_table[section] = value_new; 
	 +	}
	 +	else 
	 +	{
	 +
	 +		page_table[section] = 0;
	 +	}
	 +}
	 +
	  void set_section_dcache(int section, enum dcache_option option)
	  {
	 -	set_section_phys(section, (u32)section << MMU_SECTION_SHIFT, option);
	 +	set_section_phys_no_map(section, (u32)section << MMU_SECTION_SHIFT, option);
	  }
	  
	  void mmu_set_region_dcache_behaviour_phys(phys_addr_t start, phys_addr_t phys,
	 @@ -50,6 +95,22 @@ void mmu_set_region_dcache_behaviour_phys(phys_addr_t start, phys_addr_t phys,
	  		set_section_phys(upto, phys, option);
	  }
	  
	 +void mmu_set_region_unmap_dcache_behaviour_phys(phys_addr_t start, phys_addr_t phys,
	 +					size_t size, enum dcache_option option)
	 +{
	 +	u32 *page_table = (u32 *)mmu_table;
	 +	unsigned long startpt, stoppt;
	 +	unsigned long upto, end;
	 +
	 +	/* div by 2 before start + size to avoid phys_addr_t overflow */
	 +	end = ALIGN((start / 2) + (size / 2), MMU_SECTION_SIZE / 2)
	 +	      >> (MMU_SECTION_SHIFT - 1);
	 +	start = start >> MMU_SECTION_SHIFT;
	 +
	 +	for (upto = start; upto < end; upto++, phys += MMU_SECTION_SIZE)
	 +		set_section_phys(upto, phys, option);
	 +}
	 +
	  /* to activate the MMU we need to set up virtual memory: use 1M areas */
	  void mmu_table_setup(void)
	  {
```


## 其它 