Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado19/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b93ee804ebc54233a7bcaf1e80a7c81a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_candado_behav xil_defaultlib.tb_candado -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.conv_7seg [conv_7seg_default]
Compiling architecture estructura_comp of entity xil_defaultlib.candado [candado_default]
Compiling architecture beh of entity xil_defaultlib.tb_candado
Built simulation snapshot tb_candado_behav
