<html><body>
<pre>
 
cpldfit:  version K.39                              Xilinx Inc.
                                  Fitter Report
Design Name: AudioPlayer                         Date: 11-19-2018,  8:21PM
Device Used: XC9572-7-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
45 /72  ( 62%) 136 /360  ( 38%) 127/144 ( 88%)   44 /72  ( 61%) 33 /34  ( 97%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          16/18       35/36       35          42/90       6/ 9
FB2          10/18       30/36       30          21/90       6/ 9
FB3           4/18       26/36       26          14/90       0/ 8
FB4          15/18       36/36*      37          59/90       8/ 8*
             -----       -----                   -----       -----     
             45/72      127/144                 136/360     20/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clock' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   12          12    |  I/O              :    28      28
Output        :    1           1    |  GCK/IO           :     2       3
Bidirectional :   19          19    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     33          33

** Power Data **

There are 45 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld - Inferring BUFG constraint for signal 'Clock' based upon the LOC
   constraint 'P7'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'Switch1' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'Switch1_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 20 Outputs **

Signal                                                                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                          Pts   Inps          No.  Type    Use     Mode Rate State
AudioAddr<13>                                                                 2     27    FB1_2   1    I/O     I/O     STD  FAST RESET
AudioAddr<14>                                                                 3     29    FB1_5   2    I/O     I/O     STD  FAST RESET
AudioAddr<15>                                                                 4     31    FB1_6   3    I/O     I/O     STD  FAST RESET
AudioAddr<16>                                                                 5     33    FB1_8   4    I/O     I/O     STD  FAST RESET
AudioAddr<17>                                                                 3     32    FB1_15  8    I/O     I/O     STD  FAST RESET
AudioAddr<18>                                                                 5     35    FB1_17  9    I/O     I/O     STD  FAST RESET
AudioAddr<7>                                                                  2     21    FB2_2   35   I/O     I/O     STD  FAST RESET
AudioAddr<8>                                                                  2     22    FB2_5   36   I/O     I/O     STD  FAST RESET
AudioAddr<9>                                                                  2     23    FB2_6   37   I/O     I/O     STD  FAST RESET
AudioAddr<10>                                                                 2     24    FB2_8   38   I/O     I/O     STD  FAST RESET
AudioAddr<11>                                                                 2     25    FB2_15  43   I/O     I/O     STD  FAST RESET
AudioAddr<12>                                                                 2     26    FB2_17  44   I/O     I/O     STD  FAST RESET
PWMOut                                                                        8     7     FB4_2   24   I/O     O       STD  FAST RESET
AudioAddr<0>                                                                  2     14    FB4_5   25   I/O     I/O     STD  FAST RESET
AudioAddr<1>                                                                  2     15    FB4_8   26   I/O     I/O     STD  FAST RESET
AudioAddr<2>                                                                  2     16    FB4_9   27   I/O     I/O     STD  FAST RESET
AudioAddr<3>                                                                  2     17    FB4_11  28   I/O     I/O     STD  FAST RESET
AudioAddr<4>                                                                  2     18    FB4_14  29   I/O     I/O     STD  FAST RESET
AudioAddr<5>                                                                  2     19    FB4_15  33   I/O     I/O     STD  FAST RESET
AudioAddr<6>                                                                  2     20    FB4_17  34   I/O     I/O     STD  FAST RESET

** 25 Buried Nodes **

Signal                                                                        Total Total Loc     Pwr  Reg Init
Name                                                                          Pts   Inps          Mode State
count<9>                                                                      2     10    FB1_4   STD  RESET
count<8>                                                                      2     9     FB1_7   STD  RESET
count<7>                                                                      2     8     FB1_9   STD  RESET
count<6>                                                                      2     7     FB1_10  STD  RESET
count<5>                                                                      2     6     FB1_11  STD  RESET
count<4>                                                                      2     5     FB1_12  STD  RESET
count<3>                                                                      2     4     FB1_13  STD  RESET
count<2>                                                                      2     3     FB1_14  STD  RESET
count<11>                                                                     2     12    FB1_16  STD  RESET
count<10>                                                                     2     11    FB1_18  STD  RESET
count<0>                                                                      1     1     FB2_13  STD  RESET
count<1>                                                                      2     2     FB2_14  STD  RESET
pwmData<1>                                                                    3     15    FB2_16  STD  RESET
pwmData<0>                                                                    3     15    FB2_18  STD  RESET
msgEnable                                                                     1     3     FB3_15  STD  RESET
endAddr<16>                                                                   4     25    FB3_16  STD  RESET
Fsm/currState_FFd3                                                            4     25    FB3_17  STD  RESET
startAddr<14>                                                                 5     26    FB3_18  STD  RESET
Comp/Mcompar_PWMOut_cmp_lt0000_ALB34/Comp/Mcompar_PWMOut_cmp_lt0000_ALB34_D2  19    18    FB4_1   STD  
pwmData<7>                                                                    3     15    FB4_6   STD  RESET
pwmData<6>                                                                    3     15    FB4_7   STD  RESET
pwmData<5>                                                                    3     15    FB4_10  STD  RESET
pwmData<4>                                                                    3     15    FB4_12  STD  RESET
pwmData<3>                                                                    3     15    FB4_13  STD  RESET
pwmData<2>                                                                    3     15    FB4_16  STD  RESET

** 13 Inputs **

Signal                                                                        Loc     Pin  Pin     Pin     
Name                                                                                  No.  Type    Use     
Switch1                                                                       FB1_9   5    GCK/I/O I
Clock                                                                         FB1_14  7    GCK/I/O GCK
Switch2                                                                       FB2_9   39   GSR/I/O I
Switch3                                                                       FB2_11  40   GTS/I/O I
Switch4                                                                       FB2_14  42   GTS/I/O I
AudioData<7>                                                                  FB3_2   11   I/O     I
AudioData<6>                                                                  FB3_5   12   I/O     I
AudioData<5>                                                                  FB3_8   13   I/O     I
AudioData<4>                                                                  FB3_9   14   I/O     I
AudioData<3>                                                                  FB3_11  18   I/O     I
AudioData<2>                                                                  FB3_14  19   I/O     I
AudioData<1>                                                                  FB3_15  20   I/O     I
AudioData<0>                                                                  FB3_17  22   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               35/1
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
AudioAddr<13>         2       0     0   3     FB1_2   1     I/O     I/O
(unused)              0       0     0   5     FB1_3         (b)     
count<9>              2       0     0   3     FB1_4         (b)     (b)
AudioAddr<14>         3       0     0   2     FB1_5   2     I/O     I/O
AudioAddr<15>         4       0     0   1     FB1_6   3     I/O     I/O
count<8>              2       0     0   3     FB1_7         (b)     (b)
AudioAddr<16>         5       0     0   0     FB1_8   4     I/O     I/O
count<7>              2       0     0   3     FB1_9   5     GCK/I/O I
count<6>              2       0     0   3     FB1_10        (b)     (b)
count<5>              2       0     0   3     FB1_11  6     GCK/I/O (b)
count<4>              2       0     0   3     FB1_12        (b)     (b)
count<3>              2       0     0   3     FB1_13        (b)     (b)
count<2>              2       0     0   3     FB1_14  7     GCK/I/O GCK
AudioAddr<17>         3       0     0   2     FB1_15  8     I/O     I/O
count<11>             2       0     0   3     FB1_16        (b)     (b)
AudioAddr<18>         5       0     0   0     FB1_17  9     I/O     I/O
count<10>             2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AudioAddr<0>.PIN   13: AudioAddr<9>.PIN        25: count<2>.LFBK 
  2: AudioAddr<10>.PIN  14: AudioAddr_13_OBUF.LFBK  26: count<3>.LFBK 
  3: AudioAddr<11>.PIN  15: AudioAddr_14_OBUF.LFBK  27: count<4>.LFBK 
  4: AudioAddr<12>.PIN  16: AudioAddr_15_OBUF.LFBK  28: count<5>.LFBK 
  5: AudioAddr<1>.PIN   17: AudioAddr_16_OBUF.LFBK  29: count<6>.LFBK 
  6: AudioAddr<2>.PIN   18: AudioAddr_17_OBUF.LFBK  30: count<7>.LFBK 
  7: AudioAddr<3>.PIN   19: AudioAddr_18_OBUF.LFBK  31: count<8>.LFBK 
  8: AudioAddr<4>.PIN   20: Fsm/currState_FFd3      32: count<9>.LFBK 
  9: AudioAddr<5>.PIN   21: count<0>                33: endAddr<16> 
 10: AudioAddr<6>.PIN   22: count<10>.LFBK          34: msgEnable 
 11: AudioAddr<7>.PIN   23: count<11>.LFBK          35: startAddr<14> 
 12: AudioAddr<8>.PIN   24: count<1>               

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
AudioAddr<13>        XXXXXXXXXXXXXX......XXXXXXXXXXXX.X...... 27      27
count<9>             ....................X..XXXXXXXX..X...... 10      10
AudioAddr<14>        XXXXXXXXXXXXXXX.....XXXXXXXXXXXX.XX..... 29      29
AudioAddr<15>        XXXXXXXXXXXXXXXX....XXXXXXXXXXXXXXX..... 31      31
count<8>             ....................X..XXXXXXX...X...... 9       9
AudioAddr<16>        XXXXXXXXXXXXXXXXX..XXXXXXXXXXXXXXXX..... 33      33
count<7>             ....................X..XXXXXX....X...... 8       8
count<6>             ....................X..XXXXX.....X...... 7       7
count<5>             ....................X..XXXX......X...... 6       6
count<4>             ....................X..XXX.......X...... 5       5
count<3>             ....................X..XX........X...... 4       4
count<2>             ....................X..X.........X...... 3       3
AudioAddr<17>        XXXXXXXXXXXXXXXXXX..XXXXXXXXXXXX.XX..... 32      32
count<11>            ....................XX.XXXXXXXXX.X...... 12      12
AudioAddr<18>        XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX..... 35      35
count<10>            ....................X..XXXXXXXXX.X...... 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
AudioAddr<7>          2       0     0   3     FB2_2   35    I/O     I/O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
AudioAddr<8>          2       0     0   3     FB2_5   36    I/O     I/O
AudioAddr<9>          2       0     0   3     FB2_6   37    I/O     I/O
(unused)              0       0     0   5     FB2_7         (b)     
AudioAddr<10>         2       0     0   3     FB2_8   38    I/O     I/O
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
count<0>              1       0     0   4     FB2_13        (b)     (b)
count<1>              2       0     0   3     FB2_14  42    GTS/I/O I
AudioAddr<11>         2       0     0   3     FB2_15  43    I/O     I/O
pwmData<1>            3       0     0   2     FB2_16        (b)     (b)
AudioAddr<12>         2       0     0   3     FB2_17  44    I/O     I/O
pwmData<0>            3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AudioAddr<0>.PIN        11: AudioAddr_7_OBUF.LFBK  21: count<3> 
  2: AudioAddr<1>.PIN        12: AudioAddr_8_OBUF.LFBK  22: count<4> 
  3: AudioAddr<2>.PIN        13: AudioAddr_9_OBUF.LFBK  23: count<5> 
  4: AudioAddr<3>.PIN        14: AudioData<0>           24: count<6> 
  5: AudioAddr<4>.PIN        15: AudioData<1>           25: count<7> 
  6: AudioAddr<5>.PIN        16: count<0>.LFBK          26: count<8> 
  7: AudioAddr<6>.PIN        17: count<10>              27: count<9> 
  8: AudioAddr_10_OBUF.LFBK  18: count<11>              28: msgEnable 
  9: AudioAddr_11_OBUF.LFBK  19: count<1>.LFBK          29: pwmData<0>.LFBK 
 10: AudioAddr_12_OBUF.LFBK  20: count<2>               30: pwmData<1>.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
AudioAddr<7>         XXXXXXX...X....XXXXXXXXXXXXX............ 21      21
AudioAddr<8>         XXXXXXX...XX...XXXXXXXXXXXXX............ 22      22
AudioAddr<9>         XXXXXXX...XXX..XXXXXXXXXXXXX............ 23      23
AudioAddr<10>        XXXXXXXX..XXX..XXXXXXXXXXXXX............ 24      24
count<0>             ...........................X............ 1       1
count<1>             ...............X...........X............ 2       2
AudioAddr<11>        XXXXXXXXX.XXX..XXXXXXXXXXXXX............ 25      25
pwmData<1>           ..............XXXXXXXXXXXXXX.X.......... 15      15
AudioAddr<12>        XXXXXXXXXXXXX..XXXXXXXXXXXXX............ 26      26
pwmData<0>           .............X.XXXXXXXXXXXXXX........... 15      15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               26/10
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     I
(unused)              0       0     0   5     FB3_9   14    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     I
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     I
msgEnable             1       0     0   4     FB3_15  20    I/O     I
endAddr<16>           4       0     0   1     FB3_16        (b)     (b)
Fsm/currState_FFd3    4       0     0   1     FB3_17  22    I/O     I
startAddr<14>         5       0     0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AudioAddr<0>.PIN   10: AudioAddr<18>.PIN  19: AudioAddr<9>.PIN 
  2: AudioAddr<10>.PIN  11: AudioAddr<1>.PIN   20: Fsm/currState_FFd3.LFBK 
  3: AudioAddr<11>.PIN  12: AudioAddr<2>.PIN   21: Switch1 
  4: AudioAddr<12>.PIN  13: AudioAddr<3>.PIN   22: Switch2 
  5: AudioAddr<13>.PIN  14: AudioAddr<4>.PIN   23: Switch3 
  6: AudioAddr<14>.PIN  15: AudioAddr<5>.PIN   24: Switch4 
  7: AudioAddr<15>.PIN  16: AudioAddr<6>.PIN   25: endAddr<16>.LFBK 
  8: AudioAddr<16>.PIN  17: AudioAddr<7>.PIN   26: startAddr<14>.LFBK 
  9: AudioAddr<17>.PIN  18: AudioAddr<8>.PIN  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
msgEnable            ...................X....XX.............. 3       3
endAddr<16>          XXXXXXXXXXXXXXXXXXXX.XXXXX.............. 25      25
Fsm/currState_FFd3   XXXXXXXXXXXXXXXXXXXX.XXXXX.............. 25      25
startAddr<14>        XXXXXXXXXXXXXXXXXXXXXXXXXX.............. 26      26
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               36/0
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Comp/Mcompar_PWMOut_cmp_lt0000_ALB34/Comp/Mcompar_PWMOut_cmp_lt0000_ALB34_D2
                     19      14<-   0   0     FB4_1         (b)     (b)
PWMOut                8       8<- /\5   0     FB4_2   24    I/O     O
(unused)              0       0   /\5   0     FB4_3         (b)     (b)
(unused)              0       0   /\3   2     FB4_4         (b)     (b)
AudioAddr<0>          2       0     0   3     FB4_5   25    I/O     I/O
pwmData<7>            3       0     0   2     FB4_6         (b)     (b)
pwmData<6>            3       0     0   2     FB4_7         (b)     (b)
AudioAddr<1>          2       0     0   3     FB4_8   26    I/O     I/O
AudioAddr<2>          2       0     0   3     FB4_9   27    I/O     I/O
pwmData<5>            3       0     0   2     FB4_10        (b)     (b)
AudioAddr<3>          2       0     0   3     FB4_11  28    I/O     I/O
pwmData<4>            3       0     0   2     FB4_12        (b)     (b)
pwmData<3>            3       0     0   2     FB4_13        (b)     (b)
AudioAddr<4>          2       0     0   3     FB4_14  29    I/O     I/O
AudioAddr<5>          2       0     0   3     FB4_15  33    I/O     I/O
pwmData<2>            3       0   \/1   1     FB4_16        (b)     (b)
AudioAddr<6>          2       1<- \/4   0     FB4_17  34    I/O     I/O
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$92_INV$166  14: AudioData<7>                                                                       26: count<8> 
  2: AudioAddr_0_OBUF.LFBK         15: Comp/Mcompar_PWMOut_cmp_lt0000_ALB34/Comp/Mcompar_PWMOut_cmp_lt0000_ALB34_D2.LFBK  27: count<9> 
  3: AudioAddr_1_OBUF.LFBK         16: count<0>                                                                           28: msgEnable 
  4: AudioAddr_2_OBUF.LFBK         17: count<10>                                                                          29: pwmData<0> 
  5: AudioAddr_3_OBUF.LFBK         18: count<11>                                                                          30: pwmData<1> 
  6: AudioAddr_4_OBUF.LFBK         19: count<1>                                                                           31: pwmData<2>.LFBK 
  7: AudioAddr_5_OBUF.LFBK         20: count<2>                                                                           32: pwmData<3>.LFBK 
  8: AudioAddr_6_OBUF.LFBK         21: count<3>                                                                           33: pwmData<4> 
  9: AudioData<2>                  22: count<4>                                                                           34: pwmData<4>.LFBK 
 10: AudioData<3>                  23: count<5>                                                                           35: pwmData<5>.LFBK 
 11: AudioData<4>                  24: count<6>                                                                           36: pwmData<6>.LFBK 
 12: AudioData<5>                  25: count<7>                                                                           37: pwmData<7>.LFBK 
 13: AudioData<6>                 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
Comp/Mcompar_PWMOut_cmp_lt0000_ALB34/Comp/Mcompar_PWMOut_cmp_lt0000_ALB34_D2 
                     X..............X..XXX@XXX...XXXX@XXXX... 18      16
PWMOut               ..............X.......XXX.........XXX... 7       7
AudioAddr<0>         .X.............XXXXXXXXXXXXX............ 14      14
pwmData<7>           .............X.XXXXXXXXXXXXX........X... 15      15
pwmData<6>           ............X..XXXXXXXXXXXXX.......X.... 15      15
AudioAddr<1>         .XX............XXXXXXXXXXXXX............ 15      15
AudioAddr<2>         .XXX...........XXXXXXXXXXXXX............ 16      16
pwmData<5>           ...........X...XXXXXXXXXXXXX......X..... 15      15
AudioAddr<3>         .XXXX..........XXXXXXXXXXXXX............ 17      17
pwmData<4>           ..........X....XXXXXXXXXXXXX.....X...... 15      15
pwmData<3>           .........X.....XXXXXXXXXXXXX...X........ 15      15
AudioAddr<4>         .XXXXX.........XXXXXXXXXXXXX............ 18      18
AudioAddr<5>         .XXXXXX........XXXXXXXXXXXXX............ 19      19
pwmData<2>           ........X......XXXXXXXXXXXXX..X......... 15      15
AudioAddr<6>         .XXXXXXX.......XXXXXX@XXXXXX............ 20      19
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_AudioAddr0: FTCPE port map (AudioAddr(0),AudioAddr_T(0),Clock,'0','0');
AudioAddr_T(0) <= ((NOT msgEnable AND AudioAddr_0_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable));

FTCPE_AudioAddr1: FTCPE port map (AudioAddr(1),AudioAddr_T(1),Clock,'0','0');
AudioAddr_T(1) <= ((NOT msgEnable AND AudioAddr_1_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND 
	AudioAddr_0_OBUF.LFBK));

FTCPE_AudioAddr2: FTCPE port map (AudioAddr(2),AudioAddr_T(2),Clock,'0','0');
AudioAddr_T(2) <= ((NOT msgEnable AND AudioAddr_2_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND 
	AudioAddr_0_OBUF.LFBK AND AudioAddr_1_OBUF.LFBK));

FTCPE_AudioAddr3: FTCPE port map (AudioAddr(3),AudioAddr_T(3),Clock,'0','0');
AudioAddr_T(3) <= ((NOT msgEnable AND AudioAddr_3_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND 
	AudioAddr_0_OBUF.LFBK AND AudioAddr_1_OBUF.LFBK AND AudioAddr_2_OBUF.LFBK));

FTCPE_AudioAddr4: FTCPE port map (AudioAddr(4),AudioAddr_T(4),Clock,'0','0');
AudioAddr_T(4) <= ((NOT msgEnable AND AudioAddr_4_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND 
	AudioAddr_0_OBUF.LFBK AND AudioAddr_1_OBUF.LFBK AND AudioAddr_2_OBUF.LFBK AND 
	AudioAddr_3_OBUF.LFBK));

FTCPE_AudioAddr5: FTCPE port map (AudioAddr(5),AudioAddr_T(5),Clock,'0','0');
AudioAddr_T(5) <= ((NOT msgEnable AND AudioAddr_5_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND 
	AudioAddr_0_OBUF.LFBK AND AudioAddr_1_OBUF.LFBK AND AudioAddr_2_OBUF.LFBK AND 
	AudioAddr_3_OBUF.LFBK AND AudioAddr_4_OBUF.LFBK));

FTCPE_AudioAddr6: FTCPE port map (AudioAddr(6),AudioAddr_T(6),Clock,'0','0');
AudioAddr_T(6) <= ((pwmData(2).EXP)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND 
	AudioAddr_0_OBUF.LFBK AND AudioAddr_1_OBUF.LFBK AND AudioAddr_2_OBUF.LFBK AND 
	AudioAddr_3_OBUF.LFBK AND AudioAddr_4_OBUF.LFBK AND AudioAddr_5_OBUF.LFBK));

FTCPE_AudioAddr7: FTCPE port map (AudioAddr(7),AudioAddr_T(7),Clock,'0','0');
AudioAddr_T(7) <= ((NOT msgEnable AND AudioAddr_7_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND count(0).LFBK AND count(1).LFBK AND 
	AudioAddr(0).PIN AND AudioAddr(1).PIN AND AudioAddr(2).PIN AND 
	AudioAddr(3).PIN AND AudioAddr(4).PIN AND AudioAddr(5).PIN AND 
	AudioAddr(6).PIN));

FTCPE_AudioAddr8: FTCPE port map (AudioAddr(8),AudioAddr_T(8),Clock,'0','0');
AudioAddr_T(8) <= ((NOT msgEnable AND AudioAddr_8_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND count(0).LFBK AND count(1).LFBK AND 
	AudioAddr_7_OBUF.LFBK AND AudioAddr(0).PIN AND AudioAddr(1).PIN AND 
	AudioAddr(2).PIN AND AudioAddr(3).PIN AND AudioAddr(4).PIN AND 
	AudioAddr(5).PIN AND AudioAddr(6).PIN));

FTCPE_AudioAddr9: FTCPE port map (AudioAddr(9),AudioAddr_T(9),Clock,'0','0');
AudioAddr_T(9) <= ((NOT msgEnable AND AudioAddr_9_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND count(0).LFBK AND count(1).LFBK AND 
	AudioAddr_7_OBUF.LFBK AND AudioAddr_8_OBUF.LFBK AND AudioAddr(0).PIN AND 
	AudioAddr(1).PIN AND AudioAddr(2).PIN AND AudioAddr(3).PIN AND 
	AudioAddr(4).PIN AND AudioAddr(5).PIN AND AudioAddr(6).PIN));

FTCPE_AudioAddr10: FTCPE port map (AudioAddr(10),AudioAddr_T(10),Clock,'0','0');
AudioAddr_T(10) <= ((NOT msgEnable AND AudioAddr_10_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND count(0).LFBK AND count(1).LFBK AND 
	AudioAddr_7_OBUF.LFBK AND AudioAddr_8_OBUF.LFBK AND AudioAddr_9_OBUF.LFBK AND 
	AudioAddr(0).PIN AND AudioAddr(1).PIN AND AudioAddr(2).PIN AND 
	AudioAddr(3).PIN AND AudioAddr(4).PIN AND AudioAddr(5).PIN AND 
	AudioAddr(6).PIN));

FTCPE_AudioAddr11: FTCPE port map (AudioAddr(11),AudioAddr_T(11),Clock,'0','0');
AudioAddr_T(11) <= ((NOT msgEnable AND AudioAddr_11_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND count(0).LFBK AND count(1).LFBK AND 
	AudioAddr_7_OBUF.LFBK AND AudioAddr_8_OBUF.LFBK AND AudioAddr_9_OBUF.LFBK AND 
	AudioAddr_10_OBUF.LFBK AND AudioAddr(0).PIN AND AudioAddr(1).PIN AND 
	AudioAddr(2).PIN AND AudioAddr(3).PIN AND AudioAddr(4).PIN AND 
	AudioAddr(5).PIN AND AudioAddr(6).PIN));

FTCPE_AudioAddr12: FTCPE port map (AudioAddr(12),AudioAddr_T(12),Clock,'0','0');
AudioAddr_T(12) <= ((NOT msgEnable AND AudioAddr_12_OBUF.LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND count(0).LFBK AND count(1).LFBK AND 
	AudioAddr_7_OBUF.LFBK AND AudioAddr_8_OBUF.LFBK AND AudioAddr_9_OBUF.LFBK AND 
	AudioAddr_10_OBUF.LFBK AND AudioAddr_11_OBUF.LFBK AND AudioAddr(0).PIN AND 
	AudioAddr(1).PIN AND AudioAddr(2).PIN AND AudioAddr(3).PIN AND 
	AudioAddr(4).PIN AND AudioAddr(5).PIN AND AudioAddr(6).PIN));

FTCPE_AudioAddr13: FTCPE port map (AudioAddr(13),AudioAddr_T(13),Clock,'0','0');
AudioAddr_T(13) <= ((NOT msgEnable AND AudioAddr_13_OBUF.LFBK)
	OR (count(0) AND count(1) AND msgEnable AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK AND count(10).LFBK AND 
	count(11).LFBK AND AudioAddr(0).PIN AND AudioAddr(10).PIN AND 
	AudioAddr(11).PIN AND AudioAddr(12).PIN AND AudioAddr(1).PIN AND 
	AudioAddr(2).PIN AND AudioAddr(3).PIN AND AudioAddr(4).PIN AND 
	AudioAddr(5).PIN AND AudioAddr(6).PIN AND AudioAddr(7).PIN AND 
	AudioAddr(8).PIN AND AudioAddr(9).PIN));

FTCPE_AudioAddr14: FTCPE port map (AudioAddr(14),AudioAddr_T(14),Clock,'0','0');
AudioAddr_T(14) <= ((NOT msgEnable AND startAddr(14) AND 
	NOT AudioAddr_14_OBUF.LFBK)
	OR (NOT msgEnable AND NOT startAddr(14) AND 
	AudioAddr_14_OBUF.LFBK)
	OR (count(0) AND count(1) AND msgEnable AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK AND count(10).LFBK AND 
	count(11).LFBK AND AudioAddr_13_OBUF.LFBK AND AudioAddr(0).PIN AND 
	AudioAddr(10).PIN AND AudioAddr(11).PIN AND AudioAddr(12).PIN AND 
	AudioAddr(1).PIN AND AudioAddr(2).PIN AND AudioAddr(3).PIN AND 
	AudioAddr(4).PIN AND AudioAddr(5).PIN AND AudioAddr(6).PIN AND 
	AudioAddr(7).PIN AND AudioAddr(8).PIN AND AudioAddr(9).PIN));

FTCPE_AudioAddr15: FTCPE port map (AudioAddr(15),AudioAddr_T(15),Clock,'0','0');
AudioAddr_T(15) <= ((NOT msgEnable AND endAddr(16) AND NOT AudioAddr_15_OBUF.LFBK)
	OR (NOT msgEnable AND startAddr(14) AND 
	NOT AudioAddr_15_OBUF.LFBK)
	OR (NOT msgEnable AND NOT endAddr(16) AND NOT startAddr(14) AND 
	AudioAddr_15_OBUF.LFBK)
	OR (count(0) AND count(1) AND msgEnable AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK AND count(10).LFBK AND 
	count(11).LFBK AND AudioAddr_13_OBUF.LFBK AND AudioAddr_14_OBUF.LFBK AND 
	AudioAddr(0).PIN AND AudioAddr(10).PIN AND AudioAddr(11).PIN AND 
	AudioAddr(12).PIN AND AudioAddr(1).PIN AND AudioAddr(2).PIN AND 
	AudioAddr(3).PIN AND AudioAddr(4).PIN AND AudioAddr(5).PIN AND 
	AudioAddr(6).PIN AND AudioAddr(7).PIN AND AudioAddr(8).PIN AND 
	AudioAddr(9).PIN));

FTCPE_AudioAddr16: FTCPE port map (AudioAddr(16),AudioAddr_T(16),Clock,'0','0');
AudioAddr_T(16) <= ((NOT msgEnable AND startAddr(14) AND 
	NOT AudioAddr_16_OBUF.LFBK)
	OR (NOT msgEnable AND endAddr(16) AND Fsm/currState_FFd3 AND 
	NOT AudioAddr_16_OBUF.LFBK)
	OR (NOT msgEnable AND NOT endAddr(16) AND NOT startAddr(14) AND 
	AudioAddr_16_OBUF.LFBK)
	OR (NOT msgEnable AND NOT startAddr(14) AND NOT Fsm/currState_FFd3 AND 
	AudioAddr_16_OBUF.LFBK)
	OR (count(0) AND count(1) AND msgEnable AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK AND count(10).LFBK AND 
	count(11).LFBK AND AudioAddr_13_OBUF.LFBK AND AudioAddr_14_OBUF.LFBK AND 
	AudioAddr_15_OBUF.LFBK AND AudioAddr(0).PIN AND AudioAddr(10).PIN AND 
	AudioAddr(11).PIN AND AudioAddr(12).PIN AND AudioAddr(1).PIN AND 
	AudioAddr(2).PIN AND AudioAddr(3).PIN AND AudioAddr(4).PIN AND 
	AudioAddr(5).PIN AND AudioAddr(6).PIN AND AudioAddr(7).PIN AND 
	AudioAddr(8).PIN AND AudioAddr(9).PIN));

FTCPE_AudioAddr17: FTCPE port map (AudioAddr(17),AudioAddr_T(17),Clock,'0','0');
AudioAddr_T(17) <= ((NOT msgEnable AND startAddr(14) AND 
	NOT AudioAddr_17_OBUF.LFBK)
	OR (NOT msgEnable AND NOT startAddr(14) AND 
	AudioAddr_17_OBUF.LFBK)
	OR (count(0) AND count(1) AND msgEnable AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK AND count(10).LFBK AND 
	count(11).LFBK AND AudioAddr_13_OBUF.LFBK AND AudioAddr_14_OBUF.LFBK AND 
	AudioAddr_15_OBUF.LFBK AND AudioAddr_16_OBUF.LFBK AND AudioAddr(0).PIN AND 
	AudioAddr(10).PIN AND AudioAddr(11).PIN AND AudioAddr(12).PIN AND 
	AudioAddr(1).PIN AND AudioAddr(2).PIN AND AudioAddr(3).PIN AND 
	AudioAddr(4).PIN AND AudioAddr(5).PIN AND AudioAddr(6).PIN AND 
	AudioAddr(7).PIN AND AudioAddr(8).PIN AND AudioAddr(9).PIN));

FTCPE_AudioAddr18: FTCPE port map (AudioAddr(18),AudioAddr_T(18),Clock,'0','0');
AudioAddr_T(18) <= ((NOT msgEnable AND endAddr(16) AND NOT AudioAddr_18_OBUF.LFBK)
	OR (NOT msgEnable AND startAddr(14) AND 
	NOT AudioAddr_18_OBUF.LFBK)
	OR (NOT msgEnable AND Fsm/currState_FFd3 AND 
	NOT AudioAddr_18_OBUF.LFBK)
	OR (NOT msgEnable AND NOT endAddr(16) AND NOT startAddr(14) AND 
	NOT Fsm/currState_FFd3 AND AudioAddr_18_OBUF.LFBK)
	OR (count(0) AND count(1) AND msgEnable AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK AND count(10).LFBK AND 
	count(11).LFBK AND AudioAddr_13_OBUF.LFBK AND AudioAddr_14_OBUF.LFBK AND 
	AudioAddr_15_OBUF.LFBK AND AudioAddr_16_OBUF.LFBK AND AudioAddr_17_OBUF.LFBK AND 
	AudioAddr(0).PIN AND AudioAddr(10).PIN AND AudioAddr(11).PIN AND 
	AudioAddr(12).PIN AND AudioAddr(1).PIN AND AudioAddr(2).PIN AND 
	AudioAddr(3).PIN AND AudioAddr(4).PIN AND AudioAddr(5).PIN AND 
	AudioAddr(6).PIN AND AudioAddr(7).PIN AND AudioAddr(8).PIN AND 
	AudioAddr(9).PIN));


Comp/Mcompar_PWMOut_cmp_lt0000_ALB34/Comp/Mcompar_PWMOut_cmp_lt0000_ALB34_D2 <= ((PWMOut_OBUF.EXP)
	OR (EXP2_.EXP)
	OR (NOT count(4) AND pwmData(4).LFBK)
	OR (NOT count(6) AND pwmData(6).LFBK)
	OR (NOT count(7) AND pwmData(7).LFBK)
	OR (NOT count(5) AND pwmData(5).LFBK)
	OR (NOT count(3) AND NOT $OpTx$$OpTx$FX_DC$92_INV$166 AND 
	pwmData(3).LFBK));







FTCPE_Fsm/currState_FFd3: FTCPE port map (Fsm/currState_FFd3,Fsm/currState_FFd3_T,Clock,'0','0');
Fsm/currState_FFd3_T <= ((Switch4 AND NOT endAddr(16).LFBK AND NOT startAddr(14).LFBK AND 
	NOT Fsm/currState_FFd3.LFBK)
	OR (NOT Switch3 AND Switch2 AND NOT endAddr(16).LFBK AND 
	NOT startAddr(14).LFBK AND NOT Fsm/currState_FFd3.LFBK)
	OR (endAddr(16).LFBK AND Fsm/currState_FFd3.LFBK AND 
	NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND NOT AudioAddr(11).PIN AND 
	NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND AudioAddr(14).PIN AND 
	AudioAddr(15).PIN AND AudioAddr(16).PIN AND AudioAddr(17).PIN AND 
	NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND NOT AudioAddr(3).PIN AND 
	NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND NOT AudioAddr(6).PIN AND 
	NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND NOT AudioAddr(9).PIN AND 
	AudioAddr(18).PIN)
	OR (NOT endAddr(16).LFBK AND Fsm/currState_FFd3.LFBK AND 
	NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND NOT AudioAddr(11).PIN AND 
	NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND NOT AudioAddr(14).PIN AND 
	AudioAddr(15).PIN AND NOT AudioAddr(16).PIN AND NOT AudioAddr(17).PIN AND 
	NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND NOT AudioAddr(3).PIN AND 
	NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND NOT AudioAddr(6).PIN AND 
	NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND NOT AudioAddr(9).PIN AND 
	AudioAddr(18).PIN));

FDCPE_PWMOut: FDCPE port map (PWMOut,EXP0_.EXP,Clock,'0','0');

FTCPE_count0: FTCPE port map (count(0),'1',Clock,NOT msgEnable,'0');

FTCPE_count1: FTCPE port map (count(1),count(0).LFBK,Clock,NOT msgEnable,'0');

FTCPE_count2: FTCPE port map (count(2),count_T(2),Clock,NOT msgEnable,'0');
count_T(2) <= (count(0) AND count(1));

FTCPE_count3: FTCPE port map (count(3),count_T(3),Clock,NOT msgEnable,'0');
count_T(3) <= (count(0) AND count(1) AND count(2).LFBK);

FTCPE_count4: FTCPE port map (count(4),count_T(4),Clock,NOT msgEnable,'0');
count_T(4) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK);

FTCPE_count5: FTCPE port map (count(5),count_T(5),Clock,NOT msgEnable,'0');
count_T(5) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK);

FTCPE_count6: FTCPE port map (count(6),count_T(6),Clock,NOT msgEnable,'0');
count_T(6) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK);

FTCPE_count7: FTCPE port map (count(7),count_T(7),Clock,NOT msgEnable,'0');
count_T(7) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK);

FTCPE_count8: FTCPE port map (count(8),count_T(8),Clock,NOT msgEnable,'0');
count_T(8) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK);

FTCPE_count9: FTCPE port map (count(9),count_T(9),Clock,NOT msgEnable,'0');
count_T(9) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK);

FTCPE_count10: FTCPE port map (count(10),count_T(10),Clock,NOT msgEnable,'0');
count_T(10) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK);

FTCPE_count11: FTCPE port map (count(11),count_T(11),Clock,NOT msgEnable,'0');
count_T(11) <= (count(0) AND count(1) AND count(2).LFBK AND 
	count(3).LFBK AND count(4).LFBK AND count(5).LFBK AND count(6).LFBK AND 
	count(7).LFBK AND count(8).LFBK AND count(9).LFBK AND count(10).LFBK);

FTCPE_endAddr16: FTCPE port map (endAddr(16),endAddr_T(16),Clock,'0','0');
endAddr_T(16) <= ((NOT Switch4 AND Switch3 AND NOT endAddr(16).LFBK AND 
	NOT startAddr(14).LFBK AND NOT Fsm/currState_FFd3.LFBK)
	OR (NOT Switch4 AND Switch2 AND NOT endAddr(16).LFBK AND 
	NOT startAddr(14).LFBK AND NOT Fsm/currState_FFd3.LFBK)
	OR (endAddr(16).LFBK AND Fsm/currState_FFd3.LFBK AND 
	NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND NOT AudioAddr(11).PIN AND 
	NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND AudioAddr(14).PIN AND 
	AudioAddr(15).PIN AND AudioAddr(16).PIN AND AudioAddr(17).PIN AND 
	NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND NOT AudioAddr(3).PIN AND 
	NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND NOT AudioAddr(6).PIN AND 
	NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND NOT AudioAddr(9).PIN AND 
	AudioAddr(18).PIN)
	OR (endAddr(16).LFBK AND NOT Fsm/currState_FFd3.LFBK AND 
	NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND NOT AudioAddr(11).PIN AND 
	NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND NOT AudioAddr(14).PIN AND 
	AudioAddr(15).PIN AND AudioAddr(16).PIN AND NOT AudioAddr(17).PIN AND 
	NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND NOT AudioAddr(3).PIN AND 
	NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND NOT AudioAddr(6).PIN AND 
	NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND NOT AudioAddr(9).PIN AND 
	AudioAddr(18).PIN));

FDCPE_msgEnable: FDCPE port map (msgEnable,msgEnable_D,Clock,'0','0');
msgEnable_D <= (NOT endAddr(16).LFBK AND NOT startAddr(14).LFBK AND 
	NOT Fsm/currState_FFd3.LFBK);

FTCPE_pwmData0: FTCPE port map (pwmData(0),pwmData_T(0),Clock,'0','0');
pwmData_T(0) <= ((NOT msgEnable AND pwmData(0).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND NOT AudioData(0) AND count(0).LFBK AND count(1).LFBK AND 
	pwmData(0).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND AudioData(0) AND count(0).LFBK AND 
	count(1).LFBK AND NOT pwmData(0).LFBK));

FTCPE_pwmData1: FTCPE port map (pwmData(1),pwmData_T(1),Clock,'0','0');
pwmData_T(1) <= ((NOT msgEnable AND pwmData(1).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND NOT AudioData(1) AND count(0).LFBK AND count(1).LFBK AND 
	pwmData(1).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(2) AND 
	count(3) AND count(5) AND count(10) AND count(8) AND count(9) AND 
	count(11) AND msgEnable AND AudioData(1) AND count(0).LFBK AND 
	count(1).LFBK AND NOT pwmData(1).LFBK));

FTCPE_pwmData2: FTCPE port map (pwmData(2),pwmData_T(2),Clock,'0','0');
pwmData_T(2) <= ((NOT msgEnable AND pwmData(2).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND NOT AudioData(2) AND 
	pwmData(2).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND AudioData(2) AND 
	NOT pwmData(2).LFBK));

FTCPE_pwmData3: FTCPE port map (pwmData(3),pwmData_T(3),Clock,'0','0');
pwmData_T(3) <= ((NOT msgEnable AND pwmData(3).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND NOT AudioData(3) AND 
	pwmData(3).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND AudioData(3) AND 
	NOT pwmData(3).LFBK));

FTCPE_pwmData4: FTCPE port map (pwmData(4),pwmData_T(4),Clock,'0','0');
pwmData_T(4) <= ((NOT msgEnable AND pwmData(4).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND NOT AudioData(4) AND 
	pwmData(4).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND AudioData(4) AND 
	NOT pwmData(4).LFBK));

FTCPE_pwmData5: FTCPE port map (pwmData(5),pwmData_T(5),Clock,'0','0');
pwmData_T(5) <= ((NOT msgEnable AND pwmData(5).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND NOT AudioData(5) AND 
	pwmData(5).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND AudioData(5) AND 
	NOT pwmData(5).LFBK));

FTCPE_pwmData6: FTCPE port map (pwmData(6),pwmData_T(6),Clock,'0','0');
pwmData_T(6) <= ((NOT msgEnable AND pwmData(6).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND NOT AudioData(6) AND 
	pwmData(6).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND AudioData(6) AND 
	NOT pwmData(6).LFBK));

FTCPE_pwmData7: FTCPE port map (pwmData(7),pwmData_T(7),Clock,'0','0');
pwmData_T(7) <= ((NOT msgEnable AND pwmData(7).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND NOT AudioData(7) AND 
	pwmData(7).LFBK)
	OR (count(4) AND count(6) AND count(7) AND count(0) AND 
	count(1) AND count(2) AND count(3) AND count(5) AND count(10) AND 
	count(8) AND count(9) AND count(11) AND msgEnable AND AudioData(7) AND 
	NOT pwmData(7).LFBK));

FTCPE_startAddr14: FTCPE port map (startAddr(14),startAddr_T(14),Clock,'0','0');
startAddr_T(14) <= ((Switch1 AND NOT Switch4 AND NOT Switch3 AND NOT Switch2 AND 
	NOT endAddr(16).LFBK AND NOT startAddr(14).LFBK AND NOT Fsm/currState_FFd3.LFBK)
	OR (endAddr(16).LFBK AND startAddr(14).LFBK AND 
	Fsm/currState_FFd3.LFBK AND NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND 
	NOT AudioAddr(11).PIN AND NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND 
	AudioAddr(14).PIN AND AudioAddr(15).PIN AND AudioAddr(16).PIN AND 
	AudioAddr(17).PIN AND NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND 
	NOT AudioAddr(3).PIN AND NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND 
	NOT AudioAddr(6).PIN AND NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND 
	NOT AudioAddr(9).PIN AND AudioAddr(18).PIN)
	OR (endAddr(16).LFBK AND startAddr(14).LFBK AND 
	NOT Fsm/currState_FFd3.LFBK AND NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND 
	NOT AudioAddr(11).PIN AND NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND 
	NOT AudioAddr(14).PIN AND AudioAddr(15).PIN AND AudioAddr(16).PIN AND 
	NOT AudioAddr(17).PIN AND NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND 
	NOT AudioAddr(3).PIN AND NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND 
	NOT AudioAddr(6).PIN AND NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND 
	NOT AudioAddr(9).PIN AND AudioAddr(18).PIN)
	OR (NOT endAddr(16).LFBK AND startAddr(14).LFBK AND 
	Fsm/currState_FFd3.LFBK AND NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND 
	NOT AudioAddr(11).PIN AND NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND 
	NOT AudioAddr(14).PIN AND AudioAddr(15).PIN AND NOT AudioAddr(16).PIN AND 
	NOT AudioAddr(17).PIN AND NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND 
	NOT AudioAddr(3).PIN AND NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND 
	NOT AudioAddr(6).PIN AND NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND 
	NOT AudioAddr(9).PIN AND AudioAddr(18).PIN)
	OR (NOT endAddr(16).LFBK AND startAddr(14).LFBK AND 
	NOT Fsm/currState_FFd3.LFBK AND NOT AudioAddr(0).PIN AND NOT AudioAddr(10).PIN AND 
	NOT AudioAddr(11).PIN AND NOT AudioAddr(12).PIN AND NOT AudioAddr(13).PIN AND 
	NOT AudioAddr(14).PIN AND NOT AudioAddr(15).PIN AND NOT AudioAddr(16).PIN AND 
	NOT AudioAddr(17).PIN AND NOT AudioAddr(1).PIN AND NOT AudioAddr(2).PIN AND 
	NOT AudioAddr(3).PIN AND NOT AudioAddr(4).PIN AND NOT AudioAddr(5).PIN AND 
	NOT AudioAddr(6).PIN AND NOT AudioAddr(7).PIN AND NOT AudioAddr(8).PIN AND 
	NOT AudioAddr(9).PIN AND NOT AudioAddr(18).PIN));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-7-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11         XC9572-7-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 AudioAddr<13>                    23 GND                           
  2 AudioAddr<14>                    24 PWMOut                        
  3 AudioAddr<15>                    25 AudioAddr<0>                  
  4 AudioAddr<16>                    26 AudioAddr<1>                  
  5 Switch1                          27 AudioAddr<2>                  
  6 TIE                              28 AudioAddr<3>                  
  7 Clock                            29 AudioAddr<4>                  
  8 AudioAddr<17>                    30 TDO                           
  9 AudioAddr<18>                    31 GND                           
 10 GND                              32 VCC                           
 11 AudioData<7>                     33 AudioAddr<5>                  
 12 AudioData<6>                     34 AudioAddr<6>                  
 13 AudioData<5>                     35 AudioAddr<7>                  
 14 AudioData<4>                     36 AudioAddr<8>                  
 15 TDI                              37 AudioAddr<9>                  
 16 TMS                              38 AudioAddr<10>                 
 17 TCK                              39 Switch2                       
 18 AudioData<3>                     40 Switch3                       
 19 AudioData<2>                     41 VCC                           
 20 AudioData<1>                     42 Switch4                       
 21 VCC                              43 AudioAddr<11>                 
 22 AudioData<0>                     44 AudioAddr<12>                 


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-7-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
