{
    "TRA": 57,
    "CP": 16,
    "ACC": 28.07017543859649,
    "TRR": 18,
    "TRRC": 14,
    "TRRW": 4,
    "ACCRR": 77.77777777777779,
    "MISSREGS": [],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x400e0c00",
            "0x400e0e18",
            "PIO Controller Output Status Register (PIOA)",
            "SR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x400e1000",
            "0x400e1018",
            "PIO Controller Output Status Register",
            "SR",
            "DR",
            1,
            0,
            "NO",
            "checks if pin is configured as input or output"
        ],
        [
            "0x400e1000",
            "0x400e103c",
            "PIO Controller Pin Data Status Register",
            "SR",
            "DR",
            1,
            0,
            "NO",
            "this is not a SR of peripheral. It is the actual DR which get state 1/0 of each PIN. However DUE use it as status"
        ],
        [
            "0x400e1400",
            "0x400e1418",
            "PIO Controller Output Status Register (PIOD)",
            "SR",
            "DR",
            1,
            0,
            "NO",
            ""
        ]
    ],
    "NUMPER": 7,
    "NUMSRSITES": 10,
    "SRSITES": [
        "0x8053a",
        "0x805e4",
        "0x805ba",
        "0x805d8",
        "0x804fc",
        "0x805cc",
        "0x80508",
        "0x805f0",
        "0x805b0",
        "0x80524"
    ],
    "INTERRUPTS": [
        15
    ],
    "NUMINTERRUPTS": 1
}