

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'
================================================================
* Date:           Thu Dec 29 14:54:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.479 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      176|  40.000 ns|  1.760 us|    4|  176|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_503_2  |        2|      173|         3|          3|          1|  0 ~ 57|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      127|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      110|    -|
|Register             |        -|     -|      113|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      113|      237|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln503_fu_159_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln507_fu_176_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln508_fu_187_p2   |         +|   0|  0|  15|           8|           2|
    |ctr_10_fu_220_p2      |         +|   0|  0|  39|          32|           1|
    |icmp_ln503_fu_165_p2  |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln510_fu_210_p2  |      icmp|   0|  0|  16|          23|          14|
    |icmp_ln514_fu_240_p2  |      icmp|   0|  0|  16|          24|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 127|         111|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_phi_mux_UnifiedRetVal_phi_fu_131_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_ctr_11                 |   9|          2|   32|         64|
    |buf_r_address0                          |  14|          3|    8|         24|
    |ctr_1_fu_64                             |   9|          2|   32|         64|
    |grp_load_fu_139_p1                      |  14|          3|   32|         96|
    |i_17_fu_60                              |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 110|         23|  115|        275|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_127  |   1|   0|    1|          0|
    |add_ln503_reg_276      |   8|   0|    8|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_return_preg         |   1|   0|    1|          0|
    |buf_load_1_reg_300     |   8|   0|    8|          0|
    |buf_load_reg_295       |   8|   0|    8|          0|
    |ctr_1_fu_64            |  32|   0|   32|          0|
    |ctr_9_reg_269          |  32|   0|   32|          0|
    |i_17_fu_60             |   8|   0|    8|          0|
    |i_reg_264              |   8|   0|    8|          0|
    |icmp_ln503_reg_281     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 113|   0|  113|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_return         |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ctr               |   in|    8|     ap_none|                                   ctr|        scalar|
|buf_r_address0    |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0         |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_q0          |   in|    8|   ap_memory|                                 buf_r|         array|
|buf_r_address1    |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce1         |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_q1          |   in|    8|   ap_memory|                                 buf_r|         array|
|tmp1_address0     |  out|    8|   ap_memory|                                  tmp1|         array|
|tmp1_ce0          |  out|    1|   ap_memory|                                  tmp1|         array|
|tmp1_we0          |  out|    1|   ap_memory|                                  tmp1|         array|
|tmp1_d0           |  out|   23|   ap_memory|                                  tmp1|         array|
|ctr_1_out         |  out|   32|      ap_vld|                             ctr_1_out|       pointer|
|ctr_1_out_ap_vld  |  out|    1|      ap_vld|                             ctr_1_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------+--------------+

