# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923" \
"../../../../Testing_Platform.ip_user_files/bd/CLOCK_TEST/ip/CLOCK_TEST_clk_wiz_0_0/CLOCK_TEST_clk_wiz_0_0_clk_wiz.v" \
"../../../../Testing_Platform.ip_user_files/bd/CLOCK_TEST/ip/CLOCK_TEST_clk_wiz_0_0/CLOCK_TEST_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
