Array size: 7 x 14 logic blocks.

Routing:

Net 0 (net3_1)

SOURCE (5,2)  Class: 20  
  OPIN (5,2)  Pin: 20  
 CHANX (5,2)  Track: 14  
 CHANY (4,2)  Track: 14  
 CHANX (5,1)  Track: 14  
  IPIN (5,2)  Pin: 10  
  SINK (5,2)  Class: 10  
 CHANX (5,2)  Track: 14  
 CHANX (6,2)  Track: 14  
 CHANX (7,2)  Track: 14  
 CHANY (7,3)  Track: 14  
 CHANY (7,4)  Track: 14  
  IPIN (8,4)  Pad: 15  
  SINK (8,4)  Pad: 15  


Net 1 (net4_1)

SOURCE (8,3)  Pad: 16  
  OPIN (8,3)  Pad: 16  
 CHANY (7,3)  Track: 5  
 CHANX (7,2)  Track: 5  
 CHANX (6,2)  Track: 5  
 CHANY (5,2)  Track: 5  
 CHANX (5,1)  Track: 5  
  IPIN (5,2)  Pin: 11  
  SINK (5,2)  Class: 11  


Net 2 (net1_1)

SOURCE (5,1)  Class: 20  
  OPIN (5,1)  Pin: 20  
 CHANX (5,1)  Track: 0  
 CHANY (5,1)  Track: 0  
 CHANX (5,0)  Track: 0  
  IPIN (5,1)  Pin: 10  
  SINK (5,1)  Class: 10  
 CHANY (5,1)  Track: 0  
 CHANX (6,1)  Track: 0  
 CHANX (7,1)  Track: 0  
 CHANY (7,2)  Track: 0  
  IPIN (8,2)  Pad: 15  
  SINK (8,2)  Pad: 15  


Net 3 (net2_1)

SOURCE (8,1)  Pad: 16  
  OPIN (8,1)  Pad: 16  
 CHANY (7,1)  Track: 16  
 CHANX (7,0)  Track: 16  
 CHANX (6,0)  Track: 16  
 CHANX (5,0)  Track: 16  
  IPIN (5,1)  Pin: 11  
  SINK (5,1)  Class: 11  
