module sim_clk_gen(clk100buf, clk25);
  output clk100buf, clk25;
  
  initial begin
    clk100buf = 1'b0;
    clk25 = 1'b0;
    forever begin
      #5 clk100buf = ~clk100buf;
      #20 clk25 = ~clk25;
    end
  end
endmodule
