// Seed: 2939231370
module module_0 (
    input  wor   id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  wand  id_5
);
  always id_1 <= 1 + id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0
    , id_8,
    input tri1 id_1,
    input supply1 id_2,
    output wor id_3,
    input tri id_4,
    output logic id_5,
    input tri id_6
);
  tri1 id_9;
  wire id_10;
  always begin : LABEL_0
    if ((1)) id_5 <= 1;
  end
  wire id_11;
  assign id_8 = id_9;
  wire  id_12 = id_10;
  uwire id_13;
  assign id_3 = ~id_13;
  assign id_8 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_6,
      id_4,
      id_6
  );
endmodule
