

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Wed Oct 28 21:42:40 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.249|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4500|  4500|  4500|  4500|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2576|  2576|        27|         10|          1|   256|    yes   |
        |- Loop 2  |  1920|  1920|         5|          4|          1|   480|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    339|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|      4|    446|    820|    -|
|Memory           |        2|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    523|    -|
|Register         |        0|      -|   1092|     64|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      4|   1538|   1746|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      5|      4|      9|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Reorder_fft_AXILiteS_s_axi_U  |Reorder_fft_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |Reorder_fft_fadd_dEe_U1       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U2       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        0|      4|  446|  820|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_reorder_I_U  |Reorder_fft_lut_rbkb  |        1|  0|   0|    0|   480|   10|     1|         4800|
    |lut_reorder_J_U  |Reorder_fft_lut_rcud  |        1|  0|   0|    0|   480|   10|     1|         4800|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   20|     2|         9600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |c_fu_402_p2           |     +    |      0|  0|  13|           3|          11|
    |i_fu_456_p2           |     +    |      0|  0|  15|           9|           1|
    |icmp_ln94_fu_450_p2   |   icmp   |      0|  0|  13|           9|           7|
    |ind1_fu_289_p2        |    or    |      0|  0|  10|          10|           1|
    |ind2_fu_307_p2        |    or    |      0|  0|  10|          10|           2|
    |ind3_fu_312_p2        |    or    |      0|  0|  10|          10|           2|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln77_fu_332_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln78_fu_347_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln79_1_fu_391_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln79_fu_411_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln83_fu_362_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln84_fu_376_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln85_1_fu_439_p2  |    xor   |      0|  0|  33|          32|          33|
    |xor_ln85_fu_425_p2    |    xor   |      0|  0|  33|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 339|         309|         292|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |Imag_Addr_A_orig              |  62|         15|   32|        480|
    |Imag_Din_A                    |  33|          6|   32|        192|
    |Imag_WEN_A                    |   9|          2|    4|          8|
    |Real_r_Addr_A_orig            |  56|         13|   32|        416|
    |Real_r_Din_A                  |  38|          7|   32|        224|
    |Real_r_WEN_A                  |   9|          2|    4|          8|
    |ap_NS_fsm                     |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_206_p4  |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_218_p4  |   9|          2|    9|         18|
    |c_0_reg_202                   |   9|          2|   11|         22|
    |grp_fu_225_p0                 |  44|          9|   32|        288|
    |grp_fu_225_p1                 |  44|          9|   32|        288|
    |grp_fu_229_p0                 |  44|          9|   32|        288|
    |grp_fu_229_p1                 |  41|          8|   32|        256|
    |i_0_reg_214                   |   9|          2|    9|         18|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 523|        110|  307|       2550|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |IM_vec_128_a_reg_540               |  32|   0|   32|          0|
    |Imag_addr_1_reg_519                |   8|   0|   10|          2|
    |Imag_addr_2_reg_504                |  10|   0|   10|          0|
    |Imag_addr_2_reg_504_pp0_iter1_reg  |  10|   0|   10|          0|
    |Imag_addr_3_reg_524                |   9|   0|   10|          1|
    |Imag_addr_3_reg_524_pp0_iter1_reg  |   9|   0|   10|          1|
    |Imag_addr_4_reg_684                |  10|   0|   10|          0|
    |Imag_addr_5_reg_694                |  10|   0|   10|          0|
    |Imag_addr_reg_499                  |   9|   0|   10|          1|
    |Imag_addr_reg_499_pp0_iter1_reg    |   9|   0|   10|          1|
    |Imag_load_4_reg_561                |  32|   0|   32|          0|
    |Imag_load_5_reg_571                |  32|   0|   32|          0|
    |RE_vec_128_b_reg_529               |  32|   0|   32|          0|
    |Real_addr_1_reg_509                |   9|   0|   10|          1|
    |Real_addr_1_reg_509_pp0_iter1_reg  |   9|   0|   10|          1|
    |Real_addr_2_reg_494                |   9|   0|   10|          1|
    |Real_addr_2_reg_494_pp0_iter1_reg  |   9|   0|   10|          1|
    |Real_addr_3_reg_514                |   8|   0|   10|          2|
    |Real_addr_3_reg_514_pp0_iter1_reg  |   8|   0|   10|          2|
    |Real_addr_4_reg_679                |  10|   0|   10|          0|
    |Real_addr_5_reg_689                |  10|   0|   10|          0|
    |Real_addr_reg_489                  |  10|   0|   10|          0|
    |Real_addr_reg_489_pp0_iter1_reg    |  10|   0|   10|          0|
    |Real_load_1_reg_551                |  32|   0|   32|          0|
    |Real_load_2_reg_566                |  32|   0|   32|          0|
    |Real_load_3_reg_576                |  32|   0|   32|          0|
    |Real_load_reg_535                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |c_0_reg_202                        |  11|   0|   11|          0|
    |c_reg_608                          |  11|   0|   11|          0|
    |i_0_reg_214                        |   9|   0|    9|          0|
    |i_reg_659                          |   9|   0|    9|          0|
    |icmp_ln94_reg_655                  |   1|   0|    1|          0|
    |indexJ_reg_674                     |  10|   0|   10|          0|
    |reg_233                            |  32|   0|   32|          0|
    |reg_240                            |  32|   0|   32|          0|
    |reg_246                            |  32|   0|   32|          0|
    |reg_251                            |  32|   0|   32|          0|
    |reg_259                            |  32|   0|   32|          0|
    |reg_265                            |  32|   0|   32|          0|
    |reg_272                            |  32|   0|   32|          0|
    |tmp_1_1_reg_586                    |  32|   0|   32|          0|
    |tmp_3_reg_597                      |  32|   0|   32|          0|
    |tmp_5_2_reg_645                    |  32|   0|   32|          0|
    |tmp_5_3_reg_640                    |  32|   0|   32|          0|
    |tmp_6_reg_479                      |   1|   0|    1|          0|
    |tmp_7_1_reg_613                    |  32|   0|   32|          0|
    |tmp_9_1_reg_629                    |  32|   0|   32|          0|
    |tmp_9_reg_623                      |  32|   0|   32|          0|
    |trunc_ln44_reg_483                 |  10|   0|   10|          0|
    |Imag_addr_1_reg_519                |  64|  32|   10|          2|
    |tmp_6_reg_479                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1092|  64|  989|         16|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|Real_r_Addr_A           | out |   32|    bram    |    Real_r    |     array    |
|Real_r_EN_A             | out |    1|    bram    |    Real_r    |     array    |
|Real_r_WEN_A            | out |    4|    bram    |    Real_r    |     array    |
|Real_r_Din_A            | out |   32|    bram    |    Real_r    |     array    |
|Real_r_Dout_A           |  in |   32|    bram    |    Real_r    |     array    |
|Real_r_Clk_A            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Rst_A            | out |    1|    bram    |    Real_r    |     array    |
|Imag_Addr_A             | out |   32|    bram    |     Imag     |     array    |
|Imag_EN_A               | out |    1|    bram    |     Imag     |     array    |
|Imag_WEN_A              | out |    4|    bram    |     Imag     |     array    |
|Imag_Din_A              | out |   32|    bram    |     Imag     |     array    |
|Imag_Dout_A             |  in |   32|    bram    |     Imag     |     array    |
|Imag_Clk_A              | out |    1|    bram    |     Imag     |     array    |
|Imag_Rst_A              | out |    1|    bram    |     Imag     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 27
  * Pipeline-1: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 2
  Pipeline-0 : II = 10, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-1 : II = 4, D = 5, States = { 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 30 
30 --> 35 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 30 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:11]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:12]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:15]   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:16]   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ 0, %meminst35.preheader ], [ %c, %hls_label_0 ]"   --->   Operation 45 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 46 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader.preheader, label %hls_label_0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i11 %c_0 to i10" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 49 'trunc' 'trunc_ln44' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ind1 = or i10 %trunc_ln44, 1" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 50 'or' 'ind1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %c_0 to i64" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 51 'zext' 'zext_ln52' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 52 'getelementptr' 'Real_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 53 'load' 'RE_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %ind1 to i64" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 54 'zext' 'zext_ln54' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 55 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln54" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 56 'getelementptr' 'Imag_addr' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 57 'load' 'Imag_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln52" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 58 'getelementptr' 'Imag_addr_2' <Predicate = (!tmp_6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ind2 = or i10 %trunc_ln44, 2" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 59 'or' 'ind2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ind3 = or i10 %trunc_ln44, 3" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 60 'or' 'ind3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 61 'load' 'RE_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %ind2 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 62 'zext' 'zext_ln53' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 63 'getelementptr' 'Real_addr_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 64 'load' 'RE_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:55]   --->   Operation 65 'load' 'Imag_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i10 %ind3 to i64" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 66 'zext' 'zext_ln56' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln56" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 67 'getelementptr' 'Real_addr_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln56" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 68 'getelementptr' 'Imag_addr_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 69 'load' 'Imag_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 70 'getelementptr' 'Imag_addr_3' <Predicate = (!tmp_6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 71 'load' 'RE_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 72 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 72 'load' 'Real_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 73 'load' 'Imag_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 74 'load' 'IM_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 8.24>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 75 'load' 'Real_load' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 76 'load' 'Real_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 77 'load' 'IM_vec_128_a' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 78 'load' 'IM_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 79 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 79 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast float %RE_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 80 'bitcast' 'bitcast_ln77' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.99ns)   --->   "%xor_ln77 = xor i32 %bitcast_ln77, -2147483648" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 81 'xor' 'xor_ln77' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %xor_ln77 to float" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 82 'bitcast' 'bitcast_ln77_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 83 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 83 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.24>
ST_6 : Operation 84 [1/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 84 'load' 'Real_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 85 'load' 'IM_vec_128_b' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%Imag_load_4 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 86 'load' 'Imag_load_4' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%Real_load_2 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 87 'load' 'Real_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 88 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 88 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 89 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast float %Imag_load_1 to i32" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 90 'bitcast' 'bitcast_ln78' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.99ns)   --->   "%xor_ln78 = xor i32 %bitcast_ln78, -2147483648" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 91 'xor' 'xor_ln78' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln78_1 = bitcast i32 %xor_ln78 to float" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 92 'bitcast' 'bitcast_ln78_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 93 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 93 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%Imag_load_4 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 94 'load' 'Imag_load_4' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%Real_load_2 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:64]   --->   Operation 95 'load' 'Real_load_2' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 96 [2/2] (3.25ns)   --->   "%Imag_load_5 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 96 'load' 'Imag_load_5' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%Real_load_3 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 97 'load' 'Real_load_3' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 98 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 98 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 99 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 100 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 101 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 102 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.24>
ST_8 : Operation 103 [1/2] (3.25ns)   --->   "%Imag_load_5 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 103 'load' 'Imag_load_5' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 104 [1/2] (3.25ns)   --->   "%Real_load_3 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 104 'load' 'Real_load_3' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 105 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 105 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 106 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 107 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 108 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 109 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast float %IM_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 110 'bitcast' 'bitcast_ln83' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln83 = xor i32 %bitcast_ln83, -2147483648" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 111 'xor' 'xor_ln83' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %xor_ln83 to float" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 112 'bitcast' 'bitcast_ln83_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_8 : Operation 113 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 113 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.24>
ST_9 : Operation 114 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 114 'fadd' 'tmp_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 115 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 116 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 117 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln77_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 118 'fadd' 'tmp_1_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 119 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 120 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast float %Real_load_3 to i32" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 121 'bitcast' 'bitcast_ln84' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.99ns)   --->   "%xor_ln84 = xor i32 %bitcast_ln84, -2147483648" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 122 'xor' 'xor_ln84' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln84_1 = bitcast i32 %xor_ln84 to float" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 123 'bitcast' 'bitcast_ln84_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_9 : Operation 124 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 124 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 125 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 125 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 126 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 127 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln78_1, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 128 'fadd' 'tmp_3_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 129 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 130 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.24>
ST_11 : Operation 131 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_load_1, %Real_load" [FFT_test_3/Reorder_FFT.cpp:78]   --->   Operation 131 'fadd' 'tmp_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 132 'fadd' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 133 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 134 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 135 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 136 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln79_2 = bitcast float %tmp_3_1 to i32" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 137 'bitcast' 'bitcast_ln79_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.99ns)   --->   "%xor_ln79_1 = xor i32 %bitcast_ln79_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 138 'xor' 'xor_ln79_1' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln79_3 = bitcast i32 %xor_ln79_1 to float" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 139 'bitcast' 'bitcast_ln79_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 140 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 140 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (1.63ns)   --->   "%c = add i11 4, %c_0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 141 'add' 'c' <Predicate = (!tmp_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.24>
ST_12 : Operation 142 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 142 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 143 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 144 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln83_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 145 'fadd' 'tmp_7_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 146 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast float %tmp_3 to i32" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 147 'bitcast' 'bitcast_ln79' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.99ns)   --->   "%xor_ln79 = xor i32 %bitcast_ln79, -2147483648" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 148 'xor' 'xor_ln79' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast i32 %xor_ln79 to float" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 149 'bitcast' 'bitcast_ln79_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 150 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 150 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 151 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 152 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_load_5, %Imag_load_4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 153 'fadd' 'tmp_9' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 154 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln84_1, %Real_load_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 155 'fadd' 'tmp_9_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 156 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 157 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.24>
ST_14 : Operation 158 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 158 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 159 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 160 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast float %tmp_9_1 to i32" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 161 'bitcast' 'bitcast_ln85' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.99ns)   --->   "%xor_ln85 = xor i32 %bitcast_ln85, -2147483648" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 162 'xor' 'xor_ln85' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln85_1 = bitcast i32 %xor_ln85 to float" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 163 'bitcast' 'bitcast_ln85_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_14 : Operation 164 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 164 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 165 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 166 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 167 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 167 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 168 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 169 'fadd' 'tmp_5_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 170 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 171 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln79_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 172 'fadd' 'tmp_5_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.24>
ST_16 : Operation 173 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 173 'fadd' 'tmp_5' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 174 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 175 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln79_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:79]   --->   Operation 176 'fadd' 'tmp_5_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln85_2 = bitcast float %tmp_9 to i32" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 177 'bitcast' 'bitcast_ln85_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.99ns)   --->   "%xor_ln85_1 = xor i32 %bitcast_ln85_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 178 'xor' 'xor_ln85_1' <Predicate = (!tmp_6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln85_3 = bitcast i32 %xor_ln85_1 to float" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 179 'bitcast' 'bitcast_ln85_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_16 : Operation 180 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 180 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 181 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 181 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 182 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 183 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 184 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 184 'fadd' 'tmp_4' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 185 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 186 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln85_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 186 'fadd' 'tmp_10_1' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 187 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 188 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 189 [1/1] (3.25ns)   --->   "store volatile float %tmp_4, float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 189 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 190 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 190 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 191 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 191 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 192 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 193 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 193 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 194 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln85_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 194 'fadd' 'tmp_10_2' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 195 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 196 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 196 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 197 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 197 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 198 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 198 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 199 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 200 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 200 'fadd' 'tmp_10_3' <Predicate = (!tmp_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 201 'specregionbegin' 'tmp' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 202 'specpipeline' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:88]   --->   Operation 203 'store' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 204 'specregionend' 'empty_5' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 205 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 1.76>
ST_29 : Operation 206 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 206 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 3> <Delay = 3.25>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 207 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (1.66ns)   --->   "%icmp_ln94 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 208 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 209 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 210 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %1, label %hls_label_2" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 212 'zext' 'zext_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln98" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 213 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 214 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 214 'load' 'indexI' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln98" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 215 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_30 : Operation 216 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 216 'load' 'indexJ' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>

State 31 <SV = 4> <Delay = 6.50>
ST_31 : Operation 217 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 217 'load' 'indexI' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_31 : Operation 218 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 218 'load' 'indexJ' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_31 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 219 'zext' 'zext_ln101' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 220 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 220 'getelementptr' 'Real_addr_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 221 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 221 'load' 'tempr' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 222 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 222 'getelementptr' 'Imag_addr_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_31 : Operation 223 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 223 'load' 'tempi' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 5> <Delay = 3.25>
ST_32 : Operation 224 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 224 'load' 'tempr' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 225 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 225 'load' 'tempi' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 226 'zext' 'zext_ln103' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln103" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 227 'getelementptr' 'Real_addr_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_32 : Operation 228 [2/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 228 'load' 'Real_load_5' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln103" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 229 'getelementptr' 'Imag_addr_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_32 : Operation 230 [2/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 230 'load' 'Imag_load_7' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 6> <Delay = 6.50>
ST_33 : Operation 231 [1/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 231 'load' 'Real_load_5' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 232 [1/1] (3.25ns)   --->   "store volatile float %Real_load_5, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 232 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 233 [1/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 233 'load' 'Imag_load_7' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 234 [1/1] (3.25ns)   --->   "store volatile float %Imag_load_7, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 234 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 7> <Delay = 3.25>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [FFT_test_3/Reorder_FFT.cpp:95]   --->   Operation 235 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 236 'specpipeline' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 237 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 238 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:106]   --->   Operation 238 'store' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:107]   --->   Operation 239 'specregionend' 'empty_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 240 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 35 <SV = 4> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:109]   --->   Operation 241 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Real_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ Imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ lut_reorder_I]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 000000000000000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 000000000000000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 000000000000000000000000000000000000]
specmemcore_ln15   (specmemcore      ) [ 000000000000000000000000000000000000]
specmemcore_ln16   (specmemcore      ) [ 000000000000000000000000000000000000]
br_ln44            (br               ) [ 011111111111111111111111111110000000]
c_0                (phi              ) [ 001111111111000000000000000000000000]
tmp_6              (bitselect        ) [ 001111111111111111111111111110000000]
empty              (speclooptripcount) [ 000000000000000000000000000000000000]
br_ln44            (br               ) [ 000000000000000000000000000000000000]
trunc_ln44         (trunc            ) [ 000100000000000000000000000000000000]
ind1               (or               ) [ 000000000000000000000000000000000000]
zext_ln52          (zext             ) [ 000000000000000000000000000000000000]
Real_addr          (getelementptr    ) [ 001111111111111111100000000000000000]
zext_ln54          (zext             ) [ 000000000000000000000000000000000000]
Real_addr_2        (getelementptr    ) [ 001111111111111111110000000000000000]
Imag_addr          (getelementptr    ) [ 001111111111111111111000000000000000]
Imag_addr_2        (getelementptr    ) [ 001111111111111111110000000000000000]
ind2               (or               ) [ 000000000000000000000000000000000000]
ind3               (or               ) [ 000000000000000000000000000000000000]
RE_vec_128_a       (load             ) [ 000011111100000000000000000000000000]
zext_ln53          (zext             ) [ 000000000000000000000000000000000000]
Real_addr_1        (getelementptr    ) [ 001111111111111111111000000000000000]
Imag_load          (load             ) [ 000011111110000000000000000000000000]
zext_ln56          (zext             ) [ 000000000000000000000000000000000000]
Real_addr_3        (getelementptr    ) [ 001111111111111111111100000000000000]
Imag_addr_1        (getelementptr    ) [ 001111111111111111111111111110000000]
Imag_addr_3        (getelementptr    ) [ 001111111111111111111100000000000000]
RE_vec_128_b       (load             ) [ 000001111100000000000000000000000000]
Imag_load_1        (load             ) [ 000001100000000000000000000000000000]
Real_load          (load             ) [ 000000111111000000000000000000000000]
IM_vec_128_a       (load             ) [ 001000111111100000000000000000000000]
bitcast_ln77       (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln77           (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln77_1     (bitcast          ) [ 000000111100000000000000000000000000]
Real_load_1        (load             ) [ 000000011111000000000000000000000000]
IM_vec_128_b       (load             ) [ 000000011111000000000000000000000000]
bitcast_ln78       (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln78           (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln78_1     (bitcast          ) [ 000000011110000000000000000000000000]
Imag_load_4        (load             ) [ 001100001111110000000000000000000000]
Real_load_2        (load             ) [ 001100001111110000000000000000000000]
Imag_load_5        (load             ) [ 001100000111110000000000000000000000]
Real_load_3        (load             ) [ 000000000100000000000000000000000000]
bitcast_ln83       (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln83           (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln83_1     (bitcast          ) [ 001000000111100000000000000000000000]
tmp_1              (fadd             ) [ 001111100011111110000000000000000000]
tmp_1_1            (fadd             ) [ 001111000011111100000000000000000000]
bitcast_ln84       (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln84           (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln84_1     (bitcast          ) [ 001100000011110000000000000000000000]
tmp_3_1            (fadd             ) [ 001111000001111100000000000000000000]
tmp_3              (fadd             ) [ 001111100000111110000000000000000000]
tmp_7              (fadd             ) [ 001111111110111111111000000000000000]
bitcast_ln79_2     (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln79_1         (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln79_3     (bitcast          ) [ 001111000000111100000000000000000000]
c                  (add              ) [ 011111111111111111111111111110000000]
tmp_7_1            (fadd             ) [ 001111111111011111111110000000000000]
bitcast_ln79       (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln79           (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln79_1     (bitcast          ) [ 000111100000011110000000000000000000]
tmp_9              (fadd             ) [ 000011111000001111100000000000000000]
tmp_9_1            (fadd             ) [ 001011111111001111111110000000000000]
bitcast_ln85       (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln85           (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln85_1     (bitcast          ) [ 000001111000000111100000000000000000]
tmp_5_1            (fadd             ) [ 000000111100000011110000000000000000]
tmp_5_3            (fadd             ) [ 000000111111000011111100000000000000]
tmp_5              (fadd             ) [ 000000011000000001100000000000000000]
tmp_5_2            (fadd             ) [ 000000011110000001111000000000000000]
bitcast_ln85_2     (bitcast          ) [ 000000000000000000000000000000000000]
xor_ln85_1         (xor              ) [ 000000000000000000000000000000000000]
bitcast_ln85_3     (bitcast          ) [ 000000011110000001111000000000000000]
tmp_4              (fadd             ) [ 000000000100000000010000000000000000]
store_ln87         (store            ) [ 000000000000000000000000000000000000]
tmp_10_1           (fadd             ) [ 000000000110000000011000000000000000]
store_ln88         (store            ) [ 000000000000000000000000000000000000]
store_ln87         (store            ) [ 000000000000000000000000000000000000]
store_ln88         (store            ) [ 000000000000000000000000000000000000]
tmp_10_2           (fadd             ) [ 000000000001000000000100000000000000]
store_ln87         (store            ) [ 000000000000000000000000000000000000]
store_ln88         (store            ) [ 000000000000000000000000000000000000]
store_ln87         (store            ) [ 000000000000000000000000000000000000]
tmp_10_3           (fadd             ) [ 000111111000000000000001111110000000]
tmp                (specregionbegin  ) [ 000000000000000000000000000000000000]
specpipeline_ln45  (specpipeline     ) [ 000000000000000000000000000000000000]
store_ln88         (store            ) [ 000000000000000000000000000000000000]
empty_5            (specregionend    ) [ 000000000000000000000000000000000000]
br_ln44            (br               ) [ 011111111111111111111111111110000000]
br_ln94            (br               ) [ 000000000000000000000000000001111110]
i_0                (phi              ) [ 000000000000000000000000000000100000]
icmp_ln94          (icmp             ) [ 000000000000000000000000000000111110]
empty_6            (speclooptripcount) [ 000000000000000000000000000000000000]
i                  (add              ) [ 000000000000000000000000000001111110]
br_ln94            (br               ) [ 000000000000000000000000000000000000]
zext_ln98          (zext             ) [ 000000000000000000000000000000000000]
lut_reorder_I_addr (getelementptr    ) [ 000000000000000000000000000000010000]
lut_reorder_J_addr (getelementptr    ) [ 000000000000000000000000000000010000]
indexI             (load             ) [ 000000000000000000000000000000000000]
indexJ             (load             ) [ 000000000000000000000000000000001000]
zext_ln101         (zext             ) [ 000000000000000000000000000000000000]
Real_addr_4        (getelementptr    ) [ 000000000000000000000000000000001100]
Imag_addr_4        (getelementptr    ) [ 000000000000000000000000000000001100]
tempr              (load             ) [ 000000000000000000000000000000100110]
tempi              (load             ) [ 000000000000000000000000000000100110]
zext_ln103         (zext             ) [ 000000000000000000000000000000000000]
Real_addr_5        (getelementptr    ) [ 000000000000000000000000000000100110]
Imag_addr_5        (getelementptr    ) [ 000000000000000000000000000000100110]
Real_load_5        (load             ) [ 000000000000000000000000000000000000]
store_ln103        (store            ) [ 000000000000000000000000000000000000]
Imag_load_7        (load             ) [ 000000000000000000000000000000000000]
store_ln104        (store            ) [ 000000000000000000000000000000000000]
tmp_2              (specregionbegin  ) [ 000000000000000000000000000000000000]
specpipeline_ln96  (specpipeline     ) [ 000000000000000000000000000000000000]
store_ln105        (store            ) [ 000000000000000000000000000000000000]
store_ln106        (store            ) [ 000000000000000000000000000000000000]
empty_7            (specregionend    ) [ 000000000000000000000000000000000000]
br_ln94            (br               ) [ 000000000000000000000000000001111110]
ret_ln109          (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Real_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut_reorder_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lut_reorder_J">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reorder_fft_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="Real_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_a/2 RE_vec_128_b/3 Real_load/4 Real_load_1/5 Real_load_2/6 Real_load_3/7 store_ln87/18 store_ln87/19 store_ln87/20 store_ln87/21 tempr/31 Real_load_5/32 store_ln103/33 store_ln105/34 "/>
</bind>
</comp>

<comp id="85" class="1004" name="Real_addr_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="10" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_2/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Imag_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Imag_load/2 Imag_load_1/3 IM_vec_128_a/4 IM_vec_128_b/5 Imag_load_4/6 Imag_load_5/7 store_ln88/19 store_ln88/20 store_ln88/21 store_ln88/28 tempi/31 Imag_load_7/32 store_ln104/33 store_ln106/34 "/>
</bind>
</comp>

<comp id="105" class="1004" name="Imag_addr_2_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Real_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_1/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Real_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_3/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="Imag_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="Imag_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_3/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="lut_reorder_I_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_addr/30 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI/30 "/>
</bind>
</comp>

<comp id="155" class="1004" name="lut_reorder_J_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_addr/30 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ/30 "/>
</bind>
</comp>

<comp id="168" class="1004" name="Real_addr_4_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_4/31 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Imag_addr_4_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="0"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_4/31 "/>
</bind>
</comp>

<comp id="184" class="1004" name="Real_addr_5_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_5/32 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Imag_addr_5_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_5/32 "/>
</bind>
</comp>

<comp id="202" class="1005" name="c_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="1"/>
<pin id="204" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="c_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="11" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/30 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/5 tmp_3_1/6 tmp_3/7 tmp_7_1/8 tmp_9/9 tmp_5_1/11 tmp_5/12 tmp_4/14 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1_1/5 tmp_7/7 tmp_9_1/9 tmp_5_3/11 tmp_5_2/12 tmp_10_1/14 tmp_10_2/16 tmp_10_3/18 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2"/>
<pin id="235" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="RE_vec_128_a tempr "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Imag_load tempi "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_load_1 IM_vec_128_b "/>
</bind>
</comp>

<comp id="251" class="1005" name="reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_5 tmp_4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 tmp_5_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_10_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2"/>
<pin id="274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_1 tmp_10_3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln44_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="ind1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="0"/>
<pin id="292" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ind1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln52_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln54_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ind2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="1"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ind2/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="ind3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="1"/>
<pin id="314" dir="0" index="1" bw="10" slack="0"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ind3/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln53_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln56_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="bitcast_ln77_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln77_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="bitcast_ln77_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_1/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="bitcast_ln78_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="xor_ln78_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln78/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="bitcast_ln78_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78_1/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bitcast_ln83_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln83_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln83_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83_1/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bitcast_ln84_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln84_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln84/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln84_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_1/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="bitcast_ln79_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79_2/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="xor_ln79_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_1/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="bitcast_ln79_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79_3/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="c_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="9"/>
<pin id="405" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="bitcast_ln79_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="xor_ln79_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="bitcast_ln79_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79_1/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="bitcast_ln85_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln85_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85/14 "/>
</bind>
</comp>

<comp id="431" class="1004" name="bitcast_ln85_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_1/14 "/>
</bind>
</comp>

<comp id="436" class="1004" name="bitcast_ln85_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="3"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_2/16 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln85_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85_1/16 "/>
</bind>
</comp>

<comp id="445" class="1004" name="bitcast_ln85_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_3/16 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln94_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/30 "/>
</bind>
</comp>

<comp id="456" class="1004" name="i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/30 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln98_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/30 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln101_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/31 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln103_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/32 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_6_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="483" class="1005" name="trunc_ln44_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="1"/>
<pin id="485" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="489" class="1005" name="Real_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="1"/>
<pin id="491" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="Real_addr_2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="2"/>
<pin id="496" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="Imag_addr_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="1"/>
<pin id="501" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr "/>
</bind>
</comp>

<comp id="504" class="1005" name="Imag_addr_2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="2"/>
<pin id="506" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Imag_addr_2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="Real_addr_1_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="1"/>
<pin id="511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="Real_addr_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="2"/>
<pin id="516" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_3 "/>
</bind>
</comp>

<comp id="519" class="1005" name="Imag_addr_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="1"/>
<pin id="521" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="Imag_addr_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="2"/>
<pin id="526" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Imag_addr_3 "/>
</bind>
</comp>

<comp id="529" class="1005" name="RE_vec_128_b_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="RE_vec_128_b "/>
</bind>
</comp>

<comp id="535" class="1005" name="Real_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="2"/>
<pin id="537" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Real_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="IM_vec_128_a_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2"/>
<pin id="542" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="IM_vec_128_a "/>
</bind>
</comp>

<comp id="546" class="1005" name="bitcast_ln77_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln77_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="Real_load_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_load_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="bitcast_ln78_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln78_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="Imag_load_4_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="2"/>
<pin id="563" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Imag_load_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="Real_load_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="2"/>
<pin id="568" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Real_load_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="Imag_load_5_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_load_5 "/>
</bind>
</comp>

<comp id="576" class="1005" name="Real_load_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_load_3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="bitcast_ln83_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln83_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_1_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="2"/>
<pin id="588" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="bitcast_ln84_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_3_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="bitcast_ln79_3_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln79_3 "/>
</bind>
</comp>

<comp id="608" class="1005" name="c_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="1"/>
<pin id="610" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_7_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="2"/>
<pin id="615" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="bitcast_ln79_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln79_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_9_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_9_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="bitcast_ln85_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln85_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_5_3_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="6"/>
<pin id="642" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_5_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="4"/>
<pin id="647" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="bitcast_ln85_3_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln85_3 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln94_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="659" class="1005" name="i_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="9" slack="0"/>
<pin id="661" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="664" class="1005" name="lut_reorder_I_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="1"/>
<pin id="666" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="lut_reorder_J_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="9" slack="1"/>
<pin id="671" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="indexJ_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="1"/>
<pin id="676" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indexJ "/>
</bind>
</comp>

<comp id="679" class="1005" name="Real_addr_4_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_4 "/>
</bind>
</comp>

<comp id="684" class="1005" name="Imag_addr_4_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_4 "/>
</bind>
</comp>

<comp id="689" class="1005" name="Real_addr_5_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="Imag_addr_5_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="1"/>
<pin id="696" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="200"><net_src comp="79" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="201"><net_src comp="99" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="236"><net_src comp="79" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="243"><net_src comp="99" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="249"><net_src comp="99" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="254"><net_src comp="225" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="262"><net_src comp="225" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="268"><net_src comp="229" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="275"><net_src comp="229" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="206" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="206" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="206" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="304"><net_src comp="289" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="326"><net_src comp="312" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="346"><net_src comp="246" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="361"><net_src comp="246" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="390"><net_src comp="259" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="202" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="454"><net_src comp="218" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="218" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="68" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="218" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="471"><net_src comp="149" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="482"><net_src comp="277" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="285" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="492"><net_src comp="72" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="497"><net_src comp="85" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="502"><net_src comp="92" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="507"><net_src comp="105" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="512"><net_src comp="112" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="517"><net_src comp="120" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="522"><net_src comp="127" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="527"><net_src comp="135" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="532"><net_src comp="79" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="538"><net_src comp="79" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="543"><net_src comp="99" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="549"><net_src comp="338" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="554"><net_src comp="79" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="559"><net_src comp="353" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="564"><net_src comp="99" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="569"><net_src comp="79" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="574"><net_src comp="99" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="579"><net_src comp="79" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="584"><net_src comp="368" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="589"><net_src comp="229" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="595"><net_src comp="382" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="600"><net_src comp="225" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="606"><net_src comp="397" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="611"><net_src comp="402" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="616"><net_src comp="225" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="621"><net_src comp="417" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="626"><net_src comp="225" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="632"><net_src comp="229" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="638"><net_src comp="431" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="643"><net_src comp="229" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="648"><net_src comp="229" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="653"><net_src comp="445" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="658"><net_src comp="450" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="456" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="667"><net_src comp="142" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="672"><net_src comp="155" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="677"><net_src comp="162" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="682"><net_src comp="168" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="687"><net_src comp="176" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="692"><net_src comp="184" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="697"><net_src comp="192" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Real_r | {18 19 20 21 33 34 }
	Port: Imag | {19 20 21 28 33 34 }
 - Input state : 
	Port: Reorder_fft : Real_r | {2 3 4 5 6 7 8 31 32 33 }
	Port: Reorder_fft : Imag | {2 3 4 5 6 7 8 31 32 33 }
	Port: Reorder_fft : lut_reorder_I | {30 31 }
	Port: Reorder_fft : lut_reorder_J | {30 31 }
  - Chain level:
	State 1
	State 2
		tmp_6 : 1
		br_ln44 : 2
		trunc_ln44 : 1
		ind1 : 2
		zext_ln52 : 1
		Real_addr : 2
		RE_vec_128_a : 3
		zext_ln54 : 2
		Real_addr_2 : 3
		Imag_addr : 3
		Imag_load : 4
		Imag_addr_2 : 2
	State 3
		Real_addr_1 : 1
		RE_vec_128_b : 2
		Real_addr_3 : 1
		Imag_addr_1 : 1
		Imag_load_1 : 2
		Imag_addr_3 : 1
	State 4
	State 5
		xor_ln77 : 1
		bitcast_ln77_1 : 1
		tmp_1_1 : 2
	State 6
		xor_ln78 : 1
		bitcast_ln78_1 : 1
		tmp_3_1 : 2
	State 7
	State 8
		xor_ln83 : 1
		bitcast_ln83_1 : 1
		tmp_7_1 : 2
	State 9
		xor_ln84 : 1
		bitcast_ln84_1 : 1
		tmp_9_1 : 2
	State 10
	State 11
		xor_ln79_1 : 1
		bitcast_ln79_3 : 1
		tmp_5_3 : 2
	State 12
		xor_ln79 : 1
		bitcast_ln79_1 : 1
		tmp_5_2 : 2
	State 13
	State 14
		xor_ln85 : 1
		bitcast_ln85_1 : 1
		tmp_10_1 : 2
	State 15
	State 16
		xor_ln85_1 : 1
		bitcast_ln85_3 : 1
		tmp_10_2 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty_5 : 1
	State 29
	State 30
		icmp_ln94 : 1
		i : 1
		br_ln94 : 2
		zext_ln98 : 1
		lut_reorder_I_addr : 2
		indexI : 3
		lut_reorder_J_addr : 2
		indexJ : 3
	State 31
		zext_ln101 : 1
		Real_addr_4 : 2
		tempr : 3
		Imag_addr_4 : 2
		tempi : 3
	State 32
		Real_addr_5 : 1
		Real_load_5 : 2
		Imag_addr_5 : 1
		Imag_load_7 : 2
	State 33
		store_ln103 : 1
		store_ln104 : 1
	State 34
		empty_7 : 1
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fadd   |     grp_fu_225    |    2    |   205   |   390   |
|          |     grp_fu_229    |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|          |  xor_ln77_fu_332  |    0    |    0    |    32   |
|          |  xor_ln78_fu_347  |    0    |    0    |    32   |
|          |  xor_ln83_fu_362  |    0    |    0    |    32   |
|    xor   |  xor_ln84_fu_376  |    0    |    0    |    32   |
|          | xor_ln79_1_fu_391 |    0    |    0    |    32   |
|          |  xor_ln79_fu_411  |    0    |    0    |    32   |
|          |  xor_ln85_fu_425  |    0    |    0    |    32   |
|          | xor_ln85_1_fu_439 |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|    add   |      c_fu_402     |    0    |    0    |    13   |
|          |      i_fu_456     |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln94_fu_450 |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
| bitselect|    tmp_6_fu_277   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  | trunc_ln44_fu_285 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |    ind1_fu_289    |    0    |    0    |    0    |
|    or    |    ind2_fu_307    |    0    |    0    |    0    |
|          |    ind3_fu_312    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  zext_ln52_fu_295 |    0    |    0    |    0    |
|          |  zext_ln54_fu_301 |    0    |    0    |    0    |
|          |  zext_ln53_fu_317 |    0    |    0    |    0    |
|   zext   |  zext_ln56_fu_323 |    0    |    0    |    0    |
|          |  zext_ln98_fu_462 |    0    |    0    |    0    |
|          | zext_ln101_fu_468 |    0    |    0    |    0    |
|          | zext_ln103_fu_474 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    4    |   410   |   1077  |
|----------|-------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|lut_reorder_I|    1   |    0   |    0   |
|lut_reorder_J|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   IM_vec_128_a_reg_540   |   32   |
|    Imag_addr_1_reg_519   |   10   |
|    Imag_addr_2_reg_504   |   10   |
|    Imag_addr_3_reg_524   |   10   |
|    Imag_addr_4_reg_684   |   10   |
|    Imag_addr_5_reg_694   |   10   |
|     Imag_addr_reg_499    |   10   |
|    Imag_load_4_reg_561   |   32   |
|    Imag_load_5_reg_571   |   32   |
|   RE_vec_128_b_reg_529   |   32   |
|    Real_addr_1_reg_509   |   10   |
|    Real_addr_2_reg_494   |   10   |
|    Real_addr_3_reg_514   |   10   |
|    Real_addr_4_reg_679   |   10   |
|    Real_addr_5_reg_689   |   10   |
|     Real_addr_reg_489    |   10   |
|    Real_load_1_reg_551   |   32   |
|    Real_load_2_reg_566   |   32   |
|    Real_load_3_reg_576   |   32   |
|     Real_load_reg_535    |   32   |
|  bitcast_ln77_1_reg_546  |   32   |
|  bitcast_ln78_1_reg_556  |   32   |
|  bitcast_ln79_1_reg_618  |   32   |
|  bitcast_ln79_3_reg_603  |   32   |
|  bitcast_ln83_1_reg_581  |   32   |
|  bitcast_ln84_1_reg_592  |   32   |
|  bitcast_ln85_1_reg_635  |   32   |
|  bitcast_ln85_3_reg_650  |   32   |
|        c_0_reg_202       |   11   |
|         c_reg_608        |   11   |
|        i_0_reg_214       |    9   |
|         i_reg_659        |    9   |
|     icmp_ln94_reg_655    |    1   |
|      indexJ_reg_674      |   10   |
|lut_reorder_I_addr_reg_664|    9   |
|lut_reorder_J_addr_reg_669|    9   |
|          reg_233         |   32   |
|          reg_240         |   32   |
|          reg_246         |   32   |
|          reg_251         |   32   |
|          reg_259         |   32   |
|          reg_265         |   32   |
|          reg_272         |   32   |
|      tmp_1_1_reg_586     |   32   |
|       tmp_3_reg_597      |   32   |
|      tmp_5_2_reg_645     |   32   |
|      tmp_5_3_reg_640     |   32   |
|       tmp_6_reg_479      |    1   |
|      tmp_7_1_reg_613     |   32   |
|      tmp_9_1_reg_629     |   32   |
|       tmp_9_reg_623      |   32   |
|    trunc_ln44_reg_483    |   10   |
+--------------------------+--------+
|           Total          |  1160  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |  10  |  10  |   100  ||    47   |
|  grp_access_fu_79 |  p1  |   6  |  32  |   192  ||    33   |
|  grp_access_fu_99 |  p0  |  10  |  10  |   100  ||    47   |
|  grp_access_fu_99 |  p1  |   5  |  32  |   160  ||    27   |
| grp_access_fu_149 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   9  |   18   ||    9    |
|    c_0_reg_202    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_225    |  p0  |  10  |  32  |   320  ||    47   |
|     grp_fu_225    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_229    |  p0  |  14  |  32  |   448  ||    59   |
|     grp_fu_229    |  p1  |   7  |  32  |   224  ||    38   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1858  || 21.4454 ||   366   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   410  |  1077  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   366  |
|  Register |    -   |    -   |    -   |  1160  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   21   |  1570  |  1443  |
+-----------+--------+--------+--------+--------+--------+
