VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN VMMWTA_Example ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 1000000.0 610000.0 ) ;

TRACKS X 7 DO 714 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 436 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 714 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 436 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 714 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 436 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 714 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 436 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 714 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 436 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 714 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 436 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 714 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 436 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 714 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 436 STEP 1400 LAYER METAL1 ;

COMPONENTS 52 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 350700 203330 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 370820 203330 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 376970 203330 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 397090 203330 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 403240 203330 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 350700 225330 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 370820 225330 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 376970 225330 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 397090 225330 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 403240 225330 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 350700 247330 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 370820 247330 ) N ;
- I_0_12 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 376970 247330 ) N ;
- I_0_13 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 397090 247330 ) N ;
- I_0_14 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 403240 247330 ) N ;
- I_0_15 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 350700 269330 ) N ;
- I_0_16 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 370820 269330 ) N ;
- I_0_17 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 376970 269330 ) N ;
- I_0_18 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 397090 269330 ) N ;
- I_0_19 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 403240 269330 ) N ;
- I_0_20 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 350700 291330 ) N ;
- I_0_21 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 370820 291330 ) N ;
- I_0_22 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 376970 291330 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 397090 291330 ) N ;
- I_0_24 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 403240 291330 ) N ;
- I_0_25 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 350700 313330 ) N ;
- I_0_26 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 370820 313330 ) N ;
- I_0_27 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 376970 313330 ) N ;
- I_0_28 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 397090 313330 ) N ;
- I_0_29 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 403240 313330 ) N ;
- I_0_30 TSMC350nm_drainSelect01d3 + PLACED ( 423360 203330 ) N ;
- I_0_31 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 440020 203330 ) N ;
- I_0_32 TSMC350nm_drainSelect01d3 + PLACED ( 423360 225330 ) N ;
- I_0_33 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 440020 225330 ) N ;
- I_0_34 TSMC350nm_drainSelect01d3 + PLACED ( 423360 247330 ) N ;
- I_0_35 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 440020 247330 ) N ;
- I_0_36 TSMC350nm_drainSelect01d3 + PLACED ( 423360 269330 ) N ;
- I_0_37 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 440020 269330 ) N ;
- I_0_38 TSMC350nm_drainSelect01d3 + PLACED ( 423360 291330 ) N ;
- I_0_39 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 440020 291330 ) N ;
- I_0_40 TSMC350nm_drainSelect01d3 + PLACED ( 423360 313330 ) N ;
- I_0_41 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 440020 313330 ) N ;
- I_0_44 TSMC350nm_IndirectSwitches + PLACED ( 450330 335330 ) N ;
- I_0_45 TSMC350nm_IndirectSwitches + PLACED ( 477790 335330 ) N ;
- I_0_46 TSMC350nm_IndirectSwitches + PLACED ( 505250 335330 ) N ;
- I_0_47 TSMC350nm_IndirectSwitches + PLACED ( 532710 335330 ) N ;
- I_0_48 TSMC350nm_VinjDecode2to4_htile + PLACED ( 450330 365730 ) N ;
- I_0_49 TSMC350nm_VinjDecode2to4_htile + PLACED ( 505250 365730 ) N ;
- I_0_50 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 450330 387730 ) N ;
- I_0_51 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 505250 387730 ) N ;
- I_0_52 TSMC350nm_VinjDecode2to4_htile + PLACED ( 450330 397730 ) N ;
- I_0_53 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 505250 397730 ) N ;
END COMPONENTS

