#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002c8fe95ee20 .scope module, "min_mex_tb" "min_mex_tb" 2 3;
 .timescale -9 -12;
P_000002c8fe89c830 .param/l "ADDR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_000002c8fe89c868 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
v000002c8feaf85a0_0 .var "addr", 3 0;
v000002c8feaf9540_0 .var "clk", 0 0;
v000002c8feaf9220_0 .var "data", 4 0;
v000002c8feaf9360_0 .var "dataValid", 0 0;
v000002c8feaf9040_0 .net "data_out", 4 0, v000002c8feae8770_0;  1 drivers
v000002c8feaf9720_0 .net "outValid", 0 0, L_000002c8feaf8c80;  1 drivers
v000002c8feaf86e0_0 .var "read", 0 0;
v000002c8feaf97c0_0 .var "reset", 0 0;
v000002c8feaf9400_0 .var "seed", 31 0;
E_000002c8fe93e4a0 .event "_ivl_0";
S_000002c8fea72370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 156, 2 156 0, S_000002c8fe95ee20;
 .timescale -9 -12;
v000002c8fea67dc0_0 .var/i "i", 31 0;
S_000002c8fe8fb050 .scope module, "dut" "min_mex" 2 18, 3 1 0, S_000002c8fe95ee20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /OUTPUT 1 "resetComplete";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /INPUT 5 "data";
    .port_info 7 /OUTPUT 1 "outValid";
    .port_info 8 /OUTPUT 5 "data_out";
    .port_info 9 /OUTPUT 8 "an";
    .port_info 10 /OUTPUT 4 "state";
    .port_info 11 /OUTPUT 7 "a_to_g";
    .port_info 12 /OUTPUT 1 "re";
    .port_info 13 /OUTPUT 1 "we";
    .port_info 14 /OUTPUT 3 "temp_addr";
P_000002c8fe89d530 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_000002c8fe89d568 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
v000002c8feaea1b0_0 .net "a_to_g", 6 0, v000002c8feaeb330_0;  1 drivers
v000002c8feaea070_0 .net "addr", 3 0, v000002c8feaf85a0_0;  1 drivers
v000002c8feaeb150_0 .net "an", 7 0, v000002c8feaea110_0;  1 drivers
v000002c8feaea250_0 .net "clk", 0 0, v000002c8feaf9540_0;  1 drivers
v000002c8feaea890_0 .net "data", 4 0, v000002c8feaf9220_0;  1 drivers
v000002c8feaea430_0 .net "dataValid", 0 0, v000002c8feaf9360_0;  1 drivers
v000002c8feaea570_0 .net "data_out", 4 0, v000002c8feae8770_0;  alias, 1 drivers
v000002c8feaea930_0 .net "dp_done", 0 0, v000002c8feae8a90_0;  1 drivers
v000002c8feaeaa70_0 .net "mn", 4 0, v000002c8feae8270_0;  1 drivers
v000002c8feaeab10_0 .net "mx", 4 0, v000002c8feae9850_0;  1 drivers
v000002c8feaeabb0_0 .net "outValid", 0 0, L_000002c8feaf8c80;  alias, 1 drivers
v000002c8feaeac50_0 .net "re", 0 0, L_000002c8fea7d2a0;  1 drivers
v000002c8feaf92c0_0 .net "read", 0 0, v000002c8feaf86e0_0;  1 drivers
v000002c8feaf95e0_0 .net "reset", 0 0, v000002c8feaf97c0_0;  1 drivers
v000002c8feaf8fa0_0 .net "resetComplete", 0 0, v000002c8feae9990_0;  1 drivers
v000002c8feaf8500_0 .net "state", 3 0, v000002c8fea670a0_0;  1 drivers
v000002c8feaf9680_0 .net "temp_addr", 2 0, v000002c8feae8b30_0;  1 drivers
v000002c8feaf88c0_0 .net "we", 0 0, L_000002c8fea7db60;  1 drivers
S_000002c8fe8fb1e0 .scope module, "control_unit" "min_mex_ctrl" 3 29, 4 1 0, S_000002c8fe8fb050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "resetComplete";
    .port_info 5 /INPUT 1 "dp_done";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 4 "state";
P_000002c8fe8eecc0 .param/l "S_DONE" 1 4 21, C4<1000>;
P_000002c8fe8eecf8 .param/l "S_IDLE" 1 4 13, C4<0000>;
P_000002c8fe8eed30 .param/l "S_READ" 1 4 14, C4<0001>;
P_000002c8fe8eed68 .param/l "S_READ_INTERMEDIATE_1" 1 4 15, C4<0010>;
P_000002c8fe8eeda0 .param/l "S_READ_INTERMEDIATE_2" 1 4 16, C4<0011>;
P_000002c8fe8eedd8 .param/l "S_RUN" 1 4 18, C4<0101>;
P_000002c8fe8eee10 .param/l "S_RUN_INTERMEDIATE_1" 1 4 19, C4<0110>;
P_000002c8fe8eee48 .param/l "S_RUN_INTERMEDIATE_2" 1 4 20, C4<0111>;
P_000002c8fe8eee80 .param/l "S_RUN_PRE" 1 4 17, C4<0100>;
L_000002c8feaf9c18 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002c8fea67be0_0 .net/2u *"_ivl_0", 3 0, L_000002c8feaf9c18;  1 drivers
v000002c8fea66380_0 .net *"_ivl_2", 0 0, L_000002c8feaf8b40;  1 drivers
L_000002c8feaf9c60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002c8fea66ba0_0 .net/2s *"_ivl_4", 1 0, L_000002c8feaf9c60;  1 drivers
L_000002c8feaf9ca8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c8fea67b40_0 .net/2s *"_ivl_6", 1 0, L_000002c8feaf9ca8;  1 drivers
v000002c8fea664c0_0 .net *"_ivl_8", 1 0, L_000002c8feaf9860;  1 drivers
v000002c8fea66e20_0 .net "clk", 0 0, v000002c8feaf9540_0;  alias, 1 drivers
v000002c8fea66560_0 .net "dataValid", 0 0, v000002c8feaf9360_0;  alias, 1 drivers
v000002c8fea66600_0 .net "dp_done", 0 0, v000002c8feae8a90_0;  alias, 1 drivers
v000002c8fea66f60_0 .var "nxt_state", 3 0;
v000002c8fea667e0_0 .net "outValid", 0 0, L_000002c8feaf8c80;  alias, 1 drivers
v000002c8fea673c0_0 .net "read", 0 0, v000002c8feaf86e0_0;  alias, 1 drivers
v000002c8fea67460_0 .net "reset", 0 0, v000002c8feaf97c0_0;  alias, 1 drivers
v000002c8fea67140_0 .net "resetComplete", 0 0, v000002c8feae9990_0;  alias, 1 drivers
v000002c8fea670a0_0 .var "state", 3 0;
E_000002c8fe93e4e0 .event posedge, v000002c8fea66e20_0;
E_000002c8fe93dde0 .event posedge, v000002c8fea67460_0, v000002c8fea66e20_0;
L_000002c8feaf8b40 .cmp/eq 4, v000002c8fea670a0_0, L_000002c8feaf9c18;
L_000002c8feaf9860 .functor MUXZ 2, L_000002c8feaf9ca8, L_000002c8feaf9c60, L_000002c8feaf8b40, C4<>;
L_000002c8feaf8c80 .part L_000002c8feaf9860, 0, 1;
S_000002c8fe8eeec0 .scope module, "datapath_unit" "min_mex_dp" 3 45, 5 1 0, S_000002c8fe8fb050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "state";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 1 "resetComplete";
    .port_info 6 /OUTPUT 1 "dp_done";
    .port_info 7 /OUTPUT 5 "data_out";
    .port_info 8 /OUTPUT 5 "mx";
    .port_info 9 /OUTPUT 5 "mn";
    .port_info 10 /OUTPUT 1 "rew";
    .port_info 11 /OUTPUT 1 "wew";
    .port_info 12 /OUTPUT 3 "tempaddr";
P_000002c8fe8ed570 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
P_000002c8fe8ed5a8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000000101>;
P_000002c8fe8ed5e0 .param/l "S_DONE" 1 5 31, C4<1000>;
P_000002c8fe8ed618 .param/l "S_IDLE" 1 5 23, C4<0000>;
P_000002c8fe8ed650 .param/l "S_READ" 1 5 24, C4<0001>;
P_000002c8fe8ed688 .param/l "S_READ_INTERMEDIATE_1" 1 5 25, C4<0010>;
P_000002c8fe8ed6c0 .param/l "S_READ_INTERMEDIATE_2" 1 5 26, C4<0011>;
P_000002c8fe8ed6f8 .param/l "S_RUN" 1 5 28, C4<0101>;
P_000002c8fe8ed730 .param/l "S_RUN_INTERMEDIATE_1" 1 5 29, C4<0110>;
P_000002c8fe8ed768 .param/l "S_RUN_INTERMEDIATE_2" 1 5 30, C4<0111>;
P_000002c8fe8ed7a0 .param/l "S_RUN_PRE" 1 5 27, C4<0100>;
P_000002c8fe8ed7d8 .param/l "depth" 1 5 21, +C4<000000000000000000000000000000010000>;
L_000002c8fea7d2a0 .functor BUFZ 1, v000002c8feae7ff0_0, C4<0>, C4<0>, C4<0>;
L_000002c8fea7db60 .functor BUFZ 1, v000002c8feae8810_0, C4<0>, C4<0>, C4<0>;
L_000002c8fea7cc10 .functor OR 1, v000002c8feaf97c0_0, v000002c8feae8bd0_0, C4<0>, C4<0>;
L_000002c8fea7d700 .functor AND 1, L_000002c8feaf9180, v000002c8feae8810_0, C4<1>, C4<1>;
L_000002c8fea7d930 .functor OR 1, L_000002c8feaf9a40, L_000002c8feaf8a00, C4<0>, C4<0>;
L_000002c8fea7d9a0 .functor OR 1, L_000002c8fea7d930, L_000002c8feaf8460, C4<0>, C4<0>;
v000002c8feae9670_0 .net *"_ivl_11", 0 0, L_000002c8feaf9180;  1 drivers
v000002c8feae7a50_0 .net *"_ivl_12", 0 0, L_000002c8fea7d700;  1 drivers
L_000002c8feaf9d38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c8feae9d50_0 .net/2u *"_ivl_14", 3 0, L_000002c8feaf9d38;  1 drivers
v000002c8feae7730_0 .net *"_ivl_16", 0 0, L_000002c8feaf9900;  1 drivers
L_000002c8feaf9d80 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c8feae9210_0 .net/2u *"_ivl_18", 5 0, L_000002c8feaf9d80;  1 drivers
L_000002c8feaf9dc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002c8feae77d0_0 .net/2u *"_ivl_20", 0 0, L_000002c8feaf9dc8;  1 drivers
v000002c8feae93f0_0 .net *"_ivl_22", 5 0, L_000002c8feaf8640;  1 drivers
v000002c8feae89f0_0 .net *"_ivl_24", 5 0, L_000002c8feaf99a0;  1 drivers
o000002c8fea883e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000002c8feae8f90_0 name=_ivl_26
L_000002c8feaf9e10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c8feae9350_0 .net/2u *"_ivl_30", 3 0, L_000002c8feaf9e10;  1 drivers
v000002c8feae7af0_0 .net *"_ivl_32", 0 0, L_000002c8feaf8be0;  1 drivers
L_000002c8feaf9e58 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000002c8feae9710_0 .net/2u *"_ivl_34", 3 0, L_000002c8feaf9e58;  1 drivers
v000002c8feae9cb0_0 .net *"_ivl_36", 0 0, L_000002c8feaf9a40;  1 drivers
L_000002c8feaf9ea0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000002c8feae79b0_0 .net/2u *"_ivl_38", 3 0, L_000002c8feaf9ea0;  1 drivers
v000002c8feae8310_0 .net *"_ivl_40", 0 0, L_000002c8feaf8a00;  1 drivers
v000002c8feae83b0_0 .net *"_ivl_42", 0 0, L_000002c8fea7d930;  1 drivers
L_000002c8feaf9ee8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000002c8feae7b90_0 .net/2u *"_ivl_44", 3 0, L_000002c8feaf9ee8;  1 drivers
v000002c8feae95d0_0 .net *"_ivl_46", 0 0, L_000002c8feaf8460;  1 drivers
v000002c8feae9490_0 .net *"_ivl_48", 0 0, L_000002c8fea7d9a0;  1 drivers
v000002c8feae7e10_0 .net *"_ivl_5", 0 0, L_000002c8fea7cc10;  1 drivers
v000002c8feae9ad0_0 .net *"_ivl_50", 4 0, L_000002c8feaf9ae0;  1 drivers
L_000002c8feaf9f30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c8feae7910_0 .net *"_ivl_53", 0 0, L_000002c8feaf9f30;  1 drivers
v000002c8feae9030_0 .net *"_ivl_54", 4 0, L_000002c8feaf8780;  1 drivers
L_000002c8feaf9f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c8feae7c30_0 .net *"_ivl_57", 0 0, L_000002c8feaf9f78;  1 drivers
v000002c8feae8630_0 .net *"_ivl_58", 4 0, L_000002c8feaf8820;  1 drivers
L_000002c8feaf9cf0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c8feae8c70_0 .net/2u *"_ivl_6", 4 0, L_000002c8feaf9cf0;  1 drivers
v000002c8feae81d0_0 .net *"_ivl_60", 4 0, L_000002c8feaf8d20;  1 drivers
v000002c8feae9b70_0 .net "addr", 3 0, v000002c8feaf85a0_0;  alias, 1 drivers
v000002c8feae86d0_0 .net "clk", 0 0, v000002c8feaf9540_0;  alias, 1 drivers
v000002c8feae7eb0_0 .net "data_in", 4 0, v000002c8feaf9220_0;  alias, 1 drivers
v000002c8feae92b0_0 .net "data_mem", 4 0, L_000002c8feaf94a0;  1 drivers
v000002c8feae8770_0 .var "data_out", 4 0;
v000002c8feae8a90_0 .var "dp_done", 0 0;
v000002c8feae97b0_0 .net "gre", 4 0, L_000002c8feaf6c00;  1 drivers
v000002c8feae8e50_0 .var "in1", 4 0;
v000002c8feae90d0_0 .var "in2", 4 0;
v000002c8feae9c10_0 .var "in3", 4 0;
v000002c8feae7cd0_0 .var "loop2", 0 0;
v000002c8feae7d70_0 .net "mem_addr", 3 0, L_000002c8feaf8960;  1 drivers
RS_000002c8fea880b8 .resolv tri, L_000002c8feaf8dc0, L_000002c8feaf8e60;
v000002c8feae7f50_0 .net8 "mem_data", 5 0, RS_000002c8fea880b8;  2 drivers
v000002c8feae8270_0 .var "mn", 4 0;
v000002c8feae9850_0 .var "mx", 4 0;
v000002c8feae7ff0_0 .var "re", 0 0;
v000002c8feae98f0_0 .net "reset", 0 0, v000002c8feaf97c0_0;  alias, 1 drivers
v000002c8feae8090_0 .var "resetAddr", 4 0;
v000002c8feae9990_0 .var "resetComplete", 0 0;
v000002c8feae8bd0_0 .var "resetting", 0 0;
v000002c8feae9a30_0 .net "rew", 0 0, L_000002c8fea7d2a0;  alias, 1 drivers
v000002c8feae8130_0 .net "sm", 4 0, L_000002c8feb4c080;  1 drivers
v000002c8feae9170_0 .net "state", 3 0, v000002c8fea670a0_0;  alias, 1 drivers
v000002c8feae8450_0 .var "temp_addr", 3 0;
v000002c8feae8b30_0 .var "tempaddr", 2 0;
v000002c8feae84f0_0 .net "tmp_1", 4 0, L_000002c8feaf6520;  1 drivers
v000002c8feae8590_0 .net "tmp_2", 4 0, L_000002c8feb4ba40;  1 drivers
v000002c8feae8810_0 .var "we", 0 0;
v000002c8feae8d10_0 .net "wew", 0 0, L_000002c8fea7db60;  alias, 1 drivers
L_000002c8feaf94a0 .functor MUXZ 5, v000002c8feaf9220_0, L_000002c8feaf9cf0, L_000002c8fea7cc10, C4<>;
L_000002c8feaf9180 .reduce/nor v000002c8feae7ff0_0;
L_000002c8feaf9900 .cmp/eq 4, v000002c8fea670a0_0, L_000002c8feaf9d38;
L_000002c8feaf8640 .concat [ 5 1 0 0], L_000002c8feaf94a0, L_000002c8feaf9dc8;
L_000002c8feaf99a0 .functor MUXZ 6, L_000002c8feaf8640, L_000002c8feaf9d80, L_000002c8feaf9900, C4<>;
L_000002c8feaf8dc0 .functor MUXZ 6, o000002c8fea883e8, L_000002c8feaf99a0, L_000002c8fea7d700, C4<>;
L_000002c8feaf8be0 .cmp/eq 4, v000002c8fea670a0_0, L_000002c8feaf9e10;
L_000002c8feaf9a40 .cmp/eq 4, v000002c8fea670a0_0, L_000002c8feaf9e58;
L_000002c8feaf8a00 .cmp/eq 4, v000002c8fea670a0_0, L_000002c8feaf9ea0;
L_000002c8feaf8460 .cmp/eq 4, v000002c8fea670a0_0, L_000002c8feaf9ee8;
L_000002c8feaf9ae0 .concat [ 4 1 0 0], v000002c8feae8450_0, L_000002c8feaf9f30;
L_000002c8feaf8780 .concat [ 4 1 0 0], v000002c8feaf85a0_0, L_000002c8feaf9f78;
L_000002c8feaf8820 .functor MUXZ 5, L_000002c8feaf8780, L_000002c8feaf9ae0, L_000002c8fea7d9a0, C4<>;
L_000002c8feaf8d20 .functor MUXZ 5, L_000002c8feaf8820, v000002c8feae8090_0, L_000002c8feaf8be0, C4<>;
L_000002c8feaf8960 .part L_000002c8feaf8d20, 0, 4;
S_000002c8fe8ed820 .scope module, "cmp" "comparator" 5 96, 6 38 0, S_000002c8fe8eeec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_000002c8fea7e030 .functor XNOR 1, L_000002c8feaf8f00, L_000002c8feaf90e0, C4<0>, C4<0>;
L_000002c8fea7dd20 .functor XNOR 1, L_000002c8feaf7100, L_000002c8feaf7920, C4<0>, C4<0>;
L_000002c8fea7cc80 .functor XNOR 1, L_000002c8feaf5f80, L_000002c8feaf6020, C4<0>, C4<0>;
L_000002c8fea7ceb0 .functor XNOR 1, L_000002c8feaf7b00, L_000002c8feaf6340, C4<0>, C4<0>;
L_000002c8fea7e730 .functor XNOR 1, L_000002c8feaf71a0, L_000002c8feaf60c0, C4<0>, C4<0>;
L_000002c8fea7d770 .functor NOT 1, L_000002c8feaf68e0, C4<0>, C4<0>, C4<0>;
L_000002c8fea7d070 .functor NOT 1, L_000002c8feaf7380, C4<0>, C4<0>, C4<0>;
L_000002c8fea7e260 .functor NOT 1, L_000002c8feaf7240, C4<0>, C4<0>, C4<0>;
L_000002c8fea7dbd0 .functor NOT 1, L_000002c8feaf6d40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7e650 .functor NOT 1, L_000002c8feaf6b60, C4<0>, C4<0>, C4<0>;
L_000002c8fea7cdd0 .functor AND 1, L_000002c8feaf6e80, L_000002c8fea7d770, C4<1>, C4<1>;
L_000002c8fea7de70 .functor AND 1, L_000002c8feaf7c40, L_000002c8fea7d070, C4<1>, C4<1>;
L_000002c8fea7e7a0 .functor AND 1, L_000002c8feaf77e0, L_000002c8fea7e260, C4<1>, C4<1>;
L_000002c8fea7ccf0 .functor AND 1, L_000002c8feaf74c0, L_000002c8fea7dbd0, C4<1>, C4<1>;
L_000002c8fea7d8c0 .functor AND 1, L_000002c8feaf7a60, L_000002c8fea7e650, C4<1>, C4<1>;
L_000002c8fea7cf20 .functor AND 1, L_000002c8fea7e730, L_000002c8fea7ccf0, C4<1>, C4<1>;
L_000002c8fea7e1f0 .functor AND 1, L_000002c8fea7e730, L_000002c8fea7ceb0, C4<1>, C4<1>;
L_000002c8fea7d7e0 .functor AND 1, L_000002c8fea7e1f0, L_000002c8fea7e7a0, C4<1>, C4<1>;
L_000002c8fea7e180 .functor AND 1, L_000002c8fea7e1f0, L_000002c8fea7cc80, C4<1>, C4<1>;
L_000002c8fea7d0e0 .functor AND 1, L_000002c8fea7e180, L_000002c8fea7de70, C4<1>, C4<1>;
L_000002c8fea7e3b0 .functor AND 1, L_000002c8fea7e180, L_000002c8fea7dd20, C4<1>, C4<1>;
L_000002c8fea7d850 .functor AND 1, L_000002c8fea7e3b0, L_000002c8fea7cdd0, C4<1>, C4<1>;
L_000002c8fea7da10 .functor OR 1, L_000002c8fea7d8c0, L_000002c8fea7cf20, C4<0>, C4<0>;
L_000002c8fea7d4d0 .functor OR 1, L_000002c8fea7da10, L_000002c8fea7d7e0, C4<0>, C4<0>;
L_000002c8fea7d380 .functor OR 1, L_000002c8fea7d4d0, L_000002c8fea7d0e0, C4<0>, C4<0>;
L_000002c8fea7ce40 .functor OR 1, L_000002c8fea7d380, L_000002c8fea7d850, C4<0>, C4<0>;
v000002c8feadd060_0 .net "A", 4 0, v000002c8feae8e50_0;  1 drivers
v000002c8feadd380_0 .net "A_gt_B", 0 0, L_000002c8fea7ce40;  1 drivers
v000002c8feadd420_0 .net "B", 4 0, v000002c8feae90d0_0;  1 drivers
v000002c8feadc0c0_0 .net *"_ivl_1", 0 0, L_000002c8feaf8f00;  1 drivers
v000002c8feadcd40_0 .net *"_ivl_11", 0 0, L_000002c8feaf6020;  1 drivers
v000002c8feadc5c0_0 .net *"_ivl_13", 0 0, L_000002c8feaf7b00;  1 drivers
v000002c8feadc160_0 .net *"_ivl_15", 0 0, L_000002c8feaf6340;  1 drivers
v000002c8feadc840_0 .net *"_ivl_17", 0 0, L_000002c8feaf71a0;  1 drivers
v000002c8feadd9c0_0 .net *"_ivl_19", 0 0, L_000002c8feaf60c0;  1 drivers
v000002c8feadd6a0_0 .net *"_ivl_21", 0 0, L_000002c8feaf68e0;  1 drivers
v000002c8feadd100_0 .net *"_ivl_23", 0 0, L_000002c8feaf7380;  1 drivers
v000002c8feaddba0_0 .net *"_ivl_25", 0 0, L_000002c8feaf7240;  1 drivers
v000002c8feadcde0_0 .net *"_ivl_27", 0 0, L_000002c8feaf6d40;  1 drivers
v000002c8feadc480_0 .net *"_ivl_29", 0 0, L_000002c8feaf6b60;  1 drivers
v000002c8feadd880_0 .net *"_ivl_3", 0 0, L_000002c8feaf90e0;  1 drivers
v000002c8feaddec0_0 .net *"_ivl_31", 0 0, L_000002c8feaf6e80;  1 drivers
v000002c8feadc700_0 .net *"_ivl_33", 0 0, L_000002c8feaf7c40;  1 drivers
v000002c8feadcf20_0 .net *"_ivl_35", 0 0, L_000002c8feaf77e0;  1 drivers
v000002c8feaddc40_0 .net *"_ivl_37", 0 0, L_000002c8feaf74c0;  1 drivers
v000002c8feadc020_0 .net *"_ivl_39", 0 0, L_000002c8feaf7a60;  1 drivers
v000002c8feadce80_0 .net *"_ivl_5", 0 0, L_000002c8feaf7100;  1 drivers
v000002c8feaddce0_0 .net *"_ivl_7", 0 0, L_000002c8feaf7920;  1 drivers
v000002c8feadc200_0 .net *"_ivl_9", 0 0, L_000002c8feaf5f80;  1 drivers
v000002c8feadd4c0_0 .net "eq0", 0 0, L_000002c8fea7e030;  1 drivers
v000002c8feadd1a0_0 .net "eq1", 0 0, L_000002c8fea7dd20;  1 drivers
v000002c8feadd600_0 .net "eq2", 0 0, L_000002c8fea7cc80;  1 drivers
v000002c8feadd240_0 .net "eq3", 0 0, L_000002c8fea7ceb0;  1 drivers
v000002c8feadd560_0 .net "eq4", 0 0, L_000002c8fea7e730;  1 drivers
v000002c8feadc2a0_0 .net "eq4_and_eq3", 0 0, L_000002c8fea7e1f0;  1 drivers
v000002c8feadc340_0 .net "eq4_and_gt3", 0 0, L_000002c8fea7cf20;  1 drivers
v000002c8feadd740_0 .net "eq4_eq3_and_eq2", 0 0, L_000002c8fea7e180;  1 drivers
v000002c8feadc3e0_0 .net "eq4_eq3_and_gt2", 0 0, L_000002c8fea7d7e0;  1 drivers
v000002c8feadd920_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_000002c8fea7e3b0;  1 drivers
v000002c8feadfa40_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_000002c8fea7d0e0;  1 drivers
v000002c8feae0940_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_000002c8fea7d850;  1 drivers
v000002c8feae08a0_0 .net "greater", 4 0, L_000002c8feaf6c00;  alias, 1 drivers
v000002c8feae0800_0 .net "gt0", 0 0, L_000002c8fea7cdd0;  1 drivers
v000002c8feae0b20_0 .net "gt1", 0 0, L_000002c8fea7de70;  1 drivers
v000002c8feae06c0_0 .net "gt2", 0 0, L_000002c8fea7e7a0;  1 drivers
v000002c8feadfe00_0 .net "gt3", 0 0, L_000002c8fea7ccf0;  1 drivers
v000002c8feae09e0_0 .net "gt4", 0 0, L_000002c8fea7d8c0;  1 drivers
v000002c8feadf5e0_0 .net "not_B0", 0 0, L_000002c8fea7d770;  1 drivers
v000002c8feae0da0_0 .net "not_B1", 0 0, L_000002c8fea7d070;  1 drivers
v000002c8feadfcc0_0 .net "not_B2", 0 0, L_000002c8fea7e260;  1 drivers
v000002c8feadfd60_0 .net "not_B3", 0 0, L_000002c8fea7dbd0;  1 drivers
v000002c8feadfc20_0 .net "not_B4", 0 0, L_000002c8fea7e650;  1 drivers
v000002c8feadfea0_0 .net "or_temp1", 0 0, L_000002c8fea7da10;  1 drivers
v000002c8feadff40_0 .net "or_temp2", 0 0, L_000002c8fea7d4d0;  1 drivers
v000002c8feadffe0_0 .net "or_temp3", 0 0, L_000002c8fea7d380;  1 drivers
v000002c8feadf180_0 .net "smaller", 4 0, L_000002c8feaf6520;  alias, 1 drivers
L_000002c8feaf8f00 .part v000002c8feae8e50_0, 0, 1;
L_000002c8feaf90e0 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feaf7100 .part v000002c8feae8e50_0, 1, 1;
L_000002c8feaf7920 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feaf5f80 .part v000002c8feae8e50_0, 2, 1;
L_000002c8feaf6020 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feaf7b00 .part v000002c8feae8e50_0, 3, 1;
L_000002c8feaf6340 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feaf71a0 .part v000002c8feae8e50_0, 4, 1;
L_000002c8feaf60c0 .part v000002c8feae90d0_0, 4, 1;
L_000002c8feaf68e0 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feaf7380 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feaf7240 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feaf6d40 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feaf6b60 .part v000002c8feae90d0_0, 4, 1;
L_000002c8feaf6e80 .part v000002c8feae8e50_0, 0, 1;
L_000002c8feaf7c40 .part v000002c8feae8e50_0, 1, 1;
L_000002c8feaf77e0 .part v000002c8feae8e50_0, 2, 1;
L_000002c8feaf74c0 .part v000002c8feae8e50_0, 3, 1;
L_000002c8feaf7a60 .part v000002c8feae8e50_0, 4, 1;
S_000002c8fe8d05f0 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_000002c8fe8ed820;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v000002c8fead7cc0_0 .net "in0", 4 0, v000002c8feae90d0_0;  alias, 1 drivers
v000002c8fead6960_0 .net "in1", 4 0, v000002c8feae8e50_0;  alias, 1 drivers
v000002c8fead7e00_0 .net "out", 4 0, L_000002c8feaf6c00;  alias, 1 drivers
v000002c8fead6b40_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
L_000002c8feaf5ee0 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feaf8140 .part v000002c8feae8e50_0, 0, 1;
L_000002c8feaf76a0 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feaf6fc0 .part v000002c8feae8e50_0, 1, 1;
L_000002c8feaf6480 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feaf7420 .part v000002c8feae8e50_0, 2, 1;
L_000002c8feaf72e0 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feaf80a0 .part v000002c8feae8e50_0, 3, 1;
L_000002c8feaf6200 .part v000002c8feae90d0_0, 4, 1;
L_000002c8feaf7ec0 .part v000002c8feae8e50_0, 4, 1;
LS_000002c8feaf6c00_0_0 .concat8 [ 1 1 1 1], L_000002c8fea7cf90, L_000002c8fea7dfc0, L_000002c8fea7e5e0, L_000002c8fea7e420;
LS_000002c8feaf6c00_0_4 .concat8 [ 1 0 0 0], L_000002c8fea7d540;
L_000002c8feaf6c00 .concat8 [ 4 1 0 0], LS_000002c8feaf6c00_0_0, LS_000002c8feaf6c00_0_4;
S_000002c8fe8d0780 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_000002c8fe8d05f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7cd60 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7da80 .functor AND 1, L_000002c8feaf5ee0, L_000002c8fea7cd60, C4<1>, C4<1>;
L_000002c8fea7dc40 .functor AND 1, L_000002c8feaf8140, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7cf90 .functor OR 1, L_000002c8fea7da80, L_000002c8fea7dc40, C4<0>, C4<0>;
v000002c8fea67c80_0 .net "and_in0", 0 0, L_000002c8fea7da80;  1 drivers
v000002c8fea66880_0 .net "and_in1", 0 0, L_000002c8fea7dc40;  1 drivers
v000002c8fea66920_0 .net "in0", 0 0, L_000002c8feaf5ee0;  1 drivers
v000002c8fea671e0_0 .net "in1", 0 0, L_000002c8feaf8140;  1 drivers
v000002c8fea669c0_0 .net "not_sel", 0 0, L_000002c8fea7cd60;  1 drivers
v000002c8fe95a9f0_0 .net "out", 0 0, L_000002c8fea7cf90;  1 drivers
v000002c8fe95ac70_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fe8c48d0 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_000002c8fe8d05f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7e2d0 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7e340 .functor AND 1, L_000002c8feaf76a0, L_000002c8fea7e2d0, C4<1>, C4<1>;
L_000002c8fea7dcb0 .functor AND 1, L_000002c8feaf6fc0, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7dfc0 .functor OR 1, L_000002c8fea7e340, L_000002c8fea7dcb0, C4<0>, C4<0>;
v000002c8fe95b5d0_0 .net "and_in0", 0 0, L_000002c8fea7e340;  1 drivers
v000002c8fe938d90_0 .net "and_in1", 0 0, L_000002c8fea7dcb0;  1 drivers
v000002c8fe9389d0_0 .net "in0", 0 0, L_000002c8feaf76a0;  1 drivers
v000002c8fe939010_0 .net "in1", 0 0, L_000002c8feaf6fc0;  1 drivers
v000002c8fead7a40_0 .net "not_sel", 0 0, L_000002c8fea7e2d0;  1 drivers
v000002c8fead7b80_0 .net "out", 0 0, L_000002c8fea7dfc0;  1 drivers
v000002c8fead6a00_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fe8c4a60 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_000002c8fe8d05f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7d000 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7dd90 .functor AND 1, L_000002c8feaf6480, L_000002c8fea7d000, C4<1>, C4<1>;
L_000002c8fea7e570 .functor AND 1, L_000002c8feaf7420, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7e5e0 .functor OR 1, L_000002c8fea7dd90, L_000002c8fea7e570, C4<0>, C4<0>;
v000002c8fead6780_0 .net "and_in0", 0 0, L_000002c8fea7dd90;  1 drivers
v000002c8fead7180_0 .net "and_in1", 0 0, L_000002c8fea7e570;  1 drivers
v000002c8fead61e0_0 .net "in0", 0 0, L_000002c8feaf6480;  1 drivers
v000002c8fead6280_0 .net "in1", 0 0, L_000002c8feaf7420;  1 drivers
v000002c8fead6000_0 .net "not_sel", 0 0, L_000002c8fea7d000;  1 drivers
v000002c8fead7ae0_0 .net "out", 0 0, L_000002c8fea7e5e0;  1 drivers
v000002c8fead6fa0_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fe8bdb80 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_000002c8fe8d05f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7d3f0 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7de00 .functor AND 1, L_000002c8feaf72e0, L_000002c8fea7d3f0, C4<1>, C4<1>;
L_000002c8fea7d150 .functor AND 1, L_000002c8feaf80a0, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7e420 .functor OR 1, L_000002c8fea7de00, L_000002c8fea7d150, C4<0>, C4<0>;
v000002c8fead7860_0 .net "and_in0", 0 0, L_000002c8fea7de00;  1 drivers
v000002c8fead7d60_0 .net "and_in1", 0 0, L_000002c8fea7d150;  1 drivers
v000002c8fead6e60_0 .net "in0", 0 0, L_000002c8feaf72e0;  1 drivers
v000002c8fead7c20_0 .net "in1", 0 0, L_000002c8feaf80a0;  1 drivers
v000002c8fead6820_0 .net "not_sel", 0 0, L_000002c8fea7d3f0;  1 drivers
v000002c8fead6d20_0 .net "out", 0 0, L_000002c8fea7e420;  1 drivers
v000002c8fead6dc0_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fe8bdd10 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_000002c8fe8d05f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7dee0 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7e490 .functor AND 1, L_000002c8feaf6200, L_000002c8fea7dee0, C4<1>, C4<1>;
L_000002c8fea7d1c0 .functor AND 1, L_000002c8feaf7ec0, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7d540 .functor OR 1, L_000002c8fea7e490, L_000002c8fea7d1c0, C4<0>, C4<0>;
v000002c8fead7400_0 .net "and_in0", 0 0, L_000002c8fea7e490;  1 drivers
v000002c8fead68c0_0 .net "and_in1", 0 0, L_000002c8fea7d1c0;  1 drivers
v000002c8fead60a0_0 .net "in0", 0 0, L_000002c8feaf6200;  1 drivers
v000002c8fead7040_0 .net "in1", 0 0, L_000002c8feaf7ec0;  1 drivers
v000002c8fead74a0_0 .net "not_sel", 0 0, L_000002c8fea7dee0;  1 drivers
v000002c8fead66e0_0 .net "out", 0 0, L_000002c8fea7d540;  1 drivers
v000002c8fead6aa0_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fe8e7370 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_000002c8fe8ed820;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v000002c8feadc8e0_0 .net "in0", 4 0, v000002c8feae8e50_0;  alias, 1 drivers
v000002c8feadc7a0_0 .net "in1", 4 0, v000002c8feae90d0_0;  alias, 1 drivers
v000002c8feadc660_0 .net "out", 4 0, L_000002c8feaf6520;  alias, 1 drivers
v000002c8feadc980_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
L_000002c8feaf6de0 .part v000002c8feae8e50_0, 0, 1;
L_000002c8feaf81e0 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feaf6ca0 .part v000002c8feae8e50_0, 1, 1;
L_000002c8feaf7880 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feaf8000 .part v000002c8feae8e50_0, 2, 1;
L_000002c8feaf8280 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feaf8320 .part v000002c8feae8e50_0, 3, 1;
L_000002c8feaf79c0 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feaf7e20 .part v000002c8feae8e50_0, 4, 1;
L_000002c8feaf83c0 .part v000002c8feae90d0_0, 4, 1;
LS_000002c8feaf6520_0_0 .concat8 [ 1 1 1 1], L_000002c8fea7e0a0, L_000002c8fea7eab0, L_000002c8fea7ea40, L_000002c8fea65e10;
LS_000002c8feaf6520_0_4 .concat8 [ 1 0 0 0], L_000002c8fe8d12a0;
L_000002c8feaf6520 .concat8 [ 4 1 0 0], LS_000002c8feaf6520_0_0, LS_000002c8feaf6520_0_4;
S_000002c8fe8e7500 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_000002c8fe8e7370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7d230 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7d460 .functor AND 1, L_000002c8feaf6de0, L_000002c8fea7d230, C4<1>, C4<1>;
L_000002c8fea7df50 .functor AND 1, L_000002c8feaf81e0, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7e0a0 .functor OR 1, L_000002c8fea7d460, L_000002c8fea7df50, C4<0>, C4<0>;
v000002c8fead7ea0_0 .net "and_in0", 0 0, L_000002c8fea7d460;  1 drivers
v000002c8fead6140_0 .net "and_in1", 0 0, L_000002c8fea7df50;  1 drivers
v000002c8fead7220_0 .net "in0", 0 0, L_000002c8feaf6de0;  1 drivers
v000002c8fead6be0_0 .net "in1", 0 0, L_000002c8feaf81e0;  1 drivers
v000002c8fead6320_0 .net "not_sel", 0 0, L_000002c8fea7d230;  1 drivers
v000002c8fead6c80_0 .net "out", 0 0, L_000002c8fea7e0a0;  1 drivers
v000002c8fead63c0_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fe8ef690 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_000002c8fe8e7370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7d5b0 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7d620 .functor AND 1, L_000002c8feaf6ca0, L_000002c8fea7d5b0, C4<1>, C4<1>;
L_000002c8fea7e110 .functor AND 1, L_000002c8feaf7880, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7eab0 .functor OR 1, L_000002c8fea7d620, L_000002c8fea7e110, C4<0>, C4<0>;
v000002c8fead6f00_0 .net "and_in0", 0 0, L_000002c8fea7d620;  1 drivers
v000002c8fead70e0_0 .net "and_in1", 0 0, L_000002c8fea7e110;  1 drivers
v000002c8fead72c0_0 .net "in0", 0 0, L_000002c8feaf6ca0;  1 drivers
v000002c8fead6460_0 .net "in1", 0 0, L_000002c8feaf7880;  1 drivers
v000002c8fead7360_0 .net "not_sel", 0 0, L_000002c8fea7d5b0;  1 drivers
v000002c8fead7540_0 .net "out", 0 0, L_000002c8fea7eab0;  1 drivers
v000002c8fead6640_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fe8ef820 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_000002c8fe8e7370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7e810 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7e9d0 .functor AND 1, L_000002c8feaf8000, L_000002c8fea7e810, C4<1>, C4<1>;
L_000002c8fea7e880 .functor AND 1, L_000002c8feaf8280, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea7ea40 .functor OR 1, L_000002c8fea7e9d0, L_000002c8fea7e880, C4<0>, C4<0>;
v000002c8fead6500_0 .net "and_in0", 0 0, L_000002c8fea7e9d0;  1 drivers
v000002c8fead65a0_0 .net "and_in1", 0 0, L_000002c8fea7e880;  1 drivers
v000002c8fead75e0_0 .net "in0", 0 0, L_000002c8feaf8000;  1 drivers
v000002c8fead7680_0 .net "in1", 0 0, L_000002c8feaf8280;  1 drivers
v000002c8fead7720_0 .net "not_sel", 0 0, L_000002c8fea7e810;  1 drivers
v000002c8fead77c0_0 .net "out", 0 0, L_000002c8fea7ea40;  1 drivers
v000002c8fead7900_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8fea56680 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_000002c8fe8e7370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea7e8f0 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea7eb20 .functor AND 1, L_000002c8feaf8320, L_000002c8fea7e8f0, C4<1>, C4<1>;
L_000002c8fea7e960 .functor AND 1, L_000002c8feaf79c0, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fea65e10 .functor OR 1, L_000002c8fea7eb20, L_000002c8fea7e960, C4<0>, C4<0>;
v000002c8fead79a0_0 .net "and_in0", 0 0, L_000002c8fea7eb20;  1 drivers
v000002c8feadd7e0_0 .net "and_in1", 0 0, L_000002c8fea7e960;  1 drivers
v000002c8feadca20_0 .net "in0", 0 0, L_000002c8feaf8320;  1 drivers
v000002c8feadcac0_0 .net "in1", 0 0, L_000002c8feaf79c0;  1 drivers
v000002c8feadde20_0 .net "not_sel", 0 0, L_000002c8fea7e8f0;  1 drivers
v000002c8feadd2e0_0 .net "out", 0 0, L_000002c8fea65e10;  1 drivers
v000002c8feaddb00_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8feadeb20 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_000002c8fe8e7370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8fea656a0 .functor NOT 1, L_000002c8fea7ce40, C4<0>, C4<0>, C4<0>;
L_000002c8fea65940 .functor AND 1, L_000002c8feaf7e20, L_000002c8fea656a0, C4<1>, C4<1>;
L_000002c8fea65a90 .functor AND 1, L_000002c8feaf83c0, L_000002c8fea7ce40, C4<1>, C4<1>;
L_000002c8fe8d12a0 .functor OR 1, L_000002c8fea65940, L_000002c8fea65a90, C4<0>, C4<0>;
v000002c8feadc520_0 .net "and_in0", 0 0, L_000002c8fea65940;  1 drivers
v000002c8feaddd80_0 .net "and_in1", 0 0, L_000002c8fea65a90;  1 drivers
v000002c8feadda60_0 .net "in0", 0 0, L_000002c8feaf7e20;  1 drivers
v000002c8feadcfc0_0 .net "in1", 0 0, L_000002c8feaf83c0;  1 drivers
v000002c8feadcca0_0 .net "not_sel", 0 0, L_000002c8fea656a0;  1 drivers
v000002c8feadcb60_0 .net "out", 0 0, L_000002c8fe8d12a0;  1 drivers
v000002c8feadcc00_0 .net "sel", 0 0, L_000002c8fea7ce40;  alias, 1 drivers
S_000002c8feadecb0 .scope module, "cmp_2" "comparator" 5 102, 6 38 0, S_000002c8fe8eeec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_000002c8fe9360e0 .functor XNOR 1, L_000002c8feaf5e40, L_000002c8feaf7ba0, C4<0>, C4<0>;
L_000002c8feb48c40 .functor XNOR 1, L_000002c8feaf7060, L_000002c8feaf5da0, C4<0>, C4<0>;
L_000002c8feb48b60 .functor XNOR 1, L_000002c8feaf6f20, L_000002c8feaf6160, C4<0>, C4<0>;
L_000002c8feb48bd0 .functor XNOR 1, L_000002c8feaf5d00, L_000002c8feaf7ce0, C4<0>, C4<0>;
L_000002c8feb491f0 .functor XNOR 1, L_000002c8feaf7560, L_000002c8feaf62a0, C4<0>, C4<0>;
L_000002c8feb48e70 .functor NOT 1, L_000002c8feaf63e0, C4<0>, C4<0>, C4<0>;
L_000002c8feb48850 .functor NOT 1, L_000002c8feaf6980, C4<0>, C4<0>, C4<0>;
L_000002c8feb47740 .functor NOT 1, L_000002c8feaf7d80, C4<0>, C4<0>, C4<0>;
L_000002c8feb48e00 .functor NOT 1, L_000002c8feaf5c60, C4<0>, C4<0>, C4<0>;
L_000002c8feb48ee0 .functor NOT 1, L_000002c8feaf7600, C4<0>, C4<0>, C4<0>;
L_000002c8feb48000 .functor AND 1, L_000002c8feaf65c0, L_000002c8feb48e70, C4<1>, C4<1>;
L_000002c8feb48620 .functor AND 1, L_000002c8feaf7740, L_000002c8feb48850, C4<1>, C4<1>;
L_000002c8feb48d20 .functor AND 1, L_000002c8feaf6700, L_000002c8feb47740, C4<1>, C4<1>;
L_000002c8feb49260 .functor AND 1, L_000002c8feaf6660, L_000002c8feb48e00, C4<1>, C4<1>;
L_000002c8feb47dd0 .functor AND 1, L_000002c8feaf6840, L_000002c8feb48ee0, C4<1>, C4<1>;
L_000002c8feb47890 .functor AND 1, L_000002c8feb491f0, L_000002c8feb49260, C4<1>, C4<1>;
L_000002c8feb476d0 .functor AND 1, L_000002c8feb491f0, L_000002c8feb48bd0, C4<1>, C4<1>;
L_000002c8feb47c80 .functor AND 1, L_000002c8feb476d0, L_000002c8feb48d20, C4<1>, C4<1>;
L_000002c8feb48cb0 .functor AND 1, L_000002c8feb476d0, L_000002c8feb48b60, C4<1>, C4<1>;
L_000002c8feb48150 .functor AND 1, L_000002c8feb48cb0, L_000002c8feb48620, C4<1>, C4<1>;
L_000002c8feb484d0 .functor AND 1, L_000002c8feb48cb0, L_000002c8feb48c40, C4<1>, C4<1>;
L_000002c8feb48d90 .functor AND 1, L_000002c8feb484d0, L_000002c8feb48000, C4<1>, C4<1>;
L_000002c8feb48310 .functor OR 1, L_000002c8feb47dd0, L_000002c8feb47890, C4<0>, C4<0>;
L_000002c8feb47820 .functor OR 1, L_000002c8feb48310, L_000002c8feb47c80, C4<0>, C4<0>;
L_000002c8feb48a80 .functor OR 1, L_000002c8feb47820, L_000002c8feb48150, C4<0>, C4<0>;
L_000002c8feb481c0 .functor OR 1, L_000002c8feb48a80, L_000002c8feb48d90, C4<0>, C4<0>;
v000002c8feae1ec0_0 .net "A", 4 0, v000002c8feae9c10_0;  1 drivers
v000002c8feae2640_0 .net "A_gt_B", 0 0, L_000002c8feb481c0;  1 drivers
v000002c8feae2c80_0 .net "B", 4 0, v000002c8feae90d0_0;  alias, 1 drivers
v000002c8feae32c0_0 .net *"_ivl_1", 0 0, L_000002c8feaf5e40;  1 drivers
v000002c8feae2460_0 .net *"_ivl_11", 0 0, L_000002c8feaf6160;  1 drivers
v000002c8feae3360_0 .net *"_ivl_13", 0 0, L_000002c8feaf5d00;  1 drivers
v000002c8feae37c0_0 .net *"_ivl_15", 0 0, L_000002c8feaf7ce0;  1 drivers
v000002c8feae2500_0 .net *"_ivl_17", 0 0, L_000002c8feaf7560;  1 drivers
v000002c8feae26e0_0 .net *"_ivl_19", 0 0, L_000002c8feaf62a0;  1 drivers
v000002c8feae2960_0 .net *"_ivl_21", 0 0, L_000002c8feaf63e0;  1 drivers
v000002c8feae2e60_0 .net *"_ivl_23", 0 0, L_000002c8feaf6980;  1 drivers
v000002c8feae2a00_0 .net *"_ivl_25", 0 0, L_000002c8feaf7d80;  1 drivers
v000002c8feae1100_0 .net *"_ivl_27", 0 0, L_000002c8feaf5c60;  1 drivers
v000002c8feae2aa0_0 .net *"_ivl_29", 0 0, L_000002c8feaf7600;  1 drivers
v000002c8feae2b40_0 .net *"_ivl_3", 0 0, L_000002c8feaf7ba0;  1 drivers
v000002c8feae14c0_0 .net *"_ivl_31", 0 0, L_000002c8feaf65c0;  1 drivers
v000002c8feae1560_0 .net *"_ivl_33", 0 0, L_000002c8feaf7740;  1 drivers
v000002c8feae16a0_0 .net *"_ivl_35", 0 0, L_000002c8feaf6700;  1 drivers
v000002c8feae1740_0 .net *"_ivl_37", 0 0, L_000002c8feaf6660;  1 drivers
v000002c8feae4940_0 .net *"_ivl_39", 0 0, L_000002c8feaf6840;  1 drivers
v000002c8feae44e0_0 .net *"_ivl_5", 0 0, L_000002c8feaf7060;  1 drivers
v000002c8feae3c20_0 .net *"_ivl_7", 0 0, L_000002c8feaf5da0;  1 drivers
v000002c8feae4300_0 .net *"_ivl_9", 0 0, L_000002c8feaf6f20;  1 drivers
v000002c8feae46c0_0 .net "eq0", 0 0, L_000002c8fe9360e0;  1 drivers
v000002c8feae43a0_0 .net "eq1", 0 0, L_000002c8feb48c40;  1 drivers
v000002c8feae39a0_0 .net "eq2", 0 0, L_000002c8feb48b60;  1 drivers
v000002c8feae4b20_0 .net "eq3", 0 0, L_000002c8feb48bd0;  1 drivers
v000002c8feae4e40_0 .net "eq4", 0 0, L_000002c8feb491f0;  1 drivers
v000002c8feae3f40_0 .net "eq4_and_eq3", 0 0, L_000002c8feb476d0;  1 drivers
v000002c8feae4bc0_0 .net "eq4_and_gt3", 0 0, L_000002c8feb47890;  1 drivers
v000002c8feae4440_0 .net "eq4_eq3_and_eq2", 0 0, L_000002c8feb48cb0;  1 drivers
v000002c8feae4a80_0 .net "eq4_eq3_and_gt2", 0 0, L_000002c8feb47c80;  1 drivers
v000002c8feae4580_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_000002c8feb484d0;  1 drivers
v000002c8feae4120_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_000002c8feb48150;  1 drivers
v000002c8feae3860_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_000002c8feb48d90;  1 drivers
v000002c8feae4c60_0 .net "greater", 4 0, L_000002c8feb4ba40;  alias, 1 drivers
v000002c8feae4ee0_0 .net "gt0", 0 0, L_000002c8feb48000;  1 drivers
v000002c8feae41c0_0 .net "gt1", 0 0, L_000002c8feb48620;  1 drivers
v000002c8feae3cc0_0 .net "gt2", 0 0, L_000002c8feb48d20;  1 drivers
v000002c8feae4da0_0 .net "gt3", 0 0, L_000002c8feb49260;  1 drivers
v000002c8feae4d00_0 .net "gt4", 0 0, L_000002c8feb47dd0;  1 drivers
v000002c8feae4080_0 .net "not_B0", 0 0, L_000002c8feb48e70;  1 drivers
v000002c8feae3900_0 .net "not_B1", 0 0, L_000002c8feb48850;  1 drivers
v000002c8feae4760_0 .net "not_B2", 0 0, L_000002c8feb47740;  1 drivers
v000002c8feae3a40_0 .net "not_B3", 0 0, L_000002c8feb48e00;  1 drivers
v000002c8feae4800_0 .net "not_B4", 0 0, L_000002c8feb48ee0;  1 drivers
v000002c8feae4620_0 .net "or_temp1", 0 0, L_000002c8feb48310;  1 drivers
v000002c8feae3ae0_0 .net "or_temp2", 0 0, L_000002c8feb47820;  1 drivers
v000002c8feae48a0_0 .net "or_temp3", 0 0, L_000002c8feb48a80;  1 drivers
v000002c8feae49e0_0 .net "smaller", 4 0, L_000002c8feb4c080;  alias, 1 drivers
L_000002c8feaf5e40 .part v000002c8feae9c10_0, 0, 1;
L_000002c8feaf7ba0 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feaf7060 .part v000002c8feae9c10_0, 1, 1;
L_000002c8feaf5da0 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feaf6f20 .part v000002c8feae9c10_0, 2, 1;
L_000002c8feaf6160 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feaf5d00 .part v000002c8feae9c10_0, 3, 1;
L_000002c8feaf7ce0 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feaf7560 .part v000002c8feae9c10_0, 4, 1;
L_000002c8feaf62a0 .part v000002c8feae90d0_0, 4, 1;
L_000002c8feaf63e0 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feaf6980 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feaf7d80 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feaf5c60 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feaf7600 .part v000002c8feae90d0_0, 4, 1;
L_000002c8feaf65c0 .part v000002c8feae9c10_0, 0, 1;
L_000002c8feaf7740 .part v000002c8feae9c10_0, 1, 1;
L_000002c8feaf6700 .part v000002c8feae9c10_0, 2, 1;
L_000002c8feaf6660 .part v000002c8feae9c10_0, 3, 1;
L_000002c8feaf6840 .part v000002c8feae9c10_0, 4, 1;
S_000002c8feadee40 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_000002c8feadecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v000002c8feae19c0_0 .net "in0", 4 0, v000002c8feae90d0_0;  alias, 1 drivers
v000002c8feae1240_0 .net "in1", 4 0, v000002c8feae9c10_0;  alias, 1 drivers
v000002c8feae3400_0 .net "out", 4 0, L_000002c8feb4ba40;  alias, 1 drivers
v000002c8feae1a60_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
L_000002c8feaf7f60 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feaf67a0 .part v000002c8feae9c10_0, 0, 1;
L_000002c8feaf6a20 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feaf6ac0 .part v000002c8feae9c10_0, 1, 1;
L_000002c8feb4a140 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feb4aaa0 .part v000002c8feae9c10_0, 2, 1;
L_000002c8feb49b00 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feb49d80 .part v000002c8feae9c10_0, 3, 1;
L_000002c8feb49f60 .part v000002c8feae90d0_0, 4, 1;
L_000002c8feb4ab40 .part v000002c8feae9c10_0, 4, 1;
LS_000002c8feb4ba40_0_0 .concat8 [ 1 1 1 1], L_000002c8feb48fc0, L_000002c8feb47970, L_000002c8feb47eb0, L_000002c8feb488c0;
LS_000002c8feb4ba40_0_4 .concat8 [ 1 0 0 0], L_000002c8feb485b0;
L_000002c8feb4ba40 .concat8 [ 4 1 0 0], LS_000002c8feb4ba40_0_0, LS_000002c8feb4ba40_0_4;
S_000002c8feade030 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_000002c8feadee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb48f50 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb48af0 .functor AND 1, L_000002c8feaf7f60, L_000002c8feb48f50, C4<1>, C4<1>;
L_000002c8feb47cf0 .functor AND 1, L_000002c8feaf67a0, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb48fc0 .functor OR 1, L_000002c8feb48af0, L_000002c8feb47cf0, C4<0>, C4<0>;
v000002c8feae0760_0 .net "and_in0", 0 0, L_000002c8feb48af0;  1 drivers
v000002c8feae0ee0_0 .net "and_in1", 0 0, L_000002c8feb47cf0;  1 drivers
v000002c8feae0a80_0 .net "in0", 0 0, L_000002c8feaf7f60;  1 drivers
v000002c8feae0080_0 .net "in1", 0 0, L_000002c8feaf67a0;  1 drivers
v000002c8feae0120_0 .net "not_sel", 0 0, L_000002c8feb48f50;  1 drivers
v000002c8feadfae0_0 .net "out", 0 0, L_000002c8feb48fc0;  1 drivers
v000002c8feadfb80_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feade670 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_000002c8feadee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb49030 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb490a0 .functor AND 1, L_000002c8feaf6a20, L_000002c8feb49030, C4<1>, C4<1>;
L_000002c8feb48770 .functor AND 1, L_000002c8feaf6ac0, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb47970 .functor OR 1, L_000002c8feb490a0, L_000002c8feb48770, C4<0>, C4<0>;
v000002c8feae0300_0 .net "and_in0", 0 0, L_000002c8feb490a0;  1 drivers
v000002c8feae0bc0_0 .net "and_in1", 0 0, L_000002c8feb48770;  1 drivers
v000002c8feae0c60_0 .net "in0", 0 0, L_000002c8feaf6a20;  1 drivers
v000002c8feae0d00_0 .net "in1", 0 0, L_000002c8feaf6ac0;  1 drivers
v000002c8feae0e40_0 .net "not_sel", 0 0, L_000002c8feb49030;  1 drivers
v000002c8feadf540_0 .net "out", 0 0, L_000002c8feb47970;  1 drivers
v000002c8feadf680_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feade990 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_000002c8feadee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb49180 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb477b0 .functor AND 1, L_000002c8feb4a140, L_000002c8feb49180, C4<1>, C4<1>;
L_000002c8feb47900 .functor AND 1, L_000002c8feb4aaa0, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb47eb0 .functor OR 1, L_000002c8feb477b0, L_000002c8feb47900, C4<0>, C4<0>;
v000002c8feae01c0_0 .net "and_in0", 0 0, L_000002c8feb477b0;  1 drivers
v000002c8feae0260_0 .net "and_in1", 0 0, L_000002c8feb47900;  1 drivers
v000002c8feadf720_0 .net "in0", 0 0, L_000002c8feb4a140;  1 drivers
v000002c8feae03a0_0 .net "in1", 0 0, L_000002c8feb4aaa0;  1 drivers
v000002c8feadf040_0 .net "not_sel", 0 0, L_000002c8feb49180;  1 drivers
v000002c8feae0440_0 .net "out", 0 0, L_000002c8feb47eb0;  1 drivers
v000002c8feadf7c0_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feade1c0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_000002c8feadee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb479e0 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb47a50 .functor AND 1, L_000002c8feb49b00, L_000002c8feb479e0, C4<1>, C4<1>;
L_000002c8feb49110 .functor AND 1, L_000002c8feb49d80, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb488c0 .functor OR 1, L_000002c8feb47a50, L_000002c8feb49110, C4<0>, C4<0>;
v000002c8feadf0e0_0 .net "and_in0", 0 0, L_000002c8feb47a50;  1 drivers
v000002c8feae04e0_0 .net "and_in1", 0 0, L_000002c8feb49110;  1 drivers
v000002c8feadf860_0 .net "in0", 0 0, L_000002c8feb49b00;  1 drivers
v000002c8feadf2c0_0 .net "in1", 0 0, L_000002c8feb49d80;  1 drivers
v000002c8feadf220_0 .net "not_sel", 0 0, L_000002c8feb479e0;  1 drivers
v000002c8feadf900_0 .net "out", 0 0, L_000002c8feb488c0;  1 drivers
v000002c8feadf9a0_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feade800 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_000002c8feadee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb47f20 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb47ac0 .functor AND 1, L_000002c8feb49f60, L_000002c8feb47f20, C4<1>, C4<1>;
L_000002c8feb47d60 .functor AND 1, L_000002c8feb4ab40, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb485b0 .functor OR 1, L_000002c8feb47ac0, L_000002c8feb47d60, C4<0>, C4<0>;
v000002c8feae0580_0 .net "and_in0", 0 0, L_000002c8feb47ac0;  1 drivers
v000002c8feadf360_0 .net "and_in1", 0 0, L_000002c8feb47d60;  1 drivers
v000002c8feae0620_0 .net "in0", 0 0, L_000002c8feb49f60;  1 drivers
v000002c8feadf400_0 .net "in1", 0 0, L_000002c8feb4ab40;  1 drivers
v000002c8feadf4a0_0 .net "not_sel", 0 0, L_000002c8feb47f20;  1 drivers
v000002c8feae1920_0 .net "out", 0 0, L_000002c8feb485b0;  1 drivers
v000002c8feae2fa0_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feade350 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_000002c8feadecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v000002c8feae1600_0 .net "in0", 4 0, v000002c8feae9c10_0;  alias, 1 drivers
v000002c8feae1420_0 .net "in1", 4 0, v000002c8feae90d0_0;  alias, 1 drivers
v000002c8feae35e0_0 .net "out", 4 0, L_000002c8feb4c080;  alias, 1 drivers
v000002c8feae1e20_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
L_000002c8feb4a280 .part v000002c8feae9c10_0, 0, 1;
L_000002c8feb4b2c0 .part v000002c8feae90d0_0, 0, 1;
L_000002c8feb4b9a0 .part v000002c8feae9c10_0, 1, 1;
L_000002c8feb4b360 .part v000002c8feae90d0_0, 1, 1;
L_000002c8feb4a000 .part v000002c8feae9c10_0, 2, 1;
L_000002c8feb4b400 .part v000002c8feae90d0_0, 2, 1;
L_000002c8feb4a320 .part v000002c8feae9c10_0, 3, 1;
L_000002c8feb4ad20 .part v000002c8feae90d0_0, 3, 1;
L_000002c8feb4a6e0 .part v000002c8feae9c10_0, 4, 1;
L_000002c8feb4bae0 .part v000002c8feae90d0_0, 4, 1;
LS_000002c8feb4c080_0_0 .concat8 [ 1 1 1 1], L_000002c8feb47ba0, L_000002c8feb47f90, L_000002c8feb48380, L_000002c8feb487e0;
LS_000002c8feb4c080_0_4 .concat8 [ 1 0 0 0], L_000002c8feb495e0;
L_000002c8feb4c080 .concat8 [ 4 1 0 0], LS_000002c8feb4c080_0_0, LS_000002c8feb4c080_0_4;
S_000002c8feade4e0 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_000002c8feade350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb48230 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb48690 .functor AND 1, L_000002c8feb4a280, L_000002c8feb48230, C4<1>, C4<1>;
L_000002c8feb47b30 .functor AND 1, L_000002c8feb4b2c0, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb47ba0 .functor OR 1, L_000002c8feb48690, L_000002c8feb47b30, C4<0>, C4<0>;
v000002c8feae1b00_0 .net "and_in0", 0 0, L_000002c8feb48690;  1 drivers
v000002c8feae20a0_0 .net "and_in1", 0 0, L_000002c8feb47b30;  1 drivers
v000002c8feae2280_0 .net "in0", 0 0, L_000002c8feb4a280;  1 drivers
v000002c8feae1f60_0 .net "in1", 0 0, L_000002c8feb4b2c0;  1 drivers
v000002c8feae2140_0 .net "not_sel", 0 0, L_000002c8feb48230;  1 drivers
v000002c8feae11a0_0 .net "out", 0 0, L_000002c8feb47ba0;  1 drivers
v000002c8feae1060_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feae5380 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_000002c8feade350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb482a0 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb47c10 .functor AND 1, L_000002c8feb4b9a0, L_000002c8feb482a0, C4<1>, C4<1>;
L_000002c8feb47e40 .functor AND 1, L_000002c8feb4b360, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb47f90 .functor OR 1, L_000002c8feb47c10, L_000002c8feb47e40, C4<0>, C4<0>;
v000002c8feae3040_0 .net "and_in0", 0 0, L_000002c8feb47c10;  1 drivers
v000002c8feae3720_0 .net "and_in1", 0 0, L_000002c8feb47e40;  1 drivers
v000002c8feae3680_0 .net "in0", 0 0, L_000002c8feb4b9a0;  1 drivers
v000002c8feae2be0_0 .net "in1", 0 0, L_000002c8feb4b360;  1 drivers
v000002c8feae1880_0 .net "not_sel", 0 0, L_000002c8feb482a0;  1 drivers
v000002c8feae34a0_0 .net "out", 0 0, L_000002c8feb47f90;  1 drivers
v000002c8feae2dc0_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feae6320 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_000002c8feade350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb48070 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb480e0 .functor AND 1, L_000002c8feb4a000, L_000002c8feb48070, C4<1>, C4<1>;
L_000002c8feb48700 .functor AND 1, L_000002c8feb4b400, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb48380 .functor OR 1, L_000002c8feb480e0, L_000002c8feb48700, C4<0>, C4<0>;
v000002c8feae2f00_0 .net "and_in0", 0 0, L_000002c8feb480e0;  1 drivers
v000002c8feae1d80_0 .net "and_in1", 0 0, L_000002c8feb48700;  1 drivers
v000002c8feae1ce0_0 .net "in0", 0 0, L_000002c8feb4a000;  1 drivers
v000002c8feae30e0_0 .net "in1", 0 0, L_000002c8feb4b400;  1 drivers
v000002c8feae2820_0 .net "not_sel", 0 0, L_000002c8feb48070;  1 drivers
v000002c8feae2d20_0 .net "out", 0 0, L_000002c8feb48380;  1 drivers
v000002c8feae3540_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feae6960 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_000002c8feade350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb483f0 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb48460 .functor AND 1, L_000002c8feb4a320, L_000002c8feb483f0, C4<1>, C4<1>;
L_000002c8feb48540 .functor AND 1, L_000002c8feb4ad20, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb487e0 .functor OR 1, L_000002c8feb48460, L_000002c8feb48540, C4<0>, C4<0>;
v000002c8feae17e0_0 .net "and_in0", 0 0, L_000002c8feb48460;  1 drivers
v000002c8feae2780_0 .net "and_in1", 0 0, L_000002c8feb48540;  1 drivers
v000002c8feae1ba0_0 .net "in0", 0 0, L_000002c8feb4a320;  1 drivers
v000002c8feae21e0_0 .net "in1", 0 0, L_000002c8feb4ad20;  1 drivers
v000002c8feae1380_0 .net "not_sel", 0 0, L_000002c8feb483f0;  1 drivers
v000002c8feae2000_0 .net "out", 0 0, L_000002c8feb487e0;  1 drivers
v000002c8feae1c40_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feae5510 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_000002c8feade350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_000002c8feb48930 .functor NOT 1, L_000002c8feb481c0, C4<0>, C4<0>, C4<0>;
L_000002c8feb489a0 .functor AND 1, L_000002c8feb4a6e0, L_000002c8feb48930, C4<1>, C4<1>;
L_000002c8feb48a10 .functor AND 1, L_000002c8feb4bae0, L_000002c8feb481c0, C4<1>, C4<1>;
L_000002c8feb495e0 .functor OR 1, L_000002c8feb489a0, L_000002c8feb48a10, C4<0>, C4<0>;
v000002c8feae28c0_0 .net "and_in0", 0 0, L_000002c8feb489a0;  1 drivers
v000002c8feae3180_0 .net "and_in1", 0 0, L_000002c8feb48a10;  1 drivers
v000002c8feae12e0_0 .net "in0", 0 0, L_000002c8feb4a6e0;  1 drivers
v000002c8feae3220_0 .net "in1", 0 0, L_000002c8feb4bae0;  1 drivers
v000002c8feae25a0_0 .net "not_sel", 0 0, L_000002c8feb48930;  1 drivers
v000002c8feae2320_0 .net "out", 0 0, L_000002c8feb495e0;  1 drivers
v000002c8feae23c0_0 .net "sel", 0 0, L_000002c8feb481c0;  alias, 1 drivers
S_000002c8feae6af0 .scope module, "m" "mem" 5 83, 7 6 0, S_000002c8fe8eeec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "readEnable";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INOUT 6 "data";
P_000002c8fe89d6b0 .param/l "ADDR_WIDTH" 0 7 8, +C4<00000000000000000000000000000100>;
P_000002c8fe89d6e8 .param/l "DATA_WIDTH" 0 7 9, +C4<000000000000000000000000000000110>;
L_000002c8fea7d310 .functor AND 1, v000002c8feae7ff0_0, L_000002c8feaf8aa0, C4<1>, C4<1>;
v000002c8feae3ea0_0 .net *"_ivl_1", 0 0, L_000002c8feaf8aa0;  1 drivers
v000002c8feae3b80_0 .net *"_ivl_3", 0 0, L_000002c8fea7d310;  1 drivers
o000002c8fea88058 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000002c8feae3d60_0 name=_ivl_4
v000002c8feae3e00_0 .net "addr", 3 0, L_000002c8feaf8960;  alias, 1 drivers
v000002c8feae3fe0_0 .net "clk", 0 0, v000002c8feaf9540_0;  alias, 1 drivers
v000002c8feae4260_0 .net8 "data", 5 0, RS_000002c8fea880b8;  alias, 2 drivers
v000002c8feae7870 .array "memory", 0 15, 5 0;
v000002c8feae9df0_0 .net "readEnable", 0 0, v000002c8feae7ff0_0;  1 drivers
v000002c8feae9530_0 .var "temp_data", 5 0;
v000002c8feae7690_0 .net "writeEnable", 0 0, v000002c8feae8810_0;  1 drivers
L_000002c8feaf8aa0 .reduce/nor v000002c8feae8810_0;
L_000002c8feaf8e60 .functor MUXZ 6, o000002c8fea88058, v000002c8feae9530_0, L_000002c8fea7d310, C4<>;
S_000002c8feae56a0 .scope module, "u_seven_segment_display" "seven_segment_display" 3 61, 8 1 0, S_000002c8fe8fb050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "number1";
    .port_info 3 /INPUT 5 "number2";
    .port_info 4 /OUTPUT 8 "an";
    .port_info 5 /OUTPUT 7 "a_to_g";
P_000002c8feaf5870 .param/l "A" 1 8 22, C4<0001000>;
P_000002c8feaf58a8 .param/l "B" 1 8 23, C4<1100000>;
P_000002c8feaf58e0 .param/l "C" 1 8 24, C4<0110001>;
P_000002c8feaf5918 .param/l "D" 1 8 25, C4<1000010>;
P_000002c8feaf5950 .param/l "E" 1 8 26, C4<0110000>;
P_000002c8feaf5988 .param/l "EIGHT" 1 8 20, C4<0000000>;
P_000002c8feaf59c0 .param/l "F" 1 8 27, C4<0111000>;
P_000002c8feaf59f8 .param/l "FIVE" 1 8 17, C4<0100100>;
P_000002c8feaf5a30 .param/l "FOUR" 1 8 16, C4<1001100>;
P_000002c8feaf5a68 .param/l "NINE" 1 8 21, C4<0000100>;
P_000002c8feaf5aa0 .param/l "ONE" 1 8 13, C4<1001111>;
P_000002c8feaf5ad8 .param/l "SEVEN" 1 8 19, C4<0001111>;
P_000002c8feaf5b10 .param/l "SIX" 1 8 18, C4<0100000>;
P_000002c8feaf5b48 .param/l "THREE" 1 8 15, C4<0000110>;
P_000002c8feaf5b80 .param/l "TWO" 1 8 14, C4<0010010>;
P_000002c8feaf5bb8 .param/l "ZERO" 1 8 12, C4<0000001>;
v000002c8feae88b0_0 .net *"_ivl_0", 31 0, L_000002c8feb4af00;  1 drivers
v000002c8feae8950_0 .net *"_ivl_10", 31 0, L_000002c8feb4bb80;  1 drivers
L_000002c8feafa050 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c8feae8db0_0 .net *"_ivl_13", 26 0, L_000002c8feafa050;  1 drivers
L_000002c8feafa098 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002c8feae8ef0_0 .net/2u *"_ivl_14", 31 0, L_000002c8feafa098;  1 drivers
v000002c8feaea6b0_0 .net *"_ivl_16", 31 0, L_000002c8feb4bd60;  1 drivers
v000002c8feaea2f0_0 .net *"_ivl_20", 31 0, L_000002c8feb4afa0;  1 drivers
L_000002c8feafa0e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c8feaea750_0 .net *"_ivl_23", 26 0, L_000002c8feafa0e0;  1 drivers
L_000002c8feafa128 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002c8feaeaed0_0 .net/2u *"_ivl_24", 31 0, L_000002c8feafa128;  1 drivers
v000002c8feaeb290_0 .net *"_ivl_26", 31 0, L_000002c8feb4b4a0;  1 drivers
L_000002c8feaf9fc0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c8feaead90_0 .net *"_ivl_3", 26 0, L_000002c8feaf9fc0;  1 drivers
v000002c8feaea9d0_0 .net *"_ivl_30", 31 0, L_000002c8feb4b040;  1 drivers
L_000002c8feafa170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c8feaeb3d0_0 .net *"_ivl_33", 26 0, L_000002c8feafa170;  1 drivers
L_000002c8feafa1b8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002c8feaea390_0 .net/2u *"_ivl_34", 31 0, L_000002c8feafa1b8;  1 drivers
v000002c8feae9f30_0 .net *"_ivl_36", 31 0, L_000002c8feb4bc20;  1 drivers
L_000002c8feafa008 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000002c8feaeacf0_0 .net/2u *"_ivl_4", 31 0, L_000002c8feafa008;  1 drivers
v000002c8feaeb0b0_0 .net *"_ivl_6", 31 0, L_000002c8feb4bcc0;  1 drivers
v000002c8feaeb330_0 .var "a_to_g", 6 0;
v000002c8feaea110_0 .var "an", 7 0;
v000002c8feaeae30_0 .net "clk", 0 0, v000002c8feaf9540_0;  alias, 1 drivers
v000002c8feaea7f0_0 .var "digit_to_display", 3 0;
v000002c8feaeb470_0 .net "display_select", 2 0, L_000002c8feb4abe0;  1 drivers
v000002c8feaeb510_0 .net "number1", 4 0, v000002c8feae9850_0;  alias, 1 drivers
v000002c8feaeaf70_0 .net "number1_ones", 3 0, L_000002c8feb4a0a0;  1 drivers
v000002c8feae9fd0_0 .net "number1_tens", 3 0, L_000002c8feb49c40;  1 drivers
v000002c8feaea4d0_0 .net "number2", 4 0, v000002c8feae8270_0;  alias, 1 drivers
v000002c8feae9e90_0 .net "number2_ones", 3 0, L_000002c8feb49e20;  1 drivers
v000002c8feaeb1f0_0 .net "number2_tens", 3 0, L_000002c8feb4b860;  1 drivers
v000002c8feaeb010_0 .var "refresh_counter", 19 0;
v000002c8feaea610_0 .net "reset", 0 0, v000002c8feaf97c0_0;  alias, 1 drivers
E_000002c8fe93dae0 .event anyedge, v000002c8feaea7f0_0;
E_000002c8fe93df60/0 .event anyedge, v000002c8feaeb470_0, v000002c8feae9e90_0, v000002c8feaeb1f0_0, v000002c8feae9fd0_0;
E_000002c8fe93df60/1 .event anyedge, v000002c8feaeaf70_0;
E_000002c8fe93df60 .event/or E_000002c8fe93df60/0, E_000002c8fe93df60/1;
E_000002c8fe93eb20 .event anyedge, v000002c8feaeb470_0;
L_000002c8feb4af00 .concat [ 5 27 0 0], v000002c8feae9850_0, L_000002c8feaf9fc0;
L_000002c8feb4bcc0 .arith/div 32, L_000002c8feb4af00, L_000002c8feafa008;
L_000002c8feb49c40 .part L_000002c8feb4bcc0, 0, 4;
L_000002c8feb4bb80 .concat [ 5 27 0 0], v000002c8feae9850_0, L_000002c8feafa050;
L_000002c8feb4bd60 .arith/mod 32, L_000002c8feb4bb80, L_000002c8feafa098;
L_000002c8feb4a0a0 .part L_000002c8feb4bd60, 0, 4;
L_000002c8feb4afa0 .concat [ 5 27 0 0], v000002c8feae8270_0, L_000002c8feafa0e0;
L_000002c8feb4b4a0 .arith/div 32, L_000002c8feb4afa0, L_000002c8feafa128;
L_000002c8feb4b860 .part L_000002c8feb4b4a0, 0, 4;
L_000002c8feb4b040 .concat [ 5 27 0 0], v000002c8feae8270_0, L_000002c8feafa170;
L_000002c8feb4bc20 .arith/mod 32, L_000002c8feb4b040, L_000002c8feafa1b8;
L_000002c8feb49e20 .part L_000002c8feb4bc20, 0, 4;
L_000002c8feb4abe0 .part v000002c8feaeb010_0, 17, 3;
    .scope S_000002c8fe8fb1e0;
T_0 ;
    %wait E_000002c8fe93dde0;
    %load/vec4 v000002c8fea67460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c8fea670a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002c8fea66f60_0;
    %assign/vec4 v000002c8fea670a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002c8fe8fb1e0;
T_1 ;
    %wait E_000002c8fe93e4e0;
    %load/vec4 v000002c8fea670a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.10;
T_1.0 ;
    %load/vec4 v000002c8fea67140_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.14, 10;
    %load/vec4 v000002c8fea67460_0;
    %nor/r;
    %and;
T_1.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.13, 9;
    %load/vec4 v000002c8fea66560_0;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
T_1.12 ;
    %jmp T_1.10;
T_1.1 ;
    %load/vec4 v000002c8fea66560_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %load/vec4 v000002c8fea673c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.17, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_1.18, 9;
T_1.17 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_1.18, 9;
 ; End of false expr.
    %blend;
T_1.18;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.10;
T_1.3 ;
    %load/vec4 v000002c8fea66560_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v000002c8fea66600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
T_1.22 ;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000002c8fea66600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
T_1.24 ;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002c8fea66f60_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c8feae6af0;
T_2 ;
    %wait E_000002c8fe93e4e0;
    %load/vec4 v000002c8feae7690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 7 22 "$display", "memory write at %d with value %d", v000002c8feae3e00_0, v000002c8feae4260_0 {0 0 0};
    %load/vec4 v000002c8feae4260_0;
    %load/vec4 v000002c8feae3e00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c8feae7870, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c8feae9df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002c8feae3e00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002c8feae7870, 4;
    %assign/vec4 v000002c8feae9530_0, 0;
    %load/vec4 v000002c8feae3e00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002c8feae7870, 4;
    %vpi_call 7 26 "$display", "memory read at %d of value %d", v000002c8feae3e00_0, S<0,vec4,u6> {1 0 0};
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c8fe8eeec0;
T_3 ;
    %wait E_000002c8fe93e4e0;
    %load/vec4 v000002c8feae98f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000002c8feae8bd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae9990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae9990_0, 0;
T_3.1 ;
    %load/vec4 v000002c8feae7ff0_0;
    %load/vec4 v000002c8feae8810_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v000002c8feae7f50_0;
    %pad/u 5;
    %assign/vec4 v000002c8feae8770_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002c8feae8770_0, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c8fe8eeec0;
T_4 ;
    %wait E_000002c8fe93e4e0;
    %load/vec4 v000002c8feae8450_0;
    %pad/u 3;
    %assign/vec4 v000002c8feae8b30_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c8fe8eeec0;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c8feae8090_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feae8a90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feae8450_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_000002c8fe8eeec0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c8feae9850_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002c8feae8270_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_000002c8fe8eeec0;
T_7 ;
    %wait E_000002c8fe93e4e0;
    %load/vec4 v000002c8feae98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae7cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c8feae8450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae8a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002c8feae8090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae8bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002c8feae8270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002c8feae9850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002c8feae8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 5 132 "$display", "reset at address %d", v000002c8feae8090_0 {0 0 0};
    %load/vec4 v000002c8feae8090_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae8bd0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000002c8feae8090_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002c8feae8090_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %load/vec4 v000002c8feae9170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %jmp T_7.15;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %jmp T_7.15;
T_7.7 ;
    %jmp T_7.15;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %jmp T_7.15;
T_7.9 ;
    %jmp T_7.15;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %jmp T_7.15;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v000002c8feae7f50_0;
    %pushi/vec4 32, 0, 6;
    %and;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v000002c8feae9850_0;
    %assign/vec4 v000002c8feae8e50_0, 0;
    %load/vec4 v000002c8feae8270_0;
    %assign/vec4 v000002c8feae9c10_0, 0;
    %load/vec4 v000002c8feae7f50_0;
    %pad/u 5;
    %assign/vec4 v000002c8feae90d0_0, 0;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %load/vec4 v000002c8feae97b0_0;
    %assign/vec4 v000002c8feae9850_0, 0;
    %load/vec4 v000002c8feae8130_0;
    %assign/vec4 v000002c8feae8270_0, 0;
    %load/vec4 v000002c8feae8450_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v000002c8feae7cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae8a90_0, 0;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c8feae8450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae7cd0_0, 0;
T_7.21 ;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v000002c8feae8450_0;
    %addi 1, 0, 4;
    %store/vec4 v000002c8feae8450_0, 0, 4;
T_7.19 ;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae7ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c8feae8810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c8feae8a90_0, 0;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c8feae56a0;
T_8 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000002c8feaeb010_0, 0, 20;
    %end;
    .thread T_8;
    .scope S_000002c8feae56a0;
T_9 ;
    %wait E_000002c8fe93dde0;
    %load/vec4 v000002c8feaea610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002c8feaeb010_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002c8feaeb010_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002c8feaeb010_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002c8feae56a0;
T_10 ;
    %wait E_000002c8fe93eb20;
    %load/vec4 v000002c8feaeb470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v000002c8feaea110_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002c8feae56a0;
T_11 ;
    %wait E_000002c8fe93df60;
    %load/vec4 v000002c8feaeb470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v000002c8feae9e90_0;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v000002c8feaeb1f0_0;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000002c8feae9fd0_0;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000002c8feaeaf70_0;
    %store/vec4 v000002c8feaea7f0_0, 0, 4;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002c8feae56a0;
T_12 ;
    %wait E_000002c8fe93dae0;
    %load/vec4 v000002c8feaea7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000002c8feaeb330_0, 0, 7;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002c8fe95ee20;
T_13 ;
    %wait E_000002c8fe93e4a0;
    %jmp T_13;
    .thread T_13;
    .scope S_000002c8fe95ee20;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v000002c8feaf9540_0;
    %inv;
    %store/vec4 v000002c8feaf9540_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000002c8fe95ee20;
T_15 ;
    %pushi/vec4 19856547, 0, 32;
    %store/vec4 v000002c8feaf9400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf9540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf97c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf9360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf97c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf97c0_0, 0, 1;
    %delay 170000, 0;
    %vpi_call 2 54 "$display", "Writing data to memory..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf9360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 57 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 60 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 63 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 65 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 68 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 70 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 73 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 75 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 78 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 80 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 83 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 85 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 88 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 90 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 93 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 95 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 98 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 100 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 103 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 105 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 108 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 110 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 113 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 115 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 118 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 120 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 123 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 125 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 128 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 130 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 136 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf9360_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %delay 20000, 0;
    %vpi_call 2 145 "$display", "Reading data from memory..." {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 155 "$display", "data at various locations:" {0 0 0};
    %fork t_1, S_000002c8fea72370;
    %jmp t_0;
    .scope S_000002c8fea72370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c8fea67dc0_0, 0, 32;
T_15.0 ;
    %load/vec4 v000002c8fea67dc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v000002c8fea67dc0_0;
    %pad/s 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 159 "$display", "Data at address %d: %d", v000002c8feaf85a0_0, v000002c8feaf9040_0 {0 0 0};
    %load/vec4 v000002c8fea67dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c8fea67dc0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_000002c8fe95ee20;
t_0 %join;
    %delay 100000, 0;
    %vpi_call 2 162 "$display", "min %d, max %d", v000002c8feaeaa70_0, v000002c8feaeab10_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf97c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf97c0_0, 0, 1;
    %delay 170000, 0;
    %vpi_call 2 168 "$display", "Writing data to memory..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf9360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c8feaf85a0_0, 0, 4;
    %vpi_func 2 171 "$random" 32, v000002c8feaf9400_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002c8feaf9220_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %vpi_call 2 173 "$display", "Data write at address %d with value %d", v000002c8feaf85a0_0, v000002c8feaf9220_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf86e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c8feaf9360_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 178 "$display", "min %d, max %d", v000002c8feaeaa70_0, v000002c8feaeab10_0 {0 0 0};
    %delay 480000, 0;
    %vpi_call 2 179 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000002c8fe95ee20;
T_16 ;
    %vpi_call 2 183 "$dumpfile", "min_mex_tb.vcd" {0 0 0};
    %vpi_call 2 184 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c8fe95ee20 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    ".\maintb.vl";
    ".\min_mex.vl";
    ".\ctrl.vl";
    ".\dp.vl";
    ".\comparator.vl";
    ".\mem.vl";
    ".\ssd.vl";
