Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 05:45:00 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                     900         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin       2           
LUTAR-1    Warning           LUT drives async reset alert                    1           
TIMING-18  Warning           Missing input or output delay                   2           
TIMING-20  Warning           Non-clocked latch                               108         
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1748)
5. checking no_input_delay (21)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1116)
---------------------------
 There are 536 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: small_dip_switches[3] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: mode_sel/en5_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: model3_user3/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1748)
---------------------------------------------------
 There are 1748 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.502        0.000                      0                  798        0.052        0.000                      0                  778        3.000        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                ------------       ----------      --------------
nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core                                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core                                  {0.000 5.000}      10.000          100.000         
vga_display_inst/clk_gen_inst/inst/inclk0            {0.000 5.000}      10.000          100.000         
  c0_clk_gen                                         {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_core                                        5.502        0.000                      0                  449        0.052        0.000                      0                  449        4.500        0.000                       0                   215  
  clk_out2_clk_core                                        5.603        0.000                      0                  218        0.122        0.000                      0                  218        4.500        0.000                       0                   138  
  clkfbout_clk_core                                                                                                                                                                                    7.845        0.000                       0                     3  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                              3.000        0.000                       0                     1  
  c0_clk_gen                                              34.124        0.000                      0                   36        0.199        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.381        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        7.271        0.000                      0                   11        0.281        0.000                      0                    1  
clk_out1_clk_core  c0_clk_gen               5.706        0.000                      0                    6        0.280        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        7.523        0.000                      0                   41        0.413        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        8.214        0.000                      0                   33        0.377        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             c0_clk_gen                            
(none)             clk_out1_clk_core                     
(none)             clk_out2_clk_core                     
(none)             clkfbout_clk_core                     
(none)             clkfbout_clk_gen                      
(none)                                c0_clk_gen         
(none)                                clk_out1_clk_core  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
  To Clock:  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/send_resp_type_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.952ns (21.267%)  route 3.524ns (78.733%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.561     1.561    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=12, routed)          1.762     3.780    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     3.904 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           0.765     4.669    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     4.793 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2__0/O
                         net (fo=3, routed)           0.832     5.625    nolabel_line152/cmd_parse_i0/FSM_sequential_state_reg[0]_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.749 r  nolabel_line152/cmd_parse_i0/send_resp_type[0]_i_3/O
                         net (fo=1, routed)           0.165     5.914    nolabel_line152/cmd_parse_i0/send_resp_type[0]_i_3_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.038 r  nolabel_line152/cmd_parse_i0/send_resp_type[0]_i_1/O
                         net (fo=1, routed)           0.000     6.038    nolabel_line152/cmd_parse_i0/send_resp_type[0]_i_1_n_0
    SLICE_X38Y11         FDSE                                         r  nolabel_line152/cmd_parse_i0/send_resp_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.442    11.442    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X38Y11         FDSE                                         r  nolabel_line152/cmd_parse_i0/send_resp_type_reg[0]/C
                         clock pessimism              0.095    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X38Y11         FDSE (Setup_fdse_C_D)        0.077    11.540    nolabel_line152/cmd_parse_i0/send_resp_type_reg[0]
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.952ns (21.879%)  route 3.399ns (78.121%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.444     4.809    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          0.857     5.790    nolabel_line152/cmd_parse_i0/arg_sav_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.914 r  nolabel_line152/cmd_parse_i0/arg_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.914    nolabel_line152/cmd_parse_i0/arg_cnt[1]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440    11.440    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X36Y13         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_cnt_reg[1]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    11.490    nolabel_line152/cmd_parse_i0/arg_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.058ns (24.099%)  route 3.332ns (75.901%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.561     1.561    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=12, routed)          1.762     3.780    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     3.904 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           0.765     4.669    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.150     4.819 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_cnt[0]_i_2/O
                         net (fo=1, routed)           0.805     5.624    nolabel_line152/cmd_parse_i0/arg_cnt_reg[0]_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.328     5.952 r  nolabel_line152/cmd_parse_i0/arg_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.952    nolabel_line152/cmd_parse_i0/arg_cnt[0]_i_1_n_0
    SLICE_X38Y13         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440    11.440    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X38Y13         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_cnt_reg[0]/C
                         clock pessimism              0.095    11.535    
                         clock uncertainty           -0.074    11.461    
    SLICE_X38Y13         FDRE (Setup_fdre_C_D)        0.077    11.538    nolabel_line152/cmd_parse_i0/arg_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.288%)  route 3.253ns (79.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.444     4.809    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          0.711     5.644    nolabel_line152/cmd_parse_i0/arg_sav_0
    SLICE_X43Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.442    11.442    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X43Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[21]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.074    11.448    
    SLICE_X43Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.243    nolabel_line152/cmd_parse_i0/arg_sav_reg[21]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.288%)  route 3.253ns (79.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.444     4.809    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          0.711     5.644    nolabel_line152/cmd_parse_i0/arg_sav_0
    SLICE_X43Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.442    11.442    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X43Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[22]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.074    11.448    
    SLICE_X43Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.243    nolabel_line152/cmd_parse_i0/arg_sav_reg[22]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.828ns (20.288%)  route 3.253ns (79.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.444     4.809    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          0.711     5.644    nolabel_line152/cmd_parse_i0/arg_sav_0
    SLICE_X43Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.442    11.442    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X43Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[24]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.074    11.448    
    SLICE_X43Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.243    nolabel_line152/cmd_parse_i0/arg_sav_reg[24]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/bt_data32_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.828ns (20.730%)  route 3.166ns (79.270%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.359     4.724    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  nolabel_line152/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.709     5.557    nolabel_line152/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.439    11.439    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X33Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[12]/C
                         clock pessimism              0.008    11.447    
                         clock uncertainty           -0.074    11.373    
    SLICE_X33Y15         FDRE (Setup_fdre_C_CE)      -0.205    11.168    nolabel_line152/cmd_parse_i0/bt_data32_reg[12]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.405%)  route 3.230ns (79.596%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.444     4.809    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          0.687     5.620    nolabel_line152/cmd_parse_i0/arg_sav_0
    SLICE_X42Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.442    11.442    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[23]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.074    11.448    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.169    11.279    nolabel_line152/cmd_parse_i0/arg_sav_reg[23]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.405%)  route 3.230ns (79.596%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.444     4.809    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          0.687     5.620    nolabel_line152/cmd_parse_i0/arg_sav_0
    SLICE_X42Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.442    11.442    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[25]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.074    11.448    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.169    11.279    nolabel_line152/cmd_parse_i0/arg_sav_reg[25]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.405%)  route 3.230ns (79.596%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X36Y11         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=17, routed)          1.515     3.534    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.658 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.583     4.240    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.364 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.444     4.809    nolabel_line152/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          0.687     5.620    nolabel_line152/cmd_parse_i0/arg_sav_0
    SLICE_X42Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.442    11.442    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[26]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.074    11.448    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.169    11.279    nolabel_line152/cmd_parse_i0/arg_sav_reg[26]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  5.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line152/cmd_parse_i0/arg_sav_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/bt_data32_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.269%)  route 0.227ns (61.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.558     0.558    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X35Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  nolabel_line152/cmd_parse_i0/arg_sav_reg[13]/Q
                         net (fo=2, routed)           0.227     0.926    nolabel_line152/cmd_parse_i0/arg_sav[13]
    SLICE_X38Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.827     0.827    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X38Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[17]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.052     0.874    nolabel_line152/cmd_parse_i0/bt_data32_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.760    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.076     0.640    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.076     0.639    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.760    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.075     0.639    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.760    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.075     0.639    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562     0.562    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.758    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832     0.832    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X41Y7          FDPE (Hold_fdpe_C_D)         0.075     0.637    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.075     0.638    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X41Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.075     0.638    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     0.759    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.270     0.563    
    SLICE_X41Y6          FDPE (Hold_fdpe_C_D)         0.075     0.638    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.598%)  route 0.224ns (61.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     0.707 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.224     0.931    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[3]
    RAMB18_X1Y2          RAMB18E1                                     r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.877     0.877    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y2          RAMB18E1                                     r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.623    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.806    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.774ns (41.896%)  route 2.460ns (58.104%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     2.022 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.997     3.019    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124     3.143 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     3.143    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.693 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.693    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet_3
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.964 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.658     4.623    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X42Y4          LUT6 (Prop_lut6_I0_O)        0.373     4.996 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.805     5.801    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X42Y3          FDPE (Setup_fdpe_C_D)       -0.063    11.404    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.774ns (43.854%)  route 2.271ns (56.146%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     2.022 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.997     3.019    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124     3.143 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     3.143    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.693 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.693    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet_3
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.964 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.658     4.623    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X42Y4          LUT6 (Prop_lut6_I0_O)        0.373     4.996 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.616     5.612    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X42Y3          FDPE (Setup_fdpe_C_D)       -0.064    11.403    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.022%)  route 2.769ns (76.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563     1.563    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     2.019 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.819     2.839    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124     2.963 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.652     3.614    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.738 r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.426     4.165    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.289 r  nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.871     5.160    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X37Y11         FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.442    11.442    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y11         FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[16]/C
                         clock pessimism              0.095    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X37Y11         FDSE (Setup_fdse_C_S)       -0.429    11.034    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.022%)  route 2.769ns (76.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563     1.563    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     2.019 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.819     2.839    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124     2.963 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.652     3.614    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.738 r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.426     4.165    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.289 r  nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.871     5.160    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X37Y11         FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.442    11.442    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y11         FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                         clock pessimism              0.095    11.537    
                         clock uncertainty           -0.074    11.463    
    SLICE_X37Y11         FDSE (Setup_fdse_C_S)       -0.429    11.034    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.734ns (22.431%)  route 2.538ns (77.569%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.456     2.021 r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/Q
                         net (fo=2, routed)           0.657     2.679    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.124     2.803 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.017     3.820    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X41Y4          LUT5 (Prop_lut5_I1_O)        0.154     3.974 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.864     4.838    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X1Y2          RAMB18E1                                     r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.494    11.494    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y2          RAMB18E1                                     r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.080    11.574    
                         clock uncertainty           -0.074    11.499    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    10.853    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.828ns (23.994%)  route 2.623ns (76.006%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563     1.563    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y9          FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDSE (Prop_fdse_C_Q)         0.456     2.019 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.812     2.831    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.124     2.955 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.652     3.607    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.731 r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.426     4.157    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.281 r  nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.733     5.014    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443    11.443    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[12]/C
                         clock pessimism              0.095    11.538    
                         clock uncertainty           -0.074    11.464    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.429    11.035    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.828ns (23.994%)  route 2.623ns (76.006%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563     1.563    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y9          FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDSE (Prop_fdse_C_Q)         0.456     2.019 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.812     2.831    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.124     2.955 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.652     3.607    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.731 r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.426     4.157    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.281 r  nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.733     5.014    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443    11.443    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[13]/C
                         clock pessimism              0.095    11.538    
                         clock uncertainty           -0.074    11.464    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.429    11.035    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.828ns (23.994%)  route 2.623ns (76.006%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563     1.563    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y9          FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDSE (Prop_fdse_C_Q)         0.456     2.019 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.812     2.831    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.124     2.955 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.652     3.607    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.731 r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.426     4.157    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.281 r  nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.733     5.014    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443    11.443    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[14]/C
                         clock pessimism              0.095    11.538    
                         clock uncertainty           -0.074    11.464    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.429    11.035    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.828ns (23.994%)  route 2.623ns (76.006%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563     1.563    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y9          FDSE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDSE (Prop_fdse_C_Q)         0.456     2.019 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.812     2.831    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[11]
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.124     2.955 f  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.652     3.607    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.731 r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.426     4.157    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.281 r  nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.733     5.014    nolabel_line152/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443    11.443    nolabel_line152/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X37Y10         FDRE                                         r  nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
                         clock pessimism              0.095    11.538    
                         clock uncertainty           -0.074    11.464    
    SLICE_X37Y10         FDRE (Setup_fdre_C_R)       -0.429    11.035    nolabel_line152/lb_ctl_i0/debouncer_i0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.828ns (21.873%)  route 2.958ns (78.127%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564     1.564    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X36Y7          FDRE                                         r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     2.020 f  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=2, routed)           0.941     2.961    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.085 r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_3__1/O
                         net (fo=10, routed)          0.874     3.959    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_3__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I3_O)        0.124     4.083 f  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_4__1/O
                         net (fo=4, routed)           0.622     4.705    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_4__1_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.124     4.829 r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_i_1/O
                         net (fo=1, routed)           0.521     5.350    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    11.445    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
                         clock pessimism              0.095    11.540    
                         clock uncertainty           -0.074    11.466    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)       -0.061    11.405    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y1          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.760    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X41Y1          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y1          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X41Y1          FDPE (Hold_fdpe_C_D)         0.075     0.639    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.762    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X49Y3          FDRE (Hold_fdre_C_D)         0.075     0.641    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.762    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X49Y3          FDRE (Hold_fdre_C_D)         0.071     0.637    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.058     0.762    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.071     0.635    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.058     0.764    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.071     0.637    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.065     0.770    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.075     0.639    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.565     0.565    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.065     0.771    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X44Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.835     0.835    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X44Y2          FDRE (Hold_fdre_C_D)         0.075     0.640    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.770    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X40Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.075     0.639    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.065     0.772    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.075     0.641    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.783    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.064     0.628    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y5      nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       34.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.124ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.496ns (25.931%)  route 4.273ns (74.069%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.032     3.113    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.152     3.265 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.597     3.862    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I3_O)        0.374     4.236 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=13, routed)          1.230     5.466    nolabel_line152/cmd_parse_i0/pix_data_reg[11]_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I3_O)        0.328     5.794 r  nolabel_line152/cmd_parse_i0/pix_data[11]_i_5/O
                         net (fo=2, routed)           1.414     7.208    vga_display_inst/vga_ctrl_inst/pix_data_reg[11]
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.332 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     7.332    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X45Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442    41.442    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X45Y15         FDCE (Setup_fdce_C_D)        0.031    41.456    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                 34.124    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.496ns (27.042%)  route 4.036ns (72.958%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.032     3.113    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.152     3.265 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.597     3.862    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I3_O)        0.374     4.236 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=13, routed)          1.230     5.466    nolabel_line152/cmd_parse_i0/pix_data_reg[11]_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I3_O)        0.328     5.794 r  nolabel_line152/cmd_parse_i0/pix_data[11]_i_5/O
                         net (fo=2, routed)           1.177     6.971    vga_display_inst/vga_ctrl_inst/pix_data_reg[11]
    SLICE_X44Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.095 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     7.095    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X44Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442    41.442    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X44Y15         FDCE (Setup_fdce_C_D)        0.029    41.454    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 34.359    

Slack (MET) :             34.695ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.496ns (28.771%)  route 3.704ns (71.229%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.032     3.113    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.152     3.265 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.597     3.862    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I3_O)        0.374     4.236 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=13, routed)          0.830     5.066    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I1_O)        0.328     5.394 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2/O
                         net (fo=2, routed)           1.244     6.638    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2_n_0
    SLICE_X45Y14         LUT5 (Prop_lut5_I3_O)        0.124     6.762 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.762    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X45Y14         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443    41.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y14         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.098    41.426    
    SLICE_X45Y14         FDCE (Setup_fdce_C_D)        0.031    41.457    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 34.695    

Slack (MET) :             34.976ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.496ns (30.352%)  route 3.433ns (69.648%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.032     3.113    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.152     3.265 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.597     3.862    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I3_O)        0.374     4.236 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=13, routed)          0.909     5.145    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.328     5.473 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3/O
                         net (fo=1, routed)           0.895     6.367    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.491 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.491    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X43Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.441    41.441    vga_display_inst/vga_pic_inst/CLK
    SLICE_X43Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.094    41.535    
                         clock uncertainty           -0.098    41.438    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.029    41.467    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.467    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                 34.976    

Slack (MET) :             35.001ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.726ns (35.286%)  route 3.165ns (64.714%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.032     3.113    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.152     3.265 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.597     3.862    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I3_O)        0.374     4.236 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=13, routed)          1.230     5.466    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.356     5.822 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4/O
                         net (fo=1, routed)           0.306     6.128    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.326     6.454 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.454    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443    41.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.098    41.426    
    SLICE_X44Y13         FDCE (Setup_fdce_C_D)        0.029    41.455    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                 35.001    

Slack (MET) :             35.137ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.496ns (31.446%)  route 3.261ns (68.554%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.032     3.113    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.152     3.265 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.597     3.862    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X42Y13         LUT4 (Prop_lut4_I3_O)        0.374     4.236 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=13, routed)          0.704     4.941    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.328     5.269 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.927     6.196    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.320 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.320    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443    41.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.098    41.426    
    SLICE_X44Y13         FDCE (Setup_fdce_C_D)        0.031    41.457    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 35.137    

Slack (MET) :             35.229ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.250ns (26.811%)  route 3.412ns (73.189%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.882     2.963    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I0_O)        0.153     3.116 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.994     4.110    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.331     4.441 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.506     4.947    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.071 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           1.030     6.101    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     6.225    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442    41.442    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X47Y15         FDCE (Setup_fdce_C_D)        0.029    41.454    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                 35.229    

Slack (MET) :             35.229ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.250ns (26.800%)  route 3.414ns (73.200%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.882     2.963    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I0_O)        0.153     3.116 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.994     4.110    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.331     4.441 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.506     4.947    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.071 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           1.032     6.103    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.227 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     6.227    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442    41.442    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X47Y15         FDCE (Setup_fdce_C_D)        0.031    41.456    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                 35.229    

Slack (MET) :             35.440ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.250ns (28.063%)  route 3.204ns (71.937%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.882     2.963    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I0_O)        0.153     3.116 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.994     4.110    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.331     4.441 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.506     4.947    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.071 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.822     5.893    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.017 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     6.017    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442    41.442    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X47Y15         FDCE (Setup_fdce_C_D)        0.032    41.457    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 35.440    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.250ns (28.090%)  route 3.200ns (71.910%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.518     2.080 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.882     2.963    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X42Y12         LUT5 (Prop_lut5_I0_O)        0.153     3.116 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.994     4.110    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.331     4.441 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.506     4.947    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.071 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.818     5.888    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.012 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     6.012    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443    41.443    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.098    41.426    
    SLICE_X47Y14         FDCE (Setup_fdce_C_D)        0.031    41.457    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 35.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.837%)  route 0.095ns (31.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.095     0.818    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.863 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     0.863    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X47Y14         FDCE (Hold_fdce_C_D)         0.092     0.665    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.786%)  route 0.147ns (44.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.147     0.848    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.893 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.893    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828     0.828    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X47Y15         FDCE (Hold_fdce_C_D)         0.092     0.652    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.782%)  route 0.117ns (32.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDCE (Prop_fdce_C_Q)         0.148     0.708 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/Q
                         net (fo=7, routed)           0.117     0.825    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.098     0.923 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    vga_display_inst/vga_ctrl_inst/p_0_in[8]
    SLICE_X46Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X46Y13         FDCE (Hold_fdce_C_D)         0.121     0.681    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559     0.559    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=21, routed)          0.140     0.862    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[6]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.907 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_1/O
                         net (fo=1, routed)           0.000     0.907    vga_display_inst/vga_ctrl_inst/cnt_h[7]
    SLICE_X43Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828     0.828    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X43Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.091     0.663    vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.681%)  route 0.196ns (51.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559     0.559    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X43Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=28, routed)          0.196     0.896    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X42Y13         LUT6 (Prop_lut6_I4_O)        0.045     0.941 r  vga_display_inst/vga_ctrl_inst/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000     0.941    vga_display_inst/vga_ctrl_inst/cnt_h[5]
    SLICE_X42Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828     0.828    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X42Y13         FDCE (Hold_fdce_C_D)         0.121     0.693    vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.174     0.898    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.045     0.943 r  vga_display_inst/vga_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.943    vga_display_inst/vga_ctrl_inst/cnt_h[3]
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.121     0.681    vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.227ns (61.500%)  route 0.142ns (38.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.128     0.688 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.142     0.830    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X47Y14         LUT6 (Prop_lut6_I0_O)        0.099     0.929 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.929    vga_display_inst/vga_ctrl_inst/p_0_in[5]
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X47Y14         FDCE (Hold_fdce_C_D)         0.091     0.666    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.583%)  route 0.213ns (53.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X41Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.213     0.914    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.959 r  vga_display_inst/vga_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000     0.959    vga_display_inst/vga_ctrl_inst/cnt_h[4]
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.121     0.696    vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.187ns (45.116%)  route 0.227ns (54.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X41Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.227     0.928    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.046     0.974 r  vga_display_inst/vga_ctrl_inst/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.974    vga_display_inst/vga_ctrl_inst/cnt_h[2]
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.131     0.706    vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.181%)  route 0.177ns (48.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.177     0.878    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     0.923    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828     0.828    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X47Y15         FDCE (Hold_fdce_C_D)         0.091     0.651    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X41Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y13     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y13     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X43Y13     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y12     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.381ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.347ns  (logic 0.478ns (35.484%)  route 0.869ns (64.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.869     1.347    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.272     9.728    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.403ns  (logic 0.518ns (36.920%)  route 0.885ns (63.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.885     1.403    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X41Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.280%)  route 0.578ns (54.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.578     1.056    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.264     9.736    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.323%)  route 0.620ns (59.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.620     1.039    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y5          FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.674     1.192    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.994ns  (logic 0.419ns (42.151%)  route 0.575ns (57.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.575     0.994    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y5          FDRE (Setup_fdre_C_D)       -0.270     9.730    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.197ns  (logic 0.456ns (38.088%)  route 0.741ns (61.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.741     1.197    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y5          FDRE (Setup_fdre_C_D)       -0.043     9.957    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.544%)  route 0.727ns (61.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.727     1.183    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y5          FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.101ns  (logic 0.518ns (47.047%)  route 0.583ns (52.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.583     1.101    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.120%)  route 0.627ns (57.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.627     1.083    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y5          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  8.824    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.419ns (20.131%)  route 1.662ns (79.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.561     1.561    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          1.662     3.643    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    11.445    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism             -0.084    11.361    
                         clock uncertainty           -0.194    11.167    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)       -0.253    10.914    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  7.271    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.373ns  (logic 0.518ns (37.719%)  route 0.855ns (62.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.855     1.373    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.346%)  route 0.600ns (55.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.600     1.078    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y5          FDRE (Setup_fdre_C_D)       -0.216     9.784    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.748ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.157ns  (logic 0.518ns (44.771%)  route 0.639ns (55.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.639     1.157    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.543%)  route 0.590ns (58.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.590     1.009    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y5          FDRE (Setup_fdre_C_D)       -0.220     9.780    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.934ns  (logic 0.478ns (51.153%)  route 0.456ns (48.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.934    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)       -0.266     9.734    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.926ns  (logic 0.478ns (51.640%)  route 0.448ns (48.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.448     0.926    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)       -0.270     9.730    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.488%)  route 0.593ns (56.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.593     1.049    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.034ns  (logic 0.518ns (50.073%)  route 0.516ns (49.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.516     1.034    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X44Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.453%)  route 0.451ns (46.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4                                       0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.451     0.969    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  8.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.128ns (15.835%)  route 0.680ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.560     0.560    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.680     1.368    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832     0.832    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.194     1.074    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.013     1.087    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        5.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c0_clk_gen rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        3.900ns  (logic 0.704ns (18.052%)  route 3.196ns (81.948%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 31.562 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574    31.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    31.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456    32.018 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/Q
                         net (fo=12, routed)          2.109    34.127    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124    34.251 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=1, routed)           1.087    35.338    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I1_O)        0.124    35.462 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000    35.462    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443    41.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.304    41.140    
    SLICE_X44Y13         FDCE (Setup_fdce_C_D)        0.029    41.169    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                         -35.462    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c0_clk_gen rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.244%)  route 3.155ns (81.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 31.562 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574    31.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    31.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456    32.018 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/Q
                         net (fo=12, routed)          1.741    33.759    nolabel_line152/cmd_parse_i0/Q[17]
    SLICE_X44Y14         LUT4 (Prop_lut4_I2_O)        0.124    33.883 r  nolabel_line152/cmd_parse_i0/pix_data[11]_i_5/O
                         net (fo=2, routed)           1.414    35.297    vga_display_inst/vga_ctrl_inst/pix_data_reg[11]
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    35.421 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000    35.421    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X45Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442    41.442    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.000    41.442    
                         clock uncertainty           -0.304    41.139    
    SLICE_X45Y15         FDCE (Setup_fdce_C_D)        0.031    41.170    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -35.421    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c0_clk_gen rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        3.774ns  (logic 0.704ns (18.655%)  route 3.070ns (81.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 31.562 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574    31.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    31.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456    32.018 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/Q
                         net (fo=8, routed)           1.826    33.844    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][4]
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    33.968 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2/O
                         net (fo=2, routed)           1.244    35.212    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2_n_0
    SLICE_X45Y14         LUT5 (Prop_lut5_I3_O)        0.124    35.336 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000    35.336    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X45Y14         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443    41.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y14         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.304    41.140    
    SLICE_X45Y14         FDCE (Setup_fdce_C_D)        0.031    41.171    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.171    
                         arrival time                         -35.336    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c0_clk_gen rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        3.622ns  (logic 0.704ns (19.438%)  route 2.918ns (80.562%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 31.562 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574    31.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    31.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456    32.018 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/Q
                         net (fo=12, routed)          1.741    33.759    nolabel_line152/cmd_parse_i0/Q[17]
    SLICE_X44Y14         LUT4 (Prop_lut4_I2_O)        0.124    33.883 r  nolabel_line152/cmd_parse_i0/pix_data[11]_i_5/O
                         net (fo=2, routed)           1.177    35.060    vga_display_inst/vga_ctrl_inst/pix_data_reg[11]
    SLICE_X44Y15         LUT6 (Prop_lut6_I3_O)        0.124    35.184 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000    35.184    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X44Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442    41.442    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.000    41.442    
                         clock uncertainty           -0.304    41.139    
    SLICE_X44Y15         FDCE (Setup_fdce_C_D)        0.029    41.168    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -35.184    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c0_clk_gen rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        3.240ns  (logic 0.766ns (23.645%)  route 2.474ns (76.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 31.559 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574    31.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.559    31.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518    32.077 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/Q
                         net (fo=8, routed)           1.546    33.624    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124    33.748 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.927    34.675    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I0_O)        0.124    34.799 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000    34.799    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443    41.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.304    41.140    
    SLICE_X44Y13         FDCE (Setup_fdce_C_D)        0.031    41.171    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.171    
                         arrival time                         -34.799    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (c0_clk_gen rise@40.000ns - clk_out1_clk_core rise@30.000ns)
  Data Path Delay:        3.206ns  (logic 0.704ns (21.961%)  route 2.502ns (78.039%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 31.562 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574    31.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    31.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456    32.018 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=10, routed)          1.607    33.626    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    33.750 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3/O
                         net (fo=1, routed)           0.895    34.644    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I2_O)        0.124    34.768 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000    34.768    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X43Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.441    41.441    vga_display_inst/vga_pic_inst/CLK
    SLICE_X43Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.000    41.441    
                         clock uncertainty           -0.304    41.138    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.029    41.167    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.167    
                         arrival time                         -34.768    
  -------------------------------------------------------------------
                         slack                                  6.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.186ns (19.709%)  route 0.758ns (80.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.560     0.560    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=10, routed)          0.758     1.458    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.045     1.503 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.503    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.304     1.132    
    SLICE_X44Y13         FDCE (Hold_fdce_C_D)         0.091     1.223    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.299ns (30.991%)  route 0.666ns (69.009%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     0.723 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/Q
                         net (fo=11, routed)          0.185     0.907    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][6]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_5/O
                         net (fo=1, routed)           0.213     1.165    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_5_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.210 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.268     1.478    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.523 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.523    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X43Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827     0.827    vga_display_inst/vga_pic_inst/CLK
    SLICE_X43Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.304     1.130    
    SLICE_X43Y15         FDCE (Hold_fdce_C_D)         0.091     1.221    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.231ns (23.167%)  route 0.766ns (76.833%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.560     0.560    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/Q
                         net (fo=12, routed)          0.421     1.121    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.166 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.345     1.512    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.557 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.557    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X44Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828     0.828    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.304     1.131    
    SLICE_X44Y15         FDCE (Hold_fdce_C_D)         0.091     1.222    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.231ns (22.387%)  route 0.801ns (77.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.560     0.560    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=10, routed)          0.451     1.152    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.197 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.350     1.546    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_0
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.591 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.591    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X45Y14         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y14         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.304     1.132    
    SLICE_X45Y14         FDCE (Hold_fdce_C_D)         0.092     1.224    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.254ns (23.500%)  route 0.827ns (76.500%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     0.723 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/Q
                         net (fo=11, routed)          0.507     1.229    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][6]
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.274 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.320     1.594    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.639 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.639    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.304     1.132    
    SLICE_X44Y13         FDCE (Hold_fdce_C_D)         0.092     1.224    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.271ns (23.884%)  route 0.864ns (76.116%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.144ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X41Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.128     0.687 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[27]/Q
                         net (fo=8, routed)           0.564     1.250    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][2]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.098     1.348 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=1, routed)           0.300     1.648    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.693 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.693    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X45Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828     0.828    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.304     1.131    
    SLICE_X45Y15         FDCE (Hold_fdce_C_D)         0.092     1.223    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.456ns (23.234%)  route 1.507ns (76.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.507     3.529    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451    11.451    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.080    11.531    
                         clock uncertainty           -0.074    11.457    
    SLICE_X48Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.052    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.456ns (23.234%)  route 1.507ns (76.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.507     3.529    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451    11.451    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.080    11.531    
                         clock uncertainty           -0.074    11.457    
    SLICE_X48Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.052    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.456ns (23.234%)  route 1.507ns (76.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.507     3.529    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451    11.451    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.080    11.531    
                         clock uncertainty           -0.074    11.457    
    SLICE_X48Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.052    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.456ns (31.374%)  route 0.997ns (68.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.997     3.020    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y3          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    11.448    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y3          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.074    11.454    
    SLICE_X45Y3          FDCE (Recov_fdce_C_CLR)     -0.405    11.049    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  8.029    

Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.419ns (33.969%)  route 0.814ns (66.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.565     1.565    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419     1.984 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.814     2.799    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y6          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X42Y6          FDPE (Recov_fdpe_C_PRE)     -0.536    10.931    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                  8.132    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.189%)  route 0.878ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     2.900    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    11.448    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.074    11.454    
    SLICE_X47Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.049    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.189%)  route 0.878ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     2.900    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    11.448    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.074    11.454    
    SLICE_X47Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.049    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.189%)  route 0.878ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     2.900    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    11.448    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.074    11.454    
    SLICE_X47Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.049    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.189%)  route 0.878ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     2.900    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    11.448    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.074    11.454    
    SLICE_X47Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.049    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.189%)  route 0.878ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.878     2.900    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    11.448    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.074    11.454    
    SLICE_X47Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.049    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.049    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  8.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.350%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.217     0.921    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X44Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.350%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.217     0.921    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X44Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.350%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.217     0.921    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X44Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.350%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.217     0.921    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X44Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562     0.562    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     0.878    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y6          FDCE (Remov_fdce_C_CLR)     -0.146     0.433    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562     0.562    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     0.878    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y6          FDCE (Remov_fdce_C_CLR)     -0.146     0.433    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562     0.562    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     0.878    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y6          FDCE (Remov_fdce_C_CLR)     -0.146     0.433    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562     0.562    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     0.878    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y6          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y6          FDCE (Remov_fdce_C_CLR)     -0.146     0.433    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562     0.562    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     0.878    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y6          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y6          FDPE (Remov_fdpe_C_PRE)     -0.149     0.430    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562     0.562    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y7          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     0.878    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y6          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y6          FDPE (Remov_fdpe_C_PRE)     -0.149     0.430    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.448    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.597%)  route 0.825ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.825     2.848    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.597%)  route 0.825ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.825     2.848    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.597%)  route 0.825ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.825     2.848    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.597%)  route 0.825ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.825     2.848    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.597%)  route 0.825ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.825     2.848    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.597%)  route 0.825ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.825     2.848    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.597%)  route 0.825ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.825     2.848    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.253%)  route 0.768ns (62.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.768     2.791    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X40Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X40Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.253%)  route 0.768ns (62.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.768     2.791    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X40Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X40Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.253%)  route 0.768ns (62.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.768     2.791    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X40Y4          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455    11.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     8.322 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     9.909    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447    11.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X40Y4          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.074    11.467    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  8.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y1          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     0.811    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X41Y2          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.146     0.434    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y1          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     0.811    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X41Y2          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.146     0.434    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y1          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     0.811    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X41Y2          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.254     0.580    
    SLICE_X41Y2          FDPE (Remov_fdpe_C_PRE)     -0.149     0.431    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.513%)  route 0.199ns (58.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.199     0.903    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y2          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X42Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     0.509    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.286     0.991    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y3          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.286     0.991    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y3          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.286     0.991    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X42Y3          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.286     0.991    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X42Y3          FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X42Y3          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.508    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.712%)  route 0.277ns (66.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.277     0.982    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y3          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y3          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.487    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.712%)  route 0.277ns (66.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.141     0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.277     0.982    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y3          FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y3          FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X41Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.487    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.495    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.456ns (32.064%)  route 0.966ns (67.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567     1.567    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y2          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDPE (Prop_fdpe_C_Q)         0.456     2.023 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.966     2.990    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X40Y6          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455     1.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     1.447    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X40Y6          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.305%)  route 0.215ns (62.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.215     0.906    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.990%)  route 0.218ns (63.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.218     0.909    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.561%)  route 0.207ns (59.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.207     0.910    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.716%)  route 0.225ns (60.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.148     0.712 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.225     0.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.042%)  route 0.217ns (56.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.217     0.945    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.078%)  route 0.226ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.226     0.953    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.252     0.956    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.237%)  route 0.283ns (66.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.283     0.987    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.148ns (31.218%)  route 0.326ns (68.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.148     0.712 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.326     1.038    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.534%)  route 0.325ns (66.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X42Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.325     1.052    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X41Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833     0.833    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.471ns  (logic 0.456ns (30.991%)  route 1.015ns (69.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566     1.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y6          FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDPE (Prop_fdpe_C_Q)         0.456     2.022 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.015     3.038    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X40Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455     1.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    -1.678 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -0.091    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.448     1.448    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.172     0.877    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X47Y6          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y6          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.595%)  route 0.170ns (53.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.148     0.714 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.170     0.883    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.148     0.714 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.177     0.891    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.367%)  route 0.175ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.175     0.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.393%)  route 0.189ns (53.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.189     0.917    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X44Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.835     0.835    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y2          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.996%)  route 0.228ns (64.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.128     0.692 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.228     0.919    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.153%)  route 0.229ns (61.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X45Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.229     0.933    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.063%)  route 0.231ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.148     0.712 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.231     0.942    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.158%)  route 0.216ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564     0.564    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.216     0.944    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834     0.834    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y5          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.503%)  route 0.311ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.566     0.566    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y4          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.311     1.041    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.836     0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y3          FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1780 Endpoints
Min Delay          1780 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.638ns  (logic 18.195ns (44.773%)  route 22.443ns (55.227%))
  Logic Levels:           62  (CARRY4=43 FDRE=1 LUT3=14 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=17, routed)          1.535     2.053    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.153     2.206 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.029    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.331     3.360 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.360    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.736 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.736    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.853    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.176 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.440     5.616    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X46Y8          LUT6 (Prop_lut6_I2_O)        0.306     5.922 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=19, routed)          1.302     7.224    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.154     7.378 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_3/O
                         net (fo=1, routed)           0.568     7.946    model3_user1/studyer/studyer/score1/score0__8_carry_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     8.547 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.547    model3_user1/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.661    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.818 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.098     9.916    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    10.245 r  model3_user1/studyer/studyer/score1/score_reg_i_264/O
                         net (fo=1, routed)           0.000    10.245    model3_user1/studyer/studyer/score1/score_reg_i_264_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.778 r  model3_user1/studyer/studyer/score1/score_reg_i_234/CO[3]
                         net (fo=1, routed)           0.000    10.778    model3_user1/studyer/studyer/score1/score_reg_i_234_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.019    12.026    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.310    12.336 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.336    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.886 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    12.886    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.000    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.216    14.444    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.313    14.757 r  model3_user1/studyer/studyer/score1/score_reg_i_219/O
                         net (fo=1, routed)           0.000    14.757    model3_user1/studyer/studyer/score1/score_reg_i_219_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.290 r  model3_user1/studyer/studyer/score1/score_reg_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.290    model3_user1/studyer/studyer/score1/score_reg_i_162_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  model3_user1/studyer/studyer/score1/score_reg_i_158/CO[3]
                         net (fo=1, routed)           0.000    15.407    model3_user1/studyer/studyer/score1/score_reg_i_158_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.636 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.319    16.955    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.310    17.265 r  model3_user1/studyer/studyer/score1/score_reg_i_169/O
                         net (fo=1, routed)           0.000    17.265    model3_user1/studyer/studyer/score1/score_reg_i_169_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  model3_user1/studyer/studyer/score1/score_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.815    model3_user1/studyer/studyer/score1/score_reg_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.929    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.157 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.049    19.206    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.313    19.519 r  model3_user1/studyer/studyer/score1/score_reg_i_154/O
                         net (fo=1, routed)           0.000    19.519    model3_user1/studyer/studyer/score1/score_reg_i_154_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.920 r  model3_user1/studyer/studyer/score1/score_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.920    model3_user1/studyer/studyer/score1/score_reg_i_82_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.034    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.262 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          1.457    21.719    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.313    22.032 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    22.032    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.433    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.547    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.775 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.063    23.838    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.313    24.151 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    24.151    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.701 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.701    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.815    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.043 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.105    26.148    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.461 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    26.461    model3_user1/studyer/studyer/score1/score_reg_i_174_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.859 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.973    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.201 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.147    28.348    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.661 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.661    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.211 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.211    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  model3_user1/studyer/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.325    model3_user1/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.553 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.433    30.986    model3_user1/studyer/studyer/score1/score_reg_i_21_n_1
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.313    31.299 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    31.299    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.832 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.832    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.949 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.949    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.178 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.321    33.499    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X50Y5          LUT3 (Prop_lut3_I0_O)        0.310    33.809 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_24/O
                         net (fo=1, routed)           0.000    33.809    model3_user1/studyer/studyer/score1/score0__501_carry_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.342 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.342    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.459 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.459    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.688 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          1.216    35.904    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.310    36.214 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_14/O
                         net (fo=1, routed)           0.000    36.214    model3_user1/studyer/studyer/score1/score0__501_carry_i_14_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.615 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.615    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.729 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.729    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.957 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.958    37.915    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.313    38.228 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4/O
                         net (fo=1, routed)           0.000    38.228    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.778 r  model3_user1/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.778    model3_user1/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.935 r  model3_user1/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.439    39.374    model3_user1/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X49Y9          LUT5 (Prop_lut5_I4_O)        0.329    39.703 r  model3_user1/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.935    40.638    model3_user1/studyer/studyer/score1/score_reg_i_8_n_0
    RAMB18_X2Y4          RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.739ns  (logic 17.611ns (44.316%)  route 22.128ns (55.684%))
  Logic Levels:           59  (CARRY4=40 FDRE=1 LUT3=14 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[5]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[5]/Q
                         net (fo=12, routed)          1.532     1.988    model3_user3/studyer/studyer/score1/counter[5]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.154     2.142 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1/O
                         net (fo=2, routed)           0.690     2.832    model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.327     3.159 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.159    model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.560 r  model3_user3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.560    model3_user3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.674 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.674    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.008 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.420     5.429    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X47Y18         LUT6 (Prop_lut6_I2_O)        0.303     5.732 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=19, routed)          1.519     7.250    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.149     7.399 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_3__1/O
                         net (fo=1, routed)           0.476     7.875    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_3__1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     8.603 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.603    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.760 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.891     9.651    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332     9.983 r  model3_user3/studyer/studyer/score1/score_reg_i_135__0/O
                         net (fo=1, routed)           0.000     9.983    model3_user3/studyer/studyer/score1/score_reg_i_135__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.533 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    10.533    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.761 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.309    12.070    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_1
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.313    12.383 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    12.383    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.933 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.161 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.097    14.257    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_1
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.313    14.570 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    14.570    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.120 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    15.120    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[3]
                         net (fo=1, routed)           0.000    15.234    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.462 r  model3_user3/studyer/studyer/score1/score_reg_i_82__0/CO[2]
                         net (fo=12, routed)          1.064    16.526    model3_user3/studyer/studyer/score1/score_reg_i_82__0_n_1
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.313    16.839 r  model3_user3/studyer/studyer/score1/score_reg_i_92__0/O
                         net (fo=1, routed)           0.000    16.839    model3_user3/studyer/studyer/score1/score_reg_i_92__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.240 r  model3_user3/studyer/studyer/score1/score_reg_i_52__0/CO[3]
                         net (fo=1, routed)           0.000    17.240    model3_user3/studyer/studyer/score1/score_reg_i_52__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    17.354    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.582 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.059    18.641    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_1
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.954 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    18.954    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.330 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    19.330    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.447 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    19.447    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.676 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[2]
                         net (fo=12, routed)          1.175    20.850    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_1
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.310    21.160 r  model3_user3/studyer/studyer/score1/score_reg_i_78__0/O
                         net (fo=1, routed)           0.000    21.160    model3_user3/studyer/studyer/score1/score_reg_i_78__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.693 r  model3_user3/studyer/studyer/score1/score_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    21.693    model3_user3/studyer/studyer/score1/score_reg_i_41__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.810 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.810    model3_user3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.039 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.059    23.099    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    23.409 r  model3_user3/studyer/studyer/score1/score_reg_i_95__0/O
                         net (fo=1, routed)           0.000    23.409    model3_user3/studyer/studyer/score1/score_reg_i_95__0_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.810 r  model3_user3/studyer/studyer/score1/score_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    model3_user3/studyer/studyer/score1/score_reg_i_57__0_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.924 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    23.924    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.152 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.488    25.639    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313    25.952 r  model3_user3/studyer/studyer/score1/score_reg_i_98__0/O
                         net (fo=1, routed)           0.000    25.952    model3_user3/studyer/studyer/score1/score_reg_i_98__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.353 r  model3_user3/studyer/studyer/score1/score_reg_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    26.353    model3_user3/studyer/studyer/score1/score_reg_i_62__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.467 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    26.467    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.695 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          0.903    27.598    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.313    27.911 r  model3_user3/studyer/studyer/score1/score_reg_i_101__0/O
                         net (fo=1, routed)           0.000    27.911    model3_user3/studyer/studyer/score1/score_reg_i_101__0_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.287 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    28.287    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.633 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.690    30.323    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.310    30.633 r  model3_user3/studyer/studyer/score1/score_reg_i_75__0/O
                         net (fo=1, routed)           0.000    30.633    model3_user3/studyer/studyer/score1/score_reg_i_75__0_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.165 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    31.165    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.393 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.105    32.498    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.313    32.811 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1/O
                         net (fo=1, routed)           0.000    32.811    model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.344 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    33.344    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.573 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.073    34.646    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.310    34.956 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_15__1/O
                         net (fo=1, routed)           0.000    34.956    model3_user3/studyer/studyer/score1/score0__501_carry_i_15__1_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.354 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.354    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.468 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    35.468    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.696 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          0.840    36.536    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_1
    SLICE_X49Y13         LUT3 (Prop_lut3_I0_O)        0.313    36.849 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_6__1/O
                         net (fo=1, routed)           0.000    36.849    model3_user3/studyer/studyer/score1/score0__501_carry_i_6__1_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.399 r  model3_user3/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.000    37.399    model3_user3/studyer/studyer/score1/score0__501_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.513 r  model3_user3/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.513    model3_user3/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.670 r  model3_user3/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           1.014    38.683    model3_user3/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.329    39.012 r  model3_user3/studyer/studyer/score1/score_reg_i_8__0/O
                         net (fo=1, routed)           0.727    39.739    model3_user3/studyer/studyer/score1/score_reg_i_8__0_n_0
    RAMB18_X1Y8          RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.290ns  (logic 17.159ns (43.672%)  route 22.131ns (56.328%))
  Logic Levels:           59  (CARRY4=41 FDRE=1 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=17, routed)          1.535     2.053    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.153     2.206 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.029    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.331     3.360 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.360    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.736 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.736    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.853    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.176 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.440     5.616    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X46Y8          LUT6 (Prop_lut6_I2_O)        0.306     5.922 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=19, routed)          1.302     7.224    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.154     7.378 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_3/O
                         net (fo=1, routed)           0.568     7.946    model3_user1/studyer/studyer/score1/score0__8_carry_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     8.547 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.547    model3_user1/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.661    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.818 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.098     9.916    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    10.245 r  model3_user1/studyer/studyer/score1/score_reg_i_264/O
                         net (fo=1, routed)           0.000    10.245    model3_user1/studyer/studyer/score1/score_reg_i_264_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.778 r  model3_user1/studyer/studyer/score1/score_reg_i_234/CO[3]
                         net (fo=1, routed)           0.000    10.778    model3_user1/studyer/studyer/score1/score_reg_i_234_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.019    12.026    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.310    12.336 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.336    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.886 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    12.886    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.000    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.216    14.444    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.313    14.757 r  model3_user1/studyer/studyer/score1/score_reg_i_219/O
                         net (fo=1, routed)           0.000    14.757    model3_user1/studyer/studyer/score1/score_reg_i_219_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.290 r  model3_user1/studyer/studyer/score1/score_reg_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.290    model3_user1/studyer/studyer/score1/score_reg_i_162_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  model3_user1/studyer/studyer/score1/score_reg_i_158/CO[3]
                         net (fo=1, routed)           0.000    15.407    model3_user1/studyer/studyer/score1/score_reg_i_158_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.636 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.319    16.955    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.310    17.265 r  model3_user1/studyer/studyer/score1/score_reg_i_169/O
                         net (fo=1, routed)           0.000    17.265    model3_user1/studyer/studyer/score1/score_reg_i_169_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  model3_user1/studyer/studyer/score1/score_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.815    model3_user1/studyer/studyer/score1/score_reg_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.929    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.157 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.049    19.206    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.313    19.519 r  model3_user1/studyer/studyer/score1/score_reg_i_154/O
                         net (fo=1, routed)           0.000    19.519    model3_user1/studyer/studyer/score1/score_reg_i_154_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.920 r  model3_user1/studyer/studyer/score1/score_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.920    model3_user1/studyer/studyer/score1/score_reg_i_82_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.034    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.262 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          1.457    21.719    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.313    22.032 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    22.032    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.433    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.547    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.775 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.063    23.838    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.313    24.151 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    24.151    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.701 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.701    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.815    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.043 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.105    26.148    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.461 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    26.461    model3_user1/studyer/studyer/score1/score_reg_i_174_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.859 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.973    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.201 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.147    28.348    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.661 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.661    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.211 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.211    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  model3_user1/studyer/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.325    model3_user1/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.553 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.433    30.986    model3_user1/studyer/studyer/score1/score_reg_i_21_n_1
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.313    31.299 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    31.299    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.832 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.832    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.949 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.949    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.178 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.321    33.499    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X50Y5          LUT3 (Prop_lut3_I0_O)        0.310    33.809 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_24/O
                         net (fo=1, routed)           0.000    33.809    model3_user1/studyer/studyer/score1/score0__501_carry_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.342 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.342    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.459 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.459    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.688 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          1.216    35.904    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.310    36.214 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_14/O
                         net (fo=1, routed)           0.000    36.214    model3_user1/studyer/studyer/score1/score0__501_carry_i_14_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.615 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.615    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.729 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.729    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.957 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          1.088    38.045    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X52Y9          LUT5 (Prop_lut5_I4_O)        0.313    38.358 r  model3_user1/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.932    39.290    model3_user1/studyer/studyer/score1/score_reg_i_7_n_0
    RAMB18_X2Y4          RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.735ns  (logic 17.818ns (46.000%)  route 20.917ns (54.000%))
  Logic Levels:           59  (CARRY4=41 FDRE=1 LUT3=13 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[6]/C
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user2/studyer/studyer/counter_reg[6]/Q
                         net (fo=12, routed)          1.179     1.697    model3_user2/studyer/studyer/score1/counter[6]
    SLICE_X64Y6          LUT3 (Prop_lut3_I2_O)        0.124     1.821 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.587     2.408    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I0_O)        0.124     2.532 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.532    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.064 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.064    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.398 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.106     4.505    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.303     4.808 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=19, routed)          0.792     5.600    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_0
    SLICE_X55Y7          LUT5 (Prop_lut5_I1_O)        0.124     5.724 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_8__0/O
                         net (fo=1, routed)           1.013     6.738    model3_user2/studyer/studyer/score1/score0__8_carry_i_8__0_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.394 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    model3_user2/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.869     8.533    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.862 r  model3_user2/studyer/studyer/score1/score_reg_i_278/O
                         net (fo=1, routed)           0.000     8.862    model3_user2/studyer/studyer/score1/score_reg_i_278_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.395 r  model3_user2/studyer/studyer/score1/score_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.395    model3_user2/studyer/studyer/score1/score_reg_i_251_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.512 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[3]
                         net (fo=1, routed)           0.000     9.512    model3_user2/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.741 r  model3_user2/studyer/studyer/score1/score_reg_i_246/CO[2]
                         net (fo=12, routed)          0.902    10.644    model3_user2/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.310    10.954 r  model3_user2/studyer/studyer/score1/score_reg_i_256/O
                         net (fo=1, routed)           0.000    10.954    model3_user2/studyer/studyer/score1/score_reg_i_256_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.355 r  model3_user2/studyer/studyer/score1/score_reg_i_225/CO[3]
                         net (fo=1, routed)           0.000    11.355    model3_user2/studyer/studyer/score1/score_reg_i_225_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    11.469    model3_user2/studyer/studyer/score1/score_reg_i_221_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.697 r  model3_user2/studyer/studyer/score1/score_reg_i_220/CO[2]
                         net (fo=12, routed)          1.397    13.093    model3_user2/studyer/studyer/score1/score_reg_i_220_n_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.313    13.406 r  model3_user2/studyer/studyer/score1/score_reg_i_232/O
                         net (fo=1, routed)           0.000    13.406    model3_user2/studyer/studyer/score1/score_reg_i_232_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.956 r  model3_user2/studyer/studyer/score1/score_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.956    model3_user2/studyer/studyer/score1/score_reg_i_190_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.070    model3_user2/studyer/studyer/score1/score_reg_i_186_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.298 r  model3_user2/studyer/studyer/score1/score_reg_i_185/CO[2]
                         net (fo=12, routed)          1.188    15.486    model3_user2/studyer/studyer/score1/score_reg_i_185_n_1
    SLICE_X60Y8          LUT3 (Prop_lut3_I0_O)        0.313    15.799 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.799    model3_user2/studyer/studyer/score1/score_reg_i_197_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.332 r  model3_user2/studyer/studyer/score1/score_reg_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.332    model3_user2/studyer/studyer/score1/score_reg_i_127_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.449    model3_user2/studyer/studyer/score1/score_reg_i_123_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.678 r  model3_user2/studyer/studyer/score1/score_reg_i_122/CO[2]
                         net (fo=12, routed)          1.099    17.778    model3_user2/studyer/studyer/score1/score_reg_i_122_n_1
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.310    18.088 r  model3_user2/studyer/studyer/score1/score_reg_i_130/O
                         net (fo=1, routed)           0.000    18.088    model3_user2/studyer/studyer/score1/score_reg_i_130_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.638 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.638    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.866 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[2]
                         net (fo=12, routed)          0.886    19.752    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.313    20.065 r  model3_user2/studyer/studyer/score1/score_reg_i_179/O
                         net (fo=1, routed)           0.000    20.065    model3_user2/studyer/studyer/score1/score_reg_i_179_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.466 r  model3_user2/studyer/studyer/score1/score_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.466    model3_user2/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  model3_user2/studyer/studyer/score1/score_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.580    model3_user2/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.808 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.342    22.150    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.313    22.463 r  model3_user2/studyer/studyer/score1/score_reg_i_200/O
                         net (fo=1, routed)           0.000    22.463    model3_user2/studyer/studyer/score1/score_reg_i_200_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.013 r  model3_user2/studyer/studyer/score1/score_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.013    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.127 r  model3_user2/studyer/studyer/score1/score_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.127    model3_user2/studyer/studyer/score1/score_reg_i_62_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.355 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.097    24.452    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X64Y7          LUT3 (Prop_lut3_I0_O)        0.313    24.765 r  model3_user2/studyer/studyer/score1/score_reg_i_201/O
                         net (fo=1, routed)           0.000    24.765    model3_user2/studyer/studyer/score1/score_reg_i_201_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.141 r  model3_user2/studyer/studyer/score1/score_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.141    model3_user2/studyer/studyer/score1/score_reg_i_137_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  model3_user2/studyer/studyer/score1/score_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.258    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.487 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.216    26.703    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.310    27.013 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    27.013    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.563 r  model3_user2/studyer/studyer/score1/score_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    27.563    model3_user2/studyer/studyer/score1/score_reg_i_70_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.791 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.450    29.241    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.313    29.554 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_25__0/O
                         net (fo=1, routed)           0.000    29.554    model3_user2/studyer/studyer/score1/score0__501_carry_i_25__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.955 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    29.955    model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.069 r  model3_user2/studyer/studyer/score1/score_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.069    model3_user2/studyer/studyer/score1/score_reg_i_74_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.297 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.038    31.335    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X58Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    32.104 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    32.104    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.218 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.218    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.446 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          1.164    33.610    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.313    33.923 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    33.923    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.456 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.456    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.685 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          1.037    35.722    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_1
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.310    36.032 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_6__0/O
                         net (fo=1, routed)           0.000    36.032    model3_user2/studyer/studyer/score1/score0__501_carry_i_6__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.582 r  model3_user2/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.000    36.582    model3_user2/studyer/studyer/score1/score0__501_carry_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.696 r  model3_user2/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.696    model3_user2/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.853 r  model3_user2/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.673    37.526    model3_user2/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X58Y9          LUT5 (Prop_lut5_I4_O)        0.329    37.855 r  model3_user2/studyer/studyer/score1/score_reg_i_16__0/O
                         net (fo=1, routed)           0.879    38.735    model3_user1/studyer/studyer/score1/ADDRBWRADDR[0]
    RAMB18_X2Y4          RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.120ns  (logic 16.461ns (44.346%)  route 20.659ns (55.654%))
  Logic Levels:           55  (CARRY4=37 FDRE=1 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[5]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[5]/Q
                         net (fo=12, routed)          1.532     1.988    model3_user3/studyer/studyer/score1/counter[5]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.154     2.142 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1/O
                         net (fo=2, routed)           0.690     2.832    model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.327     3.159 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.159    model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.560 r  model3_user3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.560    model3_user3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.674 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.674    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.008 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.420     5.429    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X47Y18         LUT6 (Prop_lut6_I2_O)        0.303     5.732 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=19, routed)          1.519     7.250    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.149     7.399 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_3__1/O
                         net (fo=1, routed)           0.476     7.875    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_3__1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     8.603 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.603    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.760 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.891     9.651    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332     9.983 r  model3_user3/studyer/studyer/score1/score_reg_i_135__0/O
                         net (fo=1, routed)           0.000     9.983    model3_user3/studyer/studyer/score1/score_reg_i_135__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.533 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    10.533    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.761 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.309    12.070    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_1
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.313    12.383 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    12.383    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.933 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.161 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.097    14.257    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_1
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.313    14.570 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    14.570    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.120 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    15.120    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[3]
                         net (fo=1, routed)           0.000    15.234    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.462 r  model3_user3/studyer/studyer/score1/score_reg_i_82__0/CO[2]
                         net (fo=12, routed)          1.064    16.526    model3_user3/studyer/studyer/score1/score_reg_i_82__0_n_1
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.313    16.839 r  model3_user3/studyer/studyer/score1/score_reg_i_92__0/O
                         net (fo=1, routed)           0.000    16.839    model3_user3/studyer/studyer/score1/score_reg_i_92__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.240 r  model3_user3/studyer/studyer/score1/score_reg_i_52__0/CO[3]
                         net (fo=1, routed)           0.000    17.240    model3_user3/studyer/studyer/score1/score_reg_i_52__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    17.354    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.582 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.059    18.641    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_1
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.954 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    18.954    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.330 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    19.330    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.447 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    19.447    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.676 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[2]
                         net (fo=12, routed)          1.175    20.850    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_1
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.310    21.160 r  model3_user3/studyer/studyer/score1/score_reg_i_78__0/O
                         net (fo=1, routed)           0.000    21.160    model3_user3/studyer/studyer/score1/score_reg_i_78__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.693 r  model3_user3/studyer/studyer/score1/score_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    21.693    model3_user3/studyer/studyer/score1/score_reg_i_41__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.810 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.810    model3_user3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.039 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.059    23.099    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    23.409 r  model3_user3/studyer/studyer/score1/score_reg_i_95__0/O
                         net (fo=1, routed)           0.000    23.409    model3_user3/studyer/studyer/score1/score_reg_i_95__0_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.810 r  model3_user3/studyer/studyer/score1/score_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    model3_user3/studyer/studyer/score1/score_reg_i_57__0_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.924 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    23.924    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.152 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.488    25.639    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313    25.952 r  model3_user3/studyer/studyer/score1/score_reg_i_98__0/O
                         net (fo=1, routed)           0.000    25.952    model3_user3/studyer/studyer/score1/score_reg_i_98__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.353 r  model3_user3/studyer/studyer/score1/score_reg_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    26.353    model3_user3/studyer/studyer/score1/score_reg_i_62__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.467 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    26.467    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.695 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          0.903    27.598    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.313    27.911 r  model3_user3/studyer/studyer/score1/score_reg_i_101__0/O
                         net (fo=1, routed)           0.000    27.911    model3_user3/studyer/studyer/score1/score_reg_i_101__0_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.287 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    28.287    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.633 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.690    30.323    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.310    30.633 r  model3_user3/studyer/studyer/score1/score_reg_i_75__0/O
                         net (fo=1, routed)           0.000    30.633    model3_user3/studyer/studyer/score1/score_reg_i_75__0_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.165 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    31.165    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.393 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.105    32.498    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.313    32.811 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1/O
                         net (fo=1, routed)           0.000    32.811    model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.344 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    33.344    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.573 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.073    34.646    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.310    34.956 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_15__1/O
                         net (fo=1, routed)           0.000    34.956    model3_user3/studyer/studyer/score1/score0__501_carry_i_15__1_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.354 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.354    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.468 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    35.468    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.696 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          0.475    36.171    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_1
    SLICE_X48Y16         LUT5 (Prop_lut5_I4_O)        0.313    36.484 r  model3_user3/studyer/studyer/score1/score_reg_i_7__0/O
                         net (fo=1, routed)           0.636    37.120    model3_user3/studyer/studyer/score1/score_reg_i_7__0_n_0
    RAMB18_X1Y8          RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.636ns  (logic 16.668ns (45.496%)  route 19.968ns (54.504%))
  Logic Levels:           55  (CARRY4=38 FDRE=1 LUT3=12 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[6]/C
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user2/studyer/studyer/counter_reg[6]/Q
                         net (fo=12, routed)          1.179     1.697    model3_user2/studyer/studyer/score1/counter[6]
    SLICE_X64Y6          LUT3 (Prop_lut3_I2_O)        0.124     1.821 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.587     2.408    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I0_O)        0.124     2.532 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.532    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.064 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.064    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.398 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.106     4.505    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.303     4.808 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=19, routed)          0.792     5.600    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_0
    SLICE_X55Y7          LUT5 (Prop_lut5_I1_O)        0.124     5.724 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_8__0/O
                         net (fo=1, routed)           1.013     6.738    model3_user2/studyer/studyer/score1/score0__8_carry_i_8__0_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.394 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    model3_user2/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.869     8.533    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.862 r  model3_user2/studyer/studyer/score1/score_reg_i_278/O
                         net (fo=1, routed)           0.000     8.862    model3_user2/studyer/studyer/score1/score_reg_i_278_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.395 r  model3_user2/studyer/studyer/score1/score_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.395    model3_user2/studyer/studyer/score1/score_reg_i_251_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.512 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[3]
                         net (fo=1, routed)           0.000     9.512    model3_user2/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.741 r  model3_user2/studyer/studyer/score1/score_reg_i_246/CO[2]
                         net (fo=12, routed)          0.902    10.644    model3_user2/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.310    10.954 r  model3_user2/studyer/studyer/score1/score_reg_i_256/O
                         net (fo=1, routed)           0.000    10.954    model3_user2/studyer/studyer/score1/score_reg_i_256_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.355 r  model3_user2/studyer/studyer/score1/score_reg_i_225/CO[3]
                         net (fo=1, routed)           0.000    11.355    model3_user2/studyer/studyer/score1/score_reg_i_225_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    11.469    model3_user2/studyer/studyer/score1/score_reg_i_221_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.697 r  model3_user2/studyer/studyer/score1/score_reg_i_220/CO[2]
                         net (fo=12, routed)          1.397    13.093    model3_user2/studyer/studyer/score1/score_reg_i_220_n_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.313    13.406 r  model3_user2/studyer/studyer/score1/score_reg_i_232/O
                         net (fo=1, routed)           0.000    13.406    model3_user2/studyer/studyer/score1/score_reg_i_232_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.956 r  model3_user2/studyer/studyer/score1/score_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.956    model3_user2/studyer/studyer/score1/score_reg_i_190_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.070    model3_user2/studyer/studyer/score1/score_reg_i_186_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.298 r  model3_user2/studyer/studyer/score1/score_reg_i_185/CO[2]
                         net (fo=12, routed)          1.188    15.486    model3_user2/studyer/studyer/score1/score_reg_i_185_n_1
    SLICE_X60Y8          LUT3 (Prop_lut3_I0_O)        0.313    15.799 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.799    model3_user2/studyer/studyer/score1/score_reg_i_197_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.332 r  model3_user2/studyer/studyer/score1/score_reg_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.332    model3_user2/studyer/studyer/score1/score_reg_i_127_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.449    model3_user2/studyer/studyer/score1/score_reg_i_123_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.678 r  model3_user2/studyer/studyer/score1/score_reg_i_122/CO[2]
                         net (fo=12, routed)          1.099    17.778    model3_user2/studyer/studyer/score1/score_reg_i_122_n_1
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.310    18.088 r  model3_user2/studyer/studyer/score1/score_reg_i_130/O
                         net (fo=1, routed)           0.000    18.088    model3_user2/studyer/studyer/score1/score_reg_i_130_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.638 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.638    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.866 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[2]
                         net (fo=12, routed)          0.886    19.752    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.313    20.065 r  model3_user2/studyer/studyer/score1/score_reg_i_179/O
                         net (fo=1, routed)           0.000    20.065    model3_user2/studyer/studyer/score1/score_reg_i_179_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.466 r  model3_user2/studyer/studyer/score1/score_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.466    model3_user2/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  model3_user2/studyer/studyer/score1/score_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.580    model3_user2/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.808 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.342    22.150    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.313    22.463 r  model3_user2/studyer/studyer/score1/score_reg_i_200/O
                         net (fo=1, routed)           0.000    22.463    model3_user2/studyer/studyer/score1/score_reg_i_200_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.013 r  model3_user2/studyer/studyer/score1/score_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.013    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.127 r  model3_user2/studyer/studyer/score1/score_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.127    model3_user2/studyer/studyer/score1/score_reg_i_62_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.355 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.097    24.452    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X64Y7          LUT3 (Prop_lut3_I0_O)        0.313    24.765 r  model3_user2/studyer/studyer/score1/score_reg_i_201/O
                         net (fo=1, routed)           0.000    24.765    model3_user2/studyer/studyer/score1/score_reg_i_201_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.141 r  model3_user2/studyer/studyer/score1/score_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.141    model3_user2/studyer/studyer/score1/score_reg_i_137_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  model3_user2/studyer/studyer/score1/score_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.258    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.487 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.216    26.703    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.310    27.013 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    27.013    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.563 r  model3_user2/studyer/studyer/score1/score_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    27.563    model3_user2/studyer/studyer/score1/score_reg_i_70_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.791 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.450    29.241    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.313    29.554 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_25__0/O
                         net (fo=1, routed)           0.000    29.554    model3_user2/studyer/studyer/score1/score0__501_carry_i_25__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.955 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    29.955    model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.069 r  model3_user2/studyer/studyer/score1/score_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.069    model3_user2/studyer/studyer/score1/score_reg_i_74_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.297 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.038    31.335    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X58Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    32.104 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    32.104    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.218 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.218    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.446 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          1.164    33.610    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.313    33.923 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    33.923    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.456 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.456    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.685 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          0.958    35.643    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_1
    SLICE_X58Y10         LUT5 (Prop_lut5_I4_O)        0.310    35.953 r  model3_user2/studyer/studyer/score1/score_reg_i_15__0/O
                         net (fo=1, routed)           0.682    36.636    model3_user1/studyer/studyer/score1/ADDRBWRADDR[1]
    RAMB18_X2Y4          RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.504ns  (logic 16.103ns (44.113%)  route 20.401ns (55.887%))
  Logic Levels:           55  (CARRY4=38 FDRE=1 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=17, routed)          1.535     2.053    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.153     2.206 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.029    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.331     3.360 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.360    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.736 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.736    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.853    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.176 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.440     5.616    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X46Y8          LUT6 (Prop_lut6_I2_O)        0.306     5.922 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=19, routed)          1.302     7.224    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.154     7.378 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_3/O
                         net (fo=1, routed)           0.568     7.946    model3_user1/studyer/studyer/score1/score0__8_carry_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     8.547 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.547    model3_user1/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.661    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.818 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.098     9.916    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    10.245 r  model3_user1/studyer/studyer/score1/score_reg_i_264/O
                         net (fo=1, routed)           0.000    10.245    model3_user1/studyer/studyer/score1/score_reg_i_264_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.778 r  model3_user1/studyer/studyer/score1/score_reg_i_234/CO[3]
                         net (fo=1, routed)           0.000    10.778    model3_user1/studyer/studyer/score1/score_reg_i_234_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.019    12.026    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.310    12.336 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.336    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.886 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    12.886    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.000    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.216    14.444    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.313    14.757 r  model3_user1/studyer/studyer/score1/score_reg_i_219/O
                         net (fo=1, routed)           0.000    14.757    model3_user1/studyer/studyer/score1/score_reg_i_219_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.290 r  model3_user1/studyer/studyer/score1/score_reg_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.290    model3_user1/studyer/studyer/score1/score_reg_i_162_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  model3_user1/studyer/studyer/score1/score_reg_i_158/CO[3]
                         net (fo=1, routed)           0.000    15.407    model3_user1/studyer/studyer/score1/score_reg_i_158_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.636 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.319    16.955    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.310    17.265 r  model3_user1/studyer/studyer/score1/score_reg_i_169/O
                         net (fo=1, routed)           0.000    17.265    model3_user1/studyer/studyer/score1/score_reg_i_169_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  model3_user1/studyer/studyer/score1/score_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.815    model3_user1/studyer/studyer/score1/score_reg_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.929    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.157 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.049    19.206    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.313    19.519 r  model3_user1/studyer/studyer/score1/score_reg_i_154/O
                         net (fo=1, routed)           0.000    19.519    model3_user1/studyer/studyer/score1/score_reg_i_154_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.920 r  model3_user1/studyer/studyer/score1/score_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.920    model3_user1/studyer/studyer/score1/score_reg_i_82_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.034    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.262 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          1.457    21.719    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.313    22.032 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    22.032    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.433    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.547    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.775 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.063    23.838    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.313    24.151 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    24.151    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.701 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.701    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.815    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.043 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.105    26.148    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.461 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    26.461    model3_user1/studyer/studyer/score1/score_reg_i_174_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.859 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.973    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.201 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.147    28.348    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.661 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.661    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.211 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.211    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  model3_user1/studyer/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.325    model3_user1/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.553 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.433    30.986    model3_user1/studyer/studyer/score1/score_reg_i_21_n_1
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.313    31.299 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    31.299    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.832 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.832    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.949 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.949    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.178 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.321    33.499    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X50Y5          LUT3 (Prop_lut3_I0_O)        0.310    33.809 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_24/O
                         net (fo=1, routed)           0.000    33.809    model3_user1/studyer/studyer/score1/score0__501_carry_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.342 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.342    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.459 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.459    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.688 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          0.580    35.268    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.310    35.578 r  model3_user1/studyer/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           0.926    36.504    model3_user1/studyer/studyer/score1/score_reg_i_6_n_0
    RAMB18_X2Y4          RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.754ns  (logic 15.408ns (43.095%)  route 20.346ns (56.905%))
  Logic Levels:           51  (CARRY4=34 FDRE=1 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[5]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[5]/Q
                         net (fo=12, routed)          1.532     1.988    model3_user3/studyer/studyer/score1/counter[5]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.154     2.142 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1/O
                         net (fo=2, routed)           0.690     2.832    model3_user3/studyer/studyer/score1/score1__0_carry_i_1__1_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.327     3.159 r  model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.159    model3_user3/studyer/studyer/score1/score1__0_carry_i_4__1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.560 r  model3_user3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.560    model3_user3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.674 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.674    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.008 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.420     5.429    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X47Y18         LUT6 (Prop_lut6_I2_O)        0.303     5.732 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=19, routed)          1.519     7.250    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.149     7.399 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_3__1/O
                         net (fo=1, routed)           0.476     7.875    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_3__1_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     8.603 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.603    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.760 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.891     9.651    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332     9.983 r  model3_user3/studyer/studyer/score1/score_reg_i_135__0/O
                         net (fo=1, routed)           0.000     9.983    model3_user3/studyer/studyer/score1/score_reg_i_135__0_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.533 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    10.533    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.761 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.309    12.070    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_1
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.313    12.383 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    12.383    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.933 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    12.933    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.161 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.097    14.257    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_1
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.313    14.570 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    14.570    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.120 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    15.120    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.234 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[3]
                         net (fo=1, routed)           0.000    15.234    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.462 r  model3_user3/studyer/studyer/score1/score_reg_i_82__0/CO[2]
                         net (fo=12, routed)          1.064    16.526    model3_user3/studyer/studyer/score1/score_reg_i_82__0_n_1
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.313    16.839 r  model3_user3/studyer/studyer/score1/score_reg_i_92__0/O
                         net (fo=1, routed)           0.000    16.839    model3_user3/studyer/studyer/score1/score_reg_i_92__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.240 r  model3_user3/studyer/studyer/score1/score_reg_i_52__0/CO[3]
                         net (fo=1, routed)           0.000    17.240    model3_user3/studyer/studyer/score1/score_reg_i_52__0_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.354 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    17.354    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.582 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.059    18.641    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_1
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.954 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    18.954    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.330 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    19.330    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.447 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    19.447    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.676 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[2]
                         net (fo=12, routed)          1.175    20.850    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_1
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.310    21.160 r  model3_user3/studyer/studyer/score1/score_reg_i_78__0/O
                         net (fo=1, routed)           0.000    21.160    model3_user3/studyer/studyer/score1/score_reg_i_78__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.693 r  model3_user3/studyer/studyer/score1/score_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    21.693    model3_user3/studyer/studyer/score1/score_reg_i_41__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.810 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.810    model3_user3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.039 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.059    23.099    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    23.409 r  model3_user3/studyer/studyer/score1/score_reg_i_95__0/O
                         net (fo=1, routed)           0.000    23.409    model3_user3/studyer/studyer/score1/score_reg_i_95__0_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.810 r  model3_user3/studyer/studyer/score1/score_reg_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    23.810    model3_user3/studyer/studyer/score1/score_reg_i_57__0_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.924 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    23.924    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.152 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.488    25.639    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313    25.952 r  model3_user3/studyer/studyer/score1/score_reg_i_98__0/O
                         net (fo=1, routed)           0.000    25.952    model3_user3/studyer/studyer/score1/score_reg_i_98__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.353 r  model3_user3/studyer/studyer/score1/score_reg_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    26.353    model3_user3/studyer/studyer/score1/score_reg_i_62__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.467 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    26.467    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.695 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          0.903    27.598    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.313    27.911 r  model3_user3/studyer/studyer/score1/score_reg_i_101__0/O
                         net (fo=1, routed)           0.000    27.911    model3_user3/studyer/studyer/score1/score_reg_i_101__0_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.287 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    28.287    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.633 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.690    30.323    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.310    30.633 r  model3_user3/studyer/studyer/score1/score_reg_i_75__0/O
                         net (fo=1, routed)           0.000    30.633    model3_user3/studyer/studyer/score1/score_reg_i_75__0_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.165 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    31.165    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.393 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.105    32.498    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.313    32.811 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1/O
                         net (fo=1, routed)           0.000    32.811    model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.344 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    33.344    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.573 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          0.943    34.516    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X48Y16         LUT5 (Prop_lut5_I4_O)        0.310    34.826 r  model3_user3/studyer/studyer/score1/score_reg_i_6__0/O
                         net (fo=1, routed)           0.928    35.754    model3_user3/studyer/studyer/score1/score_reg_i_6__0_n_0
    RAMB18_X1Y8          RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.475ns  (logic 15.596ns (45.239%)  route 18.879ns (54.761%))
  Logic Levels:           52  (CARRY4=36 FDRE=1 LUT3=11 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[6]/C
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user2/studyer/studyer/counter_reg[6]/Q
                         net (fo=12, routed)          1.179     1.697    model3_user2/studyer/studyer/score1/counter[6]
    SLICE_X64Y6          LUT3 (Prop_lut3_I2_O)        0.124     1.821 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.587     2.408    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I0_O)        0.124     2.532 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.532    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.064 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.064    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.398 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.106     4.505    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.303     4.808 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=19, routed)          0.792     5.600    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_0
    SLICE_X55Y7          LUT5 (Prop_lut5_I1_O)        0.124     5.724 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_8__0/O
                         net (fo=1, routed)           1.013     6.738    model3_user2/studyer/studyer/score1/score0__8_carry_i_8__0_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.394 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    model3_user2/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          0.869     8.533    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.862 r  model3_user2/studyer/studyer/score1/score_reg_i_278/O
                         net (fo=1, routed)           0.000     8.862    model3_user2/studyer/studyer/score1/score_reg_i_278_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.395 r  model3_user2/studyer/studyer/score1/score_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000     9.395    model3_user2/studyer/studyer/score1/score_reg_i_251_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.512 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[3]
                         net (fo=1, routed)           0.000     9.512    model3_user2/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.741 r  model3_user2/studyer/studyer/score1/score_reg_i_246/CO[2]
                         net (fo=12, routed)          0.902    10.644    model3_user2/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.310    10.954 r  model3_user2/studyer/studyer/score1/score_reg_i_256/O
                         net (fo=1, routed)           0.000    10.954    model3_user2/studyer/studyer/score1/score_reg_i_256_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.355 r  model3_user2/studyer/studyer/score1/score_reg_i_225/CO[3]
                         net (fo=1, routed)           0.000    11.355    model3_user2/studyer/studyer/score1/score_reg_i_225_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    11.469    model3_user2/studyer/studyer/score1/score_reg_i_221_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.697 r  model3_user2/studyer/studyer/score1/score_reg_i_220/CO[2]
                         net (fo=12, routed)          1.397    13.093    model3_user2/studyer/studyer/score1/score_reg_i_220_n_1
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.313    13.406 r  model3_user2/studyer/studyer/score1/score_reg_i_232/O
                         net (fo=1, routed)           0.000    13.406    model3_user2/studyer/studyer/score1/score_reg_i_232_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.956 r  model3_user2/studyer/studyer/score1/score_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.956    model3_user2/studyer/studyer/score1/score_reg_i_190_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.070 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.070    model3_user2/studyer/studyer/score1/score_reg_i_186_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.298 r  model3_user2/studyer/studyer/score1/score_reg_i_185/CO[2]
                         net (fo=12, routed)          1.188    15.486    model3_user2/studyer/studyer/score1/score_reg_i_185_n_1
    SLICE_X60Y8          LUT3 (Prop_lut3_I0_O)        0.313    15.799 r  model3_user2/studyer/studyer/score1/score_reg_i_197/O
                         net (fo=1, routed)           0.000    15.799    model3_user2/studyer/studyer/score1/score_reg_i_197_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.332 r  model3_user2/studyer/studyer/score1/score_reg_i_127/CO[3]
                         net (fo=1, routed)           0.000    16.332    model3_user2/studyer/studyer/score1/score_reg_i_127_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.449    model3_user2/studyer/studyer/score1/score_reg_i_123_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.678 r  model3_user2/studyer/studyer/score1/score_reg_i_122/CO[2]
                         net (fo=12, routed)          1.099    17.778    model3_user2/studyer/studyer/score1/score_reg_i_122_n_1
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.310    18.088 r  model3_user2/studyer/studyer/score1/score_reg_i_130/O
                         net (fo=1, routed)           0.000    18.088    model3_user2/studyer/studyer/score1/score_reg_i_130_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.638 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.638    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.866 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[2]
                         net (fo=12, routed)          0.886    19.752    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.313    20.065 r  model3_user2/studyer/studyer/score1/score_reg_i_179/O
                         net (fo=1, routed)           0.000    20.065    model3_user2/studyer/studyer/score1/score_reg_i_179_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.466 r  model3_user2/studyer/studyer/score1/score_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.466    model3_user2/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.580 r  model3_user2/studyer/studyer/score1/score_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.580    model3_user2/studyer/studyer/score1/score_reg_i_56_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.808 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.342    22.150    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.313    22.463 r  model3_user2/studyer/studyer/score1/score_reg_i_200/O
                         net (fo=1, routed)           0.000    22.463    model3_user2/studyer/studyer/score1/score_reg_i_200_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.013 r  model3_user2/studyer/studyer/score1/score_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    23.013    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.127 r  model3_user2/studyer/studyer/score1/score_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.127    model3_user2/studyer/studyer/score1/score_reg_i_62_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.355 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.097    24.452    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X64Y7          LUT3 (Prop_lut3_I0_O)        0.313    24.765 r  model3_user2/studyer/studyer/score1/score_reg_i_201/O
                         net (fo=1, routed)           0.000    24.765    model3_user2/studyer/studyer/score1/score_reg_i_201_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.141 r  model3_user2/studyer/studyer/score1/score_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    25.141    model3_user2/studyer/studyer/score1/score_reg_i_137_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.258 r  model3_user2/studyer/studyer/score1/score_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.258    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.487 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.216    26.703    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.310    27.013 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    27.013    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.563 r  model3_user2/studyer/studyer/score1/score_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    27.563    model3_user2/studyer/studyer/score1/score_reg_i_70_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.791 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.450    29.241    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.313    29.554 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_25__0/O
                         net (fo=1, routed)           0.000    29.554    model3_user2/studyer/studyer/score1/score0__501_carry_i_25__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.955 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    29.955    model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.069 r  model3_user2/studyer/studyer/score1/score_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.069    model3_user2/studyer/studyer/score1/score_reg_i_74_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.297 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.038    31.335    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X58Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    32.104 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    32.104    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.218 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.218    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.446 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          0.848    33.294    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.313    33.607 r  model3_user2/studyer/studyer/score1/score_reg_i_14__0/O
                         net (fo=1, routed)           0.868    34.475    model3_user1/studyer/studyer/score1/ADDRBWRADDR[2]
    RAMB18_X2Y4          RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.959ns  (logic 14.914ns (43.918%)  route 19.045ns (56.082%))
  Logic Levels:           51  (CARRY4=35 FDRE=1 LUT3=11 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=17, routed)          1.535     2.053    model3_user1/studyer/studyer/score1/counter[0]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.153     2.206 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.029    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.331     3.360 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.360    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.736 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.736    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.853    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.176 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=8, routed)           1.440     5.616    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X46Y8          LUT6 (Prop_lut6_I2_O)        0.306     5.922 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=19, routed)          1.302     7.224    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.154     7.378 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_3/O
                         net (fo=1, routed)           0.568     7.946    model3_user1/studyer/studyer/score1/score0__8_carry_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     8.547 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     8.547    model3_user1/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.661    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.818 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.098     9.916    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    10.245 r  model3_user1/studyer/studyer/score1/score_reg_i_264/O
                         net (fo=1, routed)           0.000    10.245    model3_user1/studyer/studyer/score1/score_reg_i_264_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.778 r  model3_user1/studyer/studyer/score1/score_reg_i_234/CO[3]
                         net (fo=1, routed)           0.000    10.778    model3_user1/studyer/studyer/score1/score_reg_i_234_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 r  model3_user1/studyer/studyer/score1/score_reg_i_233/CO[2]
                         net (fo=12, routed)          1.019    12.026    model3_user1/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.310    12.336 r  model3_user1/studyer/studyer/score1/score_reg_i_245/O
                         net (fo=1, routed)           0.000    12.336    model3_user1/studyer/studyer/score1/score_reg_i_245_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.886 r  model3_user1/studyer/studyer/score1/score_reg_i_212/CO[3]
                         net (fo=1, routed)           0.000    12.886    model3_user1/studyer/studyer/score1/score_reg_i_212_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.000    model3_user1/studyer/studyer/score1/score_reg_i_208_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  model3_user1/studyer/studyer/score1/score_reg_i_207/CO[2]
                         net (fo=12, routed)          1.216    14.444    model3_user1/studyer/studyer/score1/score_reg_i_207_n_1
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.313    14.757 r  model3_user1/studyer/studyer/score1/score_reg_i_219/O
                         net (fo=1, routed)           0.000    14.757    model3_user1/studyer/studyer/score1/score_reg_i_219_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.290 r  model3_user1/studyer/studyer/score1/score_reg_i_162/CO[3]
                         net (fo=1, routed)           0.000    15.290    model3_user1/studyer/studyer/score1/score_reg_i_162_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  model3_user1/studyer/studyer/score1/score_reg_i_158/CO[3]
                         net (fo=1, routed)           0.000    15.407    model3_user1/studyer/studyer/score1/score_reg_i_158_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.636 r  model3_user1/studyer/studyer/score1/score_reg_i_157/CO[2]
                         net (fo=12, routed)          1.319    16.955    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.310    17.265 r  model3_user1/studyer/studyer/score1/score_reg_i_169/O
                         net (fo=1, routed)           0.000    17.265    model3_user1/studyer/studyer/score1/score_reg_i_169_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  model3_user1/studyer/studyer/score1/score_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.815    model3_user1/studyer/studyer/score1/score_reg_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.929    model3_user1/studyer/studyer/score1/score_reg_i_88_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.157 r  model3_user1/studyer/studyer/score1/score_reg_i_87/CO[2]
                         net (fo=12, routed)          1.049    19.206    model3_user1/studyer/studyer/score1/score_reg_i_87_n_1
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.313    19.519 r  model3_user1/studyer/studyer/score1/score_reg_i_154/O
                         net (fo=1, routed)           0.000    19.519    model3_user1/studyer/studyer/score1/score_reg_i_154_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.920 r  model3_user1/studyer/studyer/score1/score_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.920    model3_user1/studyer/studyer/score1/score_reg_i_82_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.034    model3_user1/studyer/studyer/score1/score_reg_i_33_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.262 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[2]
                         net (fo=12, routed)          1.457    21.719    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.313    22.032 r  model3_user1/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    22.032    model3_user1/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.433 r  model3_user1/studyer/studyer/score1/score_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.433    model3_user1/studyer/studyer/score1/score_reg_i_81_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.547 r  model3_user1/studyer/studyer/score1/score_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.547    model3_user1/studyer/studyer/score1/score_reg_i_31_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.775 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.063    23.838    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.313    24.151 r  model3_user1/studyer/studyer/score1/score_reg_i_172/O
                         net (fo=1, routed)           0.000    24.151    model3_user1/studyer/studyer/score1/score_reg_i_172_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.701 r  model3_user1/studyer/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    24.701    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  model3_user1/studyer/studyer/score1/score_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.815    model3_user1/studyer/studyer/score1/score_reg_i_37_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.043 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.105    26.148    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.461 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    26.461    model3_user1/studyer/studyer/score1/score_reg_i_174_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.859 r  model3_user1/studyer/studyer/score1/score_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/studyer/score1/score_reg_i_102_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.973 r  model3_user1/studyer/studyer/score1/score_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.973    model3_user1/studyer/studyer/score1/score_reg_i_41_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.201 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.147    28.348    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.661 r  model3_user1/studyer/studyer/score1/score_reg_i_178/O
                         net (fo=1, routed)           0.000    28.661    model3_user1/studyer/studyer/score1/score_reg_i_178_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.211 r  model3_user1/studyer/studyer/score1/score_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.211    model3_user1/studyer/studyer/score1/score_reg_i_107_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.325 r  model3_user1/studyer/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.325    model3_user1/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.553 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.433    30.986    model3_user1/studyer/studyer/score1/score_reg_i_21_n_1
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.313    31.299 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    31.299    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.832 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.832    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.949 r  model3_user1/studyer/studyer/score1/score_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.949    model3_user1/studyer/studyer/score1/score_reg_i_49_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.178 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          0.831    33.009    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X52Y9          LUT5 (Prop_lut5_I4_O)        0.310    33.319 r  model3_user1/studyer/studyer/score1/score_reg_i_5/O
                         net (fo=1, routed)           0.640    33.959    model3_user1/studyer/studyer/score1/score_reg_i_5_n_0
    RAMB18_X2Y4          RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/setter1/setting_display_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/setter1/setting_display_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE                         0.000     0.000 r  model3_user1/setter1/setting_display_reg[1][2]/C
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/setter1/setting_display_reg[1][2]/Q
                         net (fo=2, routed)           0.121     0.262    model3_user1/setter1/setting_display_reg[1]_6[2]
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.307 r  model3_user1/setter1/setting_display[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    model3_user1/setter1/setting_display[1][2]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  model3_user1/setter1/setting_display_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/setter1/setting_display_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/setter1/setting_display_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE                         0.000     0.000 r  model3_user3/setter1/setting_display_reg[3][2]/C
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/setter1/setting_display_reg[3][2]/Q
                         net (fo=2, routed)           0.121     0.262    model3_user3/setter1/setting_display_reg[3]_4[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.307 r  model3_user3/setter1/setting_display[3][2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    model3_user3/setter1/setting_display[3][2]_i_1__1_n_0
    SLICE_X37Y23         FDRE                                         r  model3_user3/setter1/setting_display_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/en1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/music_number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE                         0.000     0.000 r  model3_user3/en1_reg/C
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/en1_reg/Q
                         net (fo=13, routed)          0.122     0.263    model3_user3/studyer/music_number_reg[2]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.308 r  model3_user3/studyer/music_number[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.308    model3_user3/studyer/music_number[0]_i_1__2_n_0
    SLICE_X52Y21         FDRE                                         r  model3_user3/studyer/music_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_time_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/counter_time_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_time_reg[3]/C
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  model3_user1/studyer/studyer/counter_time_reg[3]/Q
                         net (fo=31, routed)          0.083     0.211    model3_user1/studyer/studyer/counter_time[3]
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.099     0.310 r  model3_user1/studyer/studyer/counter_time[4]_i_1/O
                         net (fo=1, routed)           0.000     0.310    model3_user1/studyer/studyer/counter_time[4]_i_1_n_0
    SLICE_X51Y11         FDRE                                         r  model3_user1/studyer/studyer/counter_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/setter1/setting_display_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/setter1/note_setted_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.248ns (79.472%)  route 0.064ns (20.528%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE                         0.000     0.000 r  model3_user3/setter1/setting_display_reg[2][2]/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/setter1/setting_display_reg[2][2]/Q
                         net (fo=2, routed)           0.064     0.205    model3_user3/setter1/setting_display_reg[2]_5[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.250 r  model3_user3/setter1/note_setted[2]_i_2__1/O
                         net (fo=1, routed)           0.000     0.250    model3_user3/setter1/note_setted[2]_i_2__1_n_0
    SLICE_X37Y23         MUXF7 (Prop_muxf7_I0_O)      0.062     0.312 r  model3_user3/setter1/note_setted_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.312    model3_user3/setter1/setting_display[2]
    SLICE_X37Y23         FDRE                                         r  model3_user3/setter1/note_setted_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/setter1/setting_display_reg[7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/setter1/note_setted_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.251ns (79.416%)  route 0.065ns (20.584%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE                         0.000     0.000 r  model3_user1/setter1/setting_display_reg[7][1]/C
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/setter1/setting_display_reg[7][1]/Q
                         net (fo=2, routed)           0.065     0.206    model3_user1/setter1/setting_display_reg[7]_0[1]
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  model3_user1/setter1/note_setted[1]_i_3/O
                         net (fo=1, routed)           0.000     0.251    model3_user1/setter1/note_setted[1]_i_3_n_0
    SLICE_X49Y27         MUXF7 (Prop_muxf7_I1_O)      0.065     0.316 r  model3_user1/setter1/note_setted_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    model3_user1/setter1/setting_display[1]
    SLICE_X49Y27         FDRE                                         r  model3_user1/setter1/note_setted_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.506%)  route 0.176ns (55.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=14, routed)          0.176     0.317    model2/player/player_en
    SLICE_X38Y17         FDRE                                         r  model2/player/note_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/music_speed_play_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/music_speed_play_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE                         0.000     0.000 r  model3_user2/studyer/music_speed_play_reg[0]/C
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/music_speed_play_reg[0]/Q
                         net (fo=6, routed)           0.131     0.272    model3_user2/studyer/music_speed_play_reg_n_0_[0]
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.317 r  model3_user2/studyer/music_speed_play[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.317    model3_user2/studyer/music_speed_play[2]_i_1__1_n_0
    SLICE_X62Y13         FDRE                                         r  model3_user2/studyer/music_speed_play_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.024%)  route 0.179ns (55.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=14, routed)          0.179     0.320    model2/player/player_en
    SLICE_X39Y16         FDRE                                         r  model2/player/note_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.024%)  route 0.179ns (55.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=14, routed)          0.179     0.320    model2/player/player_en
    SLICE_X38Y16         FDRE                                         r  model2/player/note_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.730ns  (logic 4.558ns (38.862%)  route 7.171ns (61.138%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          1.208     3.289    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.154     3.443 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.902     4.344    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.327     4.671 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           5.061     9.733    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559    13.292 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.292    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.589ns  (logic 4.559ns (39.339%)  route 7.030ns (60.661%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          1.208     3.289    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.154     3.443 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.902     4.344    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.327     4.671 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           4.920     9.592    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560    13.152 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.152    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.581ns  (logic 4.250ns (36.697%)  route 7.331ns (63.303%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.563     1.563    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X44Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456     2.019 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=22, routed)          1.032     3.051    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.175 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.166     4.341    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.465 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           5.133     9.599    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546    13.144 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.144    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.572ns  (logic 4.265ns (36.854%)  route 7.307ns (63.146%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.563     1.563    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X44Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456     2.019 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=22, routed)          1.032     3.051    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.175 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.166     4.341    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.465 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           5.110     9.575    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.561    13.135 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.135    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.533ns  (logic 4.201ns (36.429%)  route 7.332ns (63.571%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.563     1.563    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X44Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456     2.019 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=22, routed)          1.032     3.051    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.175 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.166     4.341    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.465 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           5.134     9.599    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497    13.096 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.096    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 4.543ns (39.407%)  route 6.986ns (60.593%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          1.208     3.289    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.154     3.443 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.685     4.127    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.327     4.454 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           5.093     9.547    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         3.544    13.092 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.092    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.436ns  (logic 4.557ns (39.848%)  route 6.879ns (60.152%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          1.208     3.289    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.154     3.443 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.902     4.344    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.327     4.671 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           4.769     9.440    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558    12.998 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.998    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 4.557ns (40.289%)  route 6.754ns (59.711%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          1.208     3.289    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.154     3.443 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.355     3.798    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I1_O)        0.327     4.125 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.191     9.316    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558    12.874 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.874    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.181ns  (logic 4.556ns (40.746%)  route 6.625ns (59.254%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          1.208     3.289    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.154     3.443 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.696     4.138    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.327     4.465 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.721     9.186    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.557    12.743 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.743    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.156ns  (logic 4.543ns (40.721%)  route 6.613ns (59.279%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.562     1.562    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518     2.080 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          1.208     3.289    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.154     3.443 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.355     3.798    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I1_O)        0.327     4.125 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.050     9.175    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544    12.718 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.718    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.175ns  (logic 1.432ns (45.104%)  route 1.743ns (54.896%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.185     0.885    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.558     2.489    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     3.735 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.735    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.373ns  (logic 1.449ns (42.951%)  route 1.924ns (57.049%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           0.157     0.858    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X47Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.767     2.670    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     3.933 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.933    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.443ns (42.436%)  route 1.958ns (57.564%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.183     0.883    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.928 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.775     2.703    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     3.961 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.961    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.408ns  (logic 1.445ns (42.391%)  route 1.963ns (57.609%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.155     0.856    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.808     2.709    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     3.967 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.967    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.456ns  (logic 1.432ns (41.434%)  route 2.024ns (58.566%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.169     0.869    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.914 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.855     2.770    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     4.015 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.015    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.480ns  (logic 1.453ns (41.764%)  route 2.027ns (58.236%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559     0.559    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     0.723 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          0.167     0.889    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860     2.794    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.244     4.039 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.039    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.479ns  (logic 1.447ns (41.582%)  route 2.032ns (58.418%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.155     0.856    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.877     2.778    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         1.261     4.039 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.039    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.524ns  (logic 1.431ns (40.599%)  route 2.093ns (59.401%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.169     0.869    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.914 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.925     2.839    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     4.083 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.083    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.534ns  (logic 1.446ns (40.923%)  route 2.088ns (59.077%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.155     0.856    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.932     2.833    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         1.260     4.093 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.093    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 1.431ns (40.271%)  route 2.122ns (59.729%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560     0.560    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/Q
                         net (fo=1, routed)           0.197     0.898    vga_display_inst/vga_ctrl_inst/Q[4]
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.943 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.925     2.868    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         1.245     4.113 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.113    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 1.456ns (25.536%)  route 4.246ns (74.464%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.559     1.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     2.077 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/Q
                         net (fo=8, routed)           1.940     4.017    model2/player/note_code[1]_i_7[14]
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.152     4.169 r  model2/player/note_code[7]_i_22/O
                         net (fo=2, routed)           0.681     4.850    nolabel_line152/cmd_parse_i0/note_code[3]_i_6
    SLICE_X40Y15         LUT6 (Prop_lut6_I5_O)        0.326     5.176 f  nolabel_line152/cmd_parse_i0/note_code[3]_i_14/O
                         net (fo=1, routed)           0.825     6.001    model2/player/note_code[3]_i_2_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.125 f  model2/player/note_code[3]_i_6/O
                         net (fo=1, routed)           0.800     6.925    model2/player/note_code[3]_i_6_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.049 r  model2/player/note_code[3]_i_2/O
                         net (fo=1, routed)           0.000     7.049    model2/player/note_code[3]_i_2_n_0
    SLICE_X36Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     7.261 r  model2/player/note_code_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.261    model2/player/music[3]
    SLICE_X36Y16         FDRE                                         r  model2/player/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.129ns  (logic 1.226ns (23.903%)  route 3.903ns (76.097%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.559     1.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     2.077 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/Q
                         net (fo=8, routed)           1.658     3.735    nolabel_line152/cmd_parse_i0/Q[14]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.859 r  nolabel_line152/cmd_parse_i0/note_code[4]_i_17/O
                         net (fo=1, routed)           0.789     4.649    nolabel_line152/cmd_parse_i0/note_code[4]_i_17_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.773 r  nolabel_line152/cmd_parse_i0/note_code[4]_i_10/O
                         net (fo=1, routed)           0.797     5.570    model2/player/note_code[4]_i_2_3
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.694 f  model2/player/note_code[4]_i_4/O
                         net (fo=1, routed)           0.659     6.352    model2/player/note_code[4]_i_4_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.476 r  model2/player/note_code[4]_i_2/O
                         net (fo=1, routed)           0.000     6.476    model2/player/note_code[4]_i_2_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     6.688 r  model2/player/note_code_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.688    model2/player/music[4]
    SLICE_X40Y16         FDRE                                         r  model2/player/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.847ns  (logic 1.244ns (25.667%)  route 3.603ns (74.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.559     1.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     2.077 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/Q
                         net (fo=8, routed)           1.940     4.017    model2/player/note_code[1]_i_7[14]
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.152     4.169 r  model2/player/note_code[7]_i_22/O
                         net (fo=2, routed)           0.451     4.620    nolabel_line152/cmd_parse_i0/note_code[3]_i_6
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.326     4.946 r  nolabel_line152/cmd_parse_i0/note_code[7]_i_12/O
                         net (fo=1, routed)           0.641     5.587    model2/player/note_code_reg[7]_1
    SLICE_X41Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.711 r  model2/player/note_code[7]_i_6/O
                         net (fo=1, routed)           0.571     6.282    model2/player/note_code[7]_i_6_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.406 r  model2/player/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000     6.406    model2/player/music[7]
    SLICE_X41Y17         FDRE                                         r  model2/player/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.839ns  (logic 0.952ns (19.673%)  route 3.887ns (80.327%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/Q
                         net (fo=8, routed)           1.825     3.844    nolabel_line152/cmd_parse_i0/Q[18]
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.968 f  nolabel_line152/cmd_parse_i0/note_code[6]_i_12/O
                         net (fo=1, routed)           0.433     4.401    nolabel_line152/cmd_parse_i0/note_code[6]_i_12_n_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I3_O)        0.124     4.525 f  nolabel_line152/cmd_parse_i0/note_code[6]_i_6/O
                         net (fo=1, routed)           0.887     5.412    nolabel_line152/cmd_parse_i0/note_code[6]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.536 f  nolabel_line152/cmd_parse_i0/note_code[6]_i_3/O
                         net (fo=1, routed)           0.742     6.277    model2/player/note_code_reg[6]_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.401 r  model2/player/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     6.401    model2/player/music[6]
    SLICE_X38Y17         FDRE                                         r  model2/player/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.408ns  (logic 1.642ns (37.252%)  route 2.766ns (62.748%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.559     1.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[25]/Q
                         net (fo=8, routed)           1.650     3.728    nolabel_line152/cmd_parse_i0/Q[14]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.852 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_19/O
                         net (fo=1, routed)           0.810     4.662    model2/player/note_code_reg[5]_i_10_1
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.786 r  model2/player/note_code[5]_i_14/O
                         net (fo=1, routed)           0.000     4.786    model2/player/note_code[5]_i_14_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I1_O)      0.247     5.033 r  model2/player/note_code_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     5.033    model2/player/note_code_reg[5]_i_10_n_0
    SLICE_X42Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.131 r  model2/player/note_code_reg[5]_i_7/O
                         net (fo=1, routed)           0.305     5.436    model2/player/note_code_reg[5]_i_7_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.319     5.755 r  model2/player/note_code[5]_i_2/O
                         net (fo=1, routed)           0.000     5.755    model2/player/note_code[5]_i_2_n_0
    SLICE_X41Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     5.967 r  model2/player/note_code_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.967    model2/player/music[5]
    SLICE_X41Y17         FDRE                                         r  model2/player/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.148ns  (logic 0.952ns (22.951%)  route 3.196ns (77.049%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/Q
                         net (fo=12, routed)          1.776     3.794    model2/player/note_code[1]_i_7[16]
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.918 f  model2/player/note_code[1]_i_15/O
                         net (fo=2, routed)           0.319     4.237    nolabel_line152/cmd_parse_i0/note_code[1]_i_2_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.361 r  nolabel_line152/cmd_parse_i0/note_code[1]_i_7/O
                         net (fo=1, routed)           0.444     4.805    nolabel_line152/cmd_parse_i0/note_code[1]_i_7_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.929 r  nolabel_line152/cmd_parse_i0/note_code[1]_i_2/O
                         net (fo=1, routed)           0.658     5.586    nolabel_line152/cmd_parse_i0/note_code[1]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.710 r  nolabel_line152/cmd_parse_i0/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000     5.710    model2/player/D[0]
    SLICE_X39Y16         FDRE                                         r  model2/player/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 1.161ns (28.313%)  route 2.940ns (71.687%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562     1.562    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X44Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[28]/Q
                         net (fo=12, routed)          1.328     3.346    nolabel_line152/cmd_parse_i0/Q[17]
    SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.470 f  nolabel_line152/cmd_parse_i0/note_code[2]_i_13/O
                         net (fo=1, routed)           0.483     3.953    nolabel_line152/cmd_parse_i0/note_code[2]_i_13_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.077 f  nolabel_line152/cmd_parse_i0/note_code[2]_i_10/O
                         net (fo=1, routed)           0.967     5.044    model2/player/note_code[2]_i_2_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.168 r  model2/player/note_code[2]_i_6/O
                         net (fo=1, routed)           0.162     5.330    model2/player/note_code[2]_i_6_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.454 r  model2/player/note_code[2]_i_2/O
                         net (fo=1, routed)           0.000     5.454    model2/player/note_code[2]_i_2_n_0
    SLICE_X38Y16         MUXF7 (Prop_muxf7_I0_O)      0.209     5.663 r  model2/player/note_code_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.663    model2/player/music[2]
    SLICE_X38Y16         FDRE                                         r  model2/player/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.254ns (41.603%)  route 0.357ns (58.397%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X38Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/Q
                         net (fo=7, routed)           0.166     0.888    nolabel_line152/cmd_parse_i0/bt_data32[18]
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.933 f  nolabel_line152/cmd_parse_i0/note_code[1]_i_4/O
                         net (fo=1, routed)           0.191     1.124    nolabel_line152/cmd_parse_i0/note_code[1]_i_4_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.169 r  nolabel_line152/cmd_parse_i0/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.169    model2/player/D[0]
    SLICE_X39Y16         FDRE                                         r  model2/player/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.316ns (50.235%)  route 0.313ns (49.765%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X38Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/Q
                         net (fo=7, routed)           0.172     0.894    nolabel_line152/cmd_parse_i0/bt_data32[18]
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.939 f  nolabel_line152/cmd_parse_i0/note_code[3]_i_7/O
                         net (fo=1, routed)           0.141     1.081    model2/player/note_code_reg[3]_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.126 r  model2/player/note_code[3]_i_2/O
                         net (fo=1, routed)           0.000     1.126    model2/player/note_code[3]_i_2_n_0
    SLICE_X36Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     1.188 r  model2/player/note_code_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.188    model2/player/music[3]
    SLICE_X36Y16         FDRE                                         r  model2/player/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.231ns (35.421%)  route 0.421ns (64.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X41Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[20]/Q
                         net (fo=7, routed)           0.229     0.928    model2/player/note_code[1]_i_7[10]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.973 r  model2/player/note_code[7]_i_6/O
                         net (fo=1, routed)           0.192     1.166    model2/player/note_code[7]_i_6_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.211 r  model2/player/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000     1.211    model2/player/music[7]
    SLICE_X41Y17         FDRE                                         r  model2/player/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.338ns (42.384%)  route 0.459ns (57.616%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.558     0.558    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X35Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[2]/Q
                         net (fo=7, routed)           0.162     0.860    model2/player/note_code[1]_i_7[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.905 f  model2/player/note_code[2]_i_8/O
                         net (fo=1, routed)           0.114     1.019    model2/player/note_code[2]_i_8_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.064 f  model2/player/note_code[2]_i_5/O
                         net (fo=1, routed)           0.184     1.248    model2/player/note_code[2]_i_5_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.293 r  model2/player/note_code[2]_i_2/O
                         net (fo=1, routed)           0.000     1.293    model2/player/note_code[2]_i_2_n_0
    SLICE_X38Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     1.355 r  model2/player/note_code_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.355    model2/player/music[2]
    SLICE_X38Y16         FDRE                                         r  model2/player/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.321ns (40.032%)  route 0.481ns (59.968%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X39Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[19]/Q
                         net (fo=7, routed)           0.075     0.775    nolabel_line152/cmd_parse_i0/bt_data32[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.820 r  nolabel_line152/cmd_parse_i0/note_code[6]_i_13/O
                         net (fo=1, routed)           0.089     0.909    nolabel_line152/cmd_parse_i0/note_code[6]_i_13_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.954 r  nolabel_line152/cmd_parse_i0/note_code[6]_i_7/O
                         net (fo=1, routed)           0.054     1.008    nolabel_line152/cmd_parse_i0/note_code[6]_i_7_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.053 f  nolabel_line152/cmd_parse_i0/note_code[6]_i_3/O
                         net (fo=1, routed)           0.263     1.315    model2/player/note_code_reg[6]_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.360 r  model2/player/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     1.360    model2/player/music[6]
    SLICE_X38Y17         FDRE                                         r  model2/player/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.503ns (59.431%)  route 0.343ns (40.569%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559     0.559    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X41Y14         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[21]/Q
                         net (fo=5, routed)           0.145     0.845    nolabel_line152/cmd_parse_i0/Q[11]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.890 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_18/O
                         net (fo=1, routed)           0.099     0.989    model2/player/note_code_reg[5]_i_10_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.034 r  model2/player/note_code[5]_i_14/O
                         net (fo=1, routed)           0.000     1.034    model2/player/note_code[5]_i_14_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I1_O)      0.075     1.109 r  model2/player/note_code_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     1.109    model2/player/note_code_reg[5]_i_10_n_0
    SLICE_X42Y16         MUXF8 (Prop_muxf8_I0_O)      0.022     1.131 r  model2/player/note_code_reg[5]_i_7/O
                         net (fo=1, routed)           0.099     1.230    model2/player/note_code_reg[5]_i_7_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.113     1.343 r  model2/player/note_code[5]_i_2/O
                         net (fo=1, routed)           0.000     1.343    model2/player/note_code[5]_i_2_n_0
    SLICE_X41Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     1.405 r  model2/player/note_code_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.405    model2/player/music[5]
    SLICE_X41Y17         FDRE                                         r  model2/player/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.361ns (40.970%)  route 0.520ns (59.030%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.558     0.558    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X34Y15         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     0.722 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[1]/Q
                         net (fo=5, routed)           0.175     0.897    nolabel_line152/cmd_parse_i0/Q[1]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.942 f  nolabel_line152/cmd_parse_i0/note_code[4]_i_11/O
                         net (fo=1, routed)           0.146     1.088    model2/player/note_code[4]_i_2_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.133 f  model2/player/note_code[4]_i_5/O
                         net (fo=1, routed)           0.199     1.332    model2/player/note_code[4]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.377 r  model2/player/note_code[4]_i_2/O
                         net (fo=1, routed)           0.000     1.377    model2/player/note_code[4]_i_2_n_0
    SLICE_X40Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     1.439 r  model2/player/note_code_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.439    model2/player/music[4]
    SLICE_X40Y16         FDRE                                         r  model2/player/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.642ns  (logic 3.992ns (52.240%)  route 3.650ns (47.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     1.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565     1.565    nolabel_line152/lb_ctl_i0/clk_out2
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.456     2.021 r  nolabel_line152/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           3.650     5.671    nolabel_line152/txd_o
    N2                   OBUF (Prop_obuf_I_O)         3.536     9.207 r  nolabel_line152/OBUF_txd/O
                         net (fo=0)                   0.000     9.207    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.378ns (51.614%)  route 1.292ns (48.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.563     0.563    nolabel_line152/lb_ctl_i0/clk_out2
    SLICE_X39Y6          FDRE                                         r  nolabel_line152/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  nolabel_line152/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           1.292     1.995    nolabel_line152/txd_o
    N2                   OBUF (Prop_obuf_I_O)         1.237     3.232 r  nolabel_line152/OBUF_txd/O
                         net (fo=0)                   0.000     3.232    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.574     6.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     3.238 f  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     4.904    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.574     6.574    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063    -0.515 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489    -0.026    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.575     6.575    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.587ns (27.480%)  route 4.188ns (72.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.375     5.775    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X47Y15         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442     1.442    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.587ns (27.480%)  route 4.188ns (72.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.375     5.775    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X47Y15         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442     1.442    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.587ns (27.480%)  route 4.188ns (72.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.375     5.775    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X47Y15         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442     1.442    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.587ns (27.480%)  route 4.188ns (72.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.375     5.775    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X47Y15         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442     1.442    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y15         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.587ns (27.530%)  route 4.178ns (72.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.364     5.765    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X46Y13         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443     1.443    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.587ns (27.530%)  route 4.178ns (72.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.364     5.765    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X46Y13         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443     1.443    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.587ns (27.530%)  route 4.178ns (72.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.364     5.765    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X46Y13         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443     1.443    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y13         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.587ns (28.947%)  route 3.896ns (71.053%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.082     5.483    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X44Y13         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443     1.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.483ns  (logic 1.587ns (28.947%)  route 3.896ns (71.053%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.082     5.483    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X44Y13         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.443     1.443    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y13         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.471ns  (logic 1.587ns (29.008%)  route 3.884ns (70.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.813     4.277    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.401 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.071     5.471    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X44Y15         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.442     1.442    vga_display_inst/vga_pic_inst/CLK
    SLICE_X44Y15         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.045ns (3.879%)  route 1.115ns (96.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.365     1.160    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X44Y12         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830     0.830    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X44Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.045ns (3.879%)  route 1.115ns (96.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.365     1.160    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X44Y12         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830     0.830    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X44Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.045ns (3.764%)  route 1.150ns (96.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.400     1.195    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X45Y14         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_pic_inst/CLK
    SLICE_X45Y14         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.686%)  route 1.176ns (96.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.425     1.221    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X46Y14         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X46Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.686%)  route 1.176ns (96.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.425     1.221    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X47Y14         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.686%)  route 1.176ns (96.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.425     1.221    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X47Y14         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X47Y14         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.045ns (3.578%)  route 1.213ns (96.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.462     1.258    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X41Y12         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X41Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.045ns (3.568%)  route 1.216ns (96.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.466     1.261    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X42Y12         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.045ns (3.568%)  route 1.216ns (96.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.466     1.261    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X42Y12         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.045ns (3.568%)  route 1.216ns (96.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.466     1.261    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X42Y12         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829     0.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X42Y12         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.464ns (33.973%)  route 2.844ns (66.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line152/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  nolabel_line152/IBUF_rxd_i0/O
                         net (fo=1, routed)           2.844     4.308    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.455     1.455    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.441     1.441    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.232ns (15.336%)  route 1.278ns (84.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line152/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  nolabel_line152/IBUF_rxd_i0/O
                         net (fo=1, routed)           1.278     1.510    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.816     0.816    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.828     0.828    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X39Y12         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





