$date
	Wed Sep 24 03:37:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_traffic_light $end
$var wire 2 ! y [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var parameter 2 $ green $end
$var parameter 2 % red $end
$var parameter 2 & yellow $end
$var reg 4 ' counter [3:0] $end
$var reg 2 ( state [1:0] $end
$var reg 2 ) y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 &
b0 %
b1 $
$end
#0
$dumpvars
bx )
b0 (
b0 '
1#
0"
bx !
$end
#10
b0 !
b0 )
1"
#20
0"
0#
#30
b1 '
1"
#40
0"
#50
b10 '
1"
#60
0"
#70
b11 '
1"
#80
0"
#90
b100 '
1"
#100
0"
#110
b101 '
1"
#120
0"
#130
b110 '
1"
#140
0"
#150
b111 '
1"
#160
0"
#170
b1000 '
1"
#180
0"
#190
b1001 '
1"
#200
0"
#210
b1 (
b0 '
1"
#220
0"
#230
b1 !
b1 )
b1 '
1"
#240
0"
#250
b10 '
1"
#260
0"
#270
b11 '
1"
#280
0"
#290
b100 '
1"
#300
0"
#310
b101 '
1"
#320
0"
#330
b110 '
1"
#340
0"
#350
b111 '
1"
#360
0"
#370
b10 (
b0 '
1"
#380
0"
#390
b10 !
b10 )
b1 '
1"
#400
0"
#410
b10 '
1"
#420
0"
