WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500063 heartbeat IPC: 3.9999 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 23 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500064 (Simulation time: 0 hr 0 min 23 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 11895794 heartbeat IPC: 1.06432 cumulative IPC: 1.06432 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 21447037 heartbeat IPC: 1.04699 cumulative IPC: 1.05558 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 31308679 heartbeat IPC: 1.01404 cumulative IPC: 1.04136 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 41630798 heartbeat IPC: 0.968794 cumulative IPC: 1.02222 (Simulation time: 0 hr 3 min 31 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 53471350 heartbeat IPC: 0.844556 cumulative IPC: 0.980945 (Simulation time: 0 hr 4 min 24 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 50971287 cumulative IPC: 0.980945 (Simulation time: 0 hr 4 min 24 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 50971287 (Simulation time: 0 hr 4 min 24 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.980945 instructions: 50000003 cycles: 50971287
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 38.1917
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5916
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:     344402  HIT:     293828  MISS:      50574
LLC LOAD         ACCESS:     231052  HIT:     201282  MISS:      29770
LLC RFO          ACCESS:      36737  HIT:      34946  MISS:       1791
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      30712  HIT:      28563  MISS:       2149
LLC TRANSLATION  ACCESS:      45901  HIT:      29037  MISS:      16864
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 134.803 cycles
cpu0_DTLB TOTAL       ACCESS:   11915393  HIT:    9507197  MISS:    2408196
cpu0_DTLB LOAD         ACCESS:   11915393  HIT:    9507197  MISS:    2408196
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.41576 cycles
cpu0_ITLB TOTAL       ACCESS:    3599037  HIT:    3599037  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3599037  HIT:    3599037  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15908285  HIT:   11632648  MISS:    4275637
cpu0_L1D LOAD         ACCESS:    9501608  HIT:    6828424  MISS:    2673184
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5995227  HIT:    4801050  MISS:    1194177
cpu0_L1D TRANSLATION  ACCESS:     411450  HIT:       3174  MISS:     408276
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.74676 cycles
cpu0_L1I TOTAL       ACCESS:    4265897  HIT:    3730938  MISS:     534959
cpu0_L1I LOAD         ACCESS:    4265897  HIT:    3730938  MISS:     534959
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.3945 cycles
cpu0_L2C TOTAL       ACCESS:    3507089  HIT:    3179182  MISS:     327907
cpu0_L2C LOAD         ACCESS:    2225985  HIT:    1994931  MISS:     231054
cpu0_L2C RFO          ACCESS:     439752  HIT:     403010  MISS:      36742
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     433153  HIT:     418943  MISS:      14210
cpu0_L2C TRANSLATION  ACCESS:     408199  HIT:     362298  MISS:      45901
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 40.0728 cycles
cpu0_STLB TOTAL       ACCESS:    1025349  HIT:     624877  MISS:     400472
cpu0_STLB LOAD         ACCESS:    1025349  HIT:     624877  MISS:     400472
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 35.1162 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      12322
  ROW_BUFFER_MISS:      36102
 AVG DBUS CONGESTED CYCLE:    3.89915
 WQ ROW_BUFFER_HIT:        171
  ROW_BUFFER_MISS:       1681  FULL:          0

