; or1k cpu0 instruction bus master
[master or1k0_i]
slaves =
 sdram_ibus
 rom0

; or1k cpu0 data  bus master
[master or1k0_d]
slaves =
 sdram_dbus
 uart0
 uart1
 ipi
 tc
 gpio0
 i2c0
 i2c1
 spi0
 spi1
 spi2

; or1k cpu1 instruction bus master
[master or1k1_i]
slaves =
 sdram_ibus
 rom0

; or1k cpu1 data bus master
[master or1k1_d]
slaves =
 sdram_dbus
 uart0
 uart1
 ipi
 tc
 gpio0
 i2c0
 i2c1
 spi0
 spi1
 spi2

; debug master
[master dbg]
slaves =
 sdram_dbus
 uart0
 uart1
 ipi
 tc
 gpio0
 i2c0
 i2c1
 spi0
 spi1
 spi2

; SDRAM
; Have several ports with buffering features,
; so we split each port into a seperate slave
[slave sdram_dbus]
offset=0
size=0x2000000 ; 32MB
[slave sdram_ibus]
offset=0
size=0x2000000 ; 32MB

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave uart1]
offset=0x90000100
size=32

[slave ipi]
offset=0x98000000
size=256

[slave tc]
offset=0x99000000
size=4


[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave i2c0]
datawidth=8
offset=0xa0000000
size=8

[slave i2c1]
datawidth=8
offset=0xa1000000
size=8

[slave spi0]
datawidth=8
offset=0xb0000000
size=8

[slave spi1]
datawidth=8
offset=0xb1000000
size=8

[slave spi2]
datawidth=8
offset=0xb2000000
size=8

[slave rom0]
offset=0xf0000100
size=64
