Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Nov 24 23:36:03 2024
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_loopback_control_sets_placed.rpt
| Design       : uart_loopback
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             109 |           37 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              72 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                             Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                         |                                                                       |                  |                2 |              2 |         1.00 |
|  U_top_stopwatch/U_fnd_controller/U_clk_div/CLK        |                                                                       | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                         | U_uart/U_reciever/br_tick_count_reg[3]_i_1_n_0                        | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                         | U_uart/U_transmitter/tick_count_next                                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_3[0] | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_2[0] | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_1[0] | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_0[0] | reset_IBUF       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                                         | U_uart/U_transmitter/tx_temp_data_next_0                              | reset_IBUF       |                2 |              8 |         4.00 |
|  U_top_stopwatch/U_clear_button_detector/r_clk_reg_n_0 |                                                                       | reset_IBUF       |                3 |              8 |         2.67 |
|  U_top_stopwatch/U_run_stop_button_detector/r_clk      |                                                                       | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                         | U_uart/U_reciever/rx_data_next                                        | reset_IBUF       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/E[0]                         | reset_IBUF       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                         |                                                                       | reset_IBUF       |               30 |             90 |         3.00 |
+--------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+


