<div align="center">
<h3 align="center">Low Level Hardware Digital Systems I</h3>

  <a href=""> ![Static Badge](https://img.shields.io/badge/Language-Verilog-6866fb)</a>
  <a href=""> ![Static Badge](https://img.shields.io/badge/Semester-7-green)</a>
</div>

This repository contains the assignments that I completed for the Low Level HW Digital Systems I 2023-2024 Course , as part of my undergraduate studies at Aristotle University of Thessaloniki.

|   Course Information     |                                  |
|--------------------------|----------------------------------|
| Semester                 | 7                                |
| Attendance Year          | 2023-2024                        |
| Project Type             | Optional                         |
| Team Project             | No                               |
| Language Used            | Verilog                          |
| Software Used            | Intel Quartus/Questa/ModelSim    |

## Description

A simple RISC-V processor written in verilog. As part of this assignment, the following modules were designed:
- An ALU
- A simple calculator that uses the ALU
- The Register File
- The Datapath
- The Control Unit FSM 

## Notes

Some files that were provided by the professor are **not** included in this repository (ram.v, rom.v).
