0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd,1730487094,vhdl,,,,clocks_wrapper,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd,1730490337,vhdl,,,,dds_mult_adder_wrapper,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/hdl/XADC_FIFO_wrapper.vhd,1730484145,vhdl,,,,xadc_fifo_wrapper,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS/ip/CLOCKS_clk_wiz_0_0/CLOCKS_clk_wiz_0_0.v,1730487094,verilog,,,,CLOCKS_clk_wiz_0_0,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS/ip/CLOCKS_clk_wiz_0_0/CLOCKS_clk_wiz_0_0_clk_wiz.v,1730487094,verilog,,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS/ip/CLOCKS_clk_wiz_0_0/CLOCKS_clk_wiz_0_0.v,,CLOCKS_clk_wiz_0_0_clk_wiz,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS/sim/CLOCKS.vhd,1730487094,vhdl,,,,clocks,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_dds_compiler_0_0/sim/DDS_MULT_ADDER_dds_compiler_0_0.vhd,1730487940,vhdl,,,,dds_mult_adder_dds_compiler_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/sim/DDS_MULT_ADDER.vhd,1730490337,vhdl,,,,dds_mult_adder,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_Contador_26_0_1/sim/XADC_FIFO_Contador_26_0_1.vhd,1730484145,vhdl,,,,xadc_fifo_contador_26_0_1,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_Contador_26_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,1730484149,vhdl,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_FSM_FIFO_Entregable_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,,,design_1_xadc_wiz_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_Contador_52_0_1/sim/XADC_FIFO_Contador_52_0_1.vhd,1730484149,vhdl,,,,xadc_fifo_contador_52_0_1,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_FSM_FIFO_Entregable_0_1/sim/XADC_FIFO_FSM_FIFO_Entregable_0_1.vhd,1730484153,vhdl,,,,xadc_fifo_fsm_fifo_entregable_0_1,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_FSM_FIFO_Entregable_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,1730484157,vhdl,,,,,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_fifo_generator_0_1/sim/XADC_FIFO_fifo_generator_0_1.v,1730484157,verilog,,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS/ip/CLOCKS_clk_wiz_0_0/CLOCKS_clk_wiz_0_0_clk_wiz.v,,XADC_FIFO_fifo_generator_0_1,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_xadc_wiz_0_1/XADC_FIFO_xadc_wiz_0_1.vhd,1730484160,vhdl,,,,xadc_fifo_xadc_wiz_0_1,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ipshared/0ffb/src/FSM_FIFO_Entregable.vhd,1730484153,vhdl,,,,fsm_fifo_entregable,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ipshared/cbd3/src/Contador_26.vhd,1730484145,vhdl,,,,contador_26,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ipshared/db9d/src/Contador_52.vhd,1730484149,vhdl,,,,contador_52,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/sim/XADC_FIFO.vhd,1730484145,vhdl,,,,xadc_fifo,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/prueba_DDS_tb.vhd,1730490644,vhdl,,,,prueba_dds_tb,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/prueba_xadc_tb.vhd,1730484138,vhdl,,,,prueba_xadc_tb,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_26.vhd,1728719780,vhdl,,,,,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_52.vhd,1728720029,vhdl,,,,,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FSM_FIFO_Entregable.vhd,1729071820,vhdl,,,,,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Reset.vhd,1728722861,vhdl,,,,reset,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/full_QAM_tx.vhd,1730483191,vhdl,,,,full_qam_tx,,,,,,,,
