
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v
# synth_design -part xc7z020clg484-3 -top c_matrix_vec_mult_core_18_10_16_1_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top c_matrix_vec_mult_core_18_10_16_1_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 143375 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 243721 ; free virtual = 308312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'c_matrix_vec_mult_core_18_10_16_1_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_910' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2901]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2998]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_10' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2998]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_910' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2901]
INFO: [Synth 8-6157] synthesizing module 'dft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1591]
INFO: [Synth 8-6157] synthesizing module 'codeBlock88206_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2350]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3158]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_5_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3158]
INFO: [Synth 8-6157] synthesizing module 'addfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3046]
INFO: [Synth 8-6155] done synthesizing module 'addfxp_18_1' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3046]
INFO: [Synth 8-6157] synthesizing module 'subfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3190]
INFO: [Synth 8-6155] done synthesizing module 'subfxp_18_1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3190]
INFO: [Synth 8-6157] synthesizing module 'multfix_alt_dsp_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3062]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3098]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3098]
INFO: [Synth 8-6155] done synthesizing module 'multfix_alt_dsp_18' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3062]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock88206_18' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2350]
INFO: [Synth 8-6157] synthesizing module 'codeBlock89324_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1971]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3135]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_2_1' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3135]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock89324_18' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1971]
INFO: [Synth 8-6155] done synthesizing module 'dft_16_top_18' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1591]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_1810_9_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1167]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1540]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1540]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1491]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1491]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_1810_9_1' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1167]
INFO: [Synth 8-6157] synthesizing module 'elementwise_sub_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1022]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_sub_core_18_18_9' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1022]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:877]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_9' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:877]
INFO: [Synth 8-6155] done synthesizing module 'c_matrix_vec_mult_core_18_10_16_1_1' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.301 ; gain = 75.660 ; free physical = 243659 ; free virtual = 308252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.301 ; gain = 75.660 ; free physical = 243660 ; free virtual = 308252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.301 ; gain = 83.660 ; free physical = 243660 ; free virtual = 308252
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_9_reg[17:0]' into 'reg_Y_real_0_7_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:737]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_10_reg[17:0]' into 'reg_Y_real_0_6_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:739]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_11_reg[17:0]' into 'reg_Y_real_0_5_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:741]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_12_reg[17:0]' into 'reg_Y_real_0_4_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:743]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_13_reg[17:0]' into 'reg_Y_real_0_3_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:745]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_14_reg[17:0]' into 'reg_Y_real_0_2_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:747]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_15_reg[17:0]' into 'reg_Y_real_0_1_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:749]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.305 ; gain = 110.664 ; free physical = 243496 ; free virtual = 308094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 36    
	   2 Input     18 Bit       Adders := 153   
	   3 Input     18 Bit       Adders := 9     
+---Registers : 
	               37 Bit    Registers := 72    
	               36 Bit    Registers := 24    
	               28 Bit    Registers := 36    
	               18 Bit    Registers := 757   
	                1 Bit    Registers := 225   
+---Muxes : 
	   2 Input     37 Bit        Muxes := 36    
	   2 Input     35 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module c_matrix_vec_mult_core_18_10_16_1_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 75    
	                1 Bit    Registers := 4     
Module shift_register_unit_18_10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shiftRegFIFO_5_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module codeBlock88206_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module codeBlock89324_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module elementwise_sub_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_add_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'sub88248/res_0_reg[17:0]' into 'add88218/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88263/res_0_reg[17:0]' into 'add88233/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88308/res_0_reg[17:0]' into 'add88278/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88323/res_0_reg[17:0]' into 'add88293/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88456/res_0_reg[17:0]' into 'add88426/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88471/res_0_reg[17:0]' into 'add88441/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88516/res_0_reg[17:0]' into 'add88486/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88531/res_0_reg[17:0]' into 'add88501/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88776/res_0_reg[17:0]' into 'add88746/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88791/res_0_reg[17:0]' into 'add88761/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88836/res_0_reg[17:0]' into 'add88806/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88851/res_0_reg[17:0]' into 'add88821/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89042/res_0_reg[17:0]' into 'add89012/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89057/res_0_reg[17:0]' into 'add89027/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89102/res_0_reg[17:0]' into 'add89072/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89117/res_0_reg[17:0]' into 'add89087/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88344/res_0_reg[17:0]' into 'add88330/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88351/res_0_reg[17:0]' into 'add88337/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88388/res_0_reg[17:0]' into 'add88374/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add88395/res_0_reg[17:0]' into 'sub88381/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'add88538/res_0_reg[17:0]' into 'sub88552/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'add88545/res_0_reg[17:0]' into 'sub88559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'sub88624/res_0_reg[17:0]' into 'add88610/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add88631/res_0_reg[17:0]' into 'sub88617/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'sub88872/res_0_reg[17:0]' into 'add88858/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88879/res_0_reg[17:0]' into 'add88865/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88917/res_0_reg[17:0]' into 'add88903/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add88924/res_0_reg[17:0]' into 'sub88910/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'add89124/res_0_reg[17:0]' into 'sub89138/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'add89131/res_0_reg[17:0]' into 'sub89145/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'sub89211/res_0_reg[17:0]' into 'add89197/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add89218/res_0_reg[17:0]' into 'sub89204/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'tm30_reg[17:0]' into 'tm24_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2851]
INFO: [Synth 8-4471] merging register 'tm31_reg[17:0]' into 'tm25_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2867]
INFO: [Synth 8-4471] merging register 'tm32_reg[17:0]' into 'tm26_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2686]
INFO: [Synth 8-4471] merging register 'tm33_reg[17:0]' into 'tm27_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2852]
INFO: [Synth 8-4471] merging register 'tm34_reg[17:0]' into 'tm28_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2868]
INFO: [Synth 8-4471] merging register 'tm35_reg[17:0]' into 'tm29_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2687]
INFO: [Synth 8-4471] merging register 'tm42_reg[17:0]' into 'tm36_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2855]
INFO: [Synth 8-4471] merging register 'tm43_reg[17:0]' into 'tm37_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2871]
INFO: [Synth 8-4471] merging register 'tm44_reg[17:0]' into 'tm38_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2690]
INFO: [Synth 8-4471] merging register 'tm45_reg[17:0]' into 'tm39_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2856]
INFO: [Synth 8-4471] merging register 'tm46_reg[17:0]' into 'tm40_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2872]
INFO: [Synth 8-4471] merging register 'tm47_reg[17:0]' into 'tm41_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2691]
INFO: [Synth 8-4471] merging register 'tm60_reg[17:0]' into 'tm57_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2861]
INFO: [Synth 8-4471] merging register 'tm61_reg[17:0]' into 'tm58_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2877]
INFO: [Synth 8-4471] merging register 'tm62_reg[17:0]' into 'tm59_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2702]
INFO: [Synth 8-4471] merging register 'sub88587/res_0_reg[17:0]' into 'add88580/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub88952/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add88980/res_0_reg[17:0]' into 'sub88973/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'add89173/res_0_reg[17:0]' into 'sub89166/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
INFO: [Synth 8-4471] merging register 'sub88715/res_0_reg[17:0]' into 'add88652/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add88694/res_0_reg[17:0]' into 'sub88673/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'sub88973/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'sub89302/res_0_reg[17:0]' into 'add89239/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add89281/res_0_reg[17:0]' into 'sub89260/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3115]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3114]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88910/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add88903/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89138/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89145/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88559/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88552/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
INFO: [Synth 8-4471] merging register 'sub89366/res_0_reg[17:0]' into 'add89336/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89381/res_0_reg[17:0]' into 'add89351/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89426/res_0_reg[17:0]' into 'add89396/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89441/res_0_reg[17:0]' into 'add89411/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89574/res_0_reg[17:0]' into 'add89544/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89589/res_0_reg[17:0]' into 'add89559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89634/res_0_reg[17:0]' into 'add89604/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89649/res_0_reg[17:0]' into 'add89619/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89782/res_0_reg[17:0]' into 'add89752/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89797/res_0_reg[17:0]' into 'add89767/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89842/res_0_reg[17:0]' into 'add89812/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89857/res_0_reg[17:0]' into 'add89827/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89990/res_0_reg[17:0]' into 'add89960/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub90005/res_0_reg[17:0]' into 'add89975/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub90050/res_0_reg[17:0]' into 'add90020/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub90065/res_0_reg[17:0]' into 'add90035/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89462/res_0_reg[17:0]' into 'add89448/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89469/res_0_reg[17:0]' into 'add89455/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89506/res_0_reg[17:0]' into 'add89492/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add89513/res_0_reg[17:0]' into 'sub89499/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'sub89670/res_0_reg[17:0]' into 'add89656/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89677/res_0_reg[17:0]' into 'add89663/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89714/res_0_reg[17:0]' into 'add89700/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'add89721/res_0_reg[17:0]' into 'sub89707/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3054]
INFO: [Synth 8-4471] merging register 'sub89878/res_0_reg[17:0]' into 'add89864/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89885/res_0_reg[17:0]' into 'add89871/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Synth 8-4471] merging register 'sub89922/res_0_reg[17:0]' into 'add89908/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3198]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X17_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X9_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X25_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X5_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X21_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X19_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X11_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X27_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X7_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X23_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X15_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X31_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X13_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dft_16_top_18_inst/\codeBlock88206_18_inst/X29_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[0]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[0]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[0]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[1]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[1]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[1]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[1]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[2]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[2]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[2]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[2]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[3]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[3]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[3]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[3]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[4]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[4]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[4]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[5]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[5]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[5]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[5]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[6]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[6]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[6]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[6]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[7]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[7]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[7]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[7]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[8]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[8]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[8]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[8]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[9]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[9]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[9]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[9]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[10]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[10]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[10]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[10]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[11]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[11]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[11]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[11]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[12]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[12]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[12]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[12]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[13]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[13]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[13]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[13]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[14]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[14]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[14]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[14]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[15]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[15]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[15]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[16]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[16]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[16]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[16]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X6_reg[17]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[17]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X22_reg[17]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[17]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[0]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[0]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[0]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[1]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[1]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[1]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[1]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[2]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[2]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[2]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[2]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[3]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[3]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[3]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[3]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[4]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[4]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[4]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[5]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[5]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[5]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[5]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[6]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[6]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[6]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[6]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[7]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[7]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[7]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[7]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[8]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[8]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[8]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[8]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[9]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[9]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[9]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[9]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[10]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[10]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[10]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[10]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[11]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[11]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[11]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[11]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[12]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[12]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[12]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[12]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[13]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[13]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[13]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[13]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[14]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[14]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[14]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[14]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[15]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[15]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[15]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[16]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[16]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[16]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[16]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X4_reg[17]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[17]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X20_reg[17]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X17_reg[17]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[0]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[0]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[1]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[1]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[2]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[2]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[3]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[3]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[4]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[4]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[5]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[5]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[6]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[6]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[7]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[7]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[8]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[8]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[9]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[9]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[10]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[10]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[11]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[11]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[12]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[12]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[13]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[13]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[14]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[14]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[15]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[15]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[16]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[16]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X18_reg[17]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X19_reg[17]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[0]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[0]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[1]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[1]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[2]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[2]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[3]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[3]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[4]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[4]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[5]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[5]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[6]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[6]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[7]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[7]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[8]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[8]'
INFO: [Synth 8-3886] merging instance 'dft_16_top_18_inst/codeBlock89324_18_inst/X14_reg[9]' (FDE) to 'dft_16_top_18_inst/codeBlock89324_18_inst/X11_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1721.906 ; gain = 246.266 ; free physical = 242706 ; free virtual = 307293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                 | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
+----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1721.910 ; gain = 246.270 ; free physical = 242395 ; free virtual = 306986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1279]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1281]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1293]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1295]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1307]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1309]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1321]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1323]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1335]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1279]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1281]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1293]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1295]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1307]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1309]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1321]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1323]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1335]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1281]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1293]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1295]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1307]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1309]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1321]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1323]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1281]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1293]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1295]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1307]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1309]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1321]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1323]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1745.289 ; gain = 269.648 ; free physical = 241899 ; free virtual = 306491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241857 ; free virtual = 306448
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241855 ; free virtual = 306445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241758 ; free virtual = 306346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241776 ; free virtual = 306364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241839 ; free virtual = 306427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241827 ; free virtual = 306415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                         | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|c_matrix_vec_mult_core_18_10_16_1_1 | dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                                              | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | reg_o_valid_reg                                                                                    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_0/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_1/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_2/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_3/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_4/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_5/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_6/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_7/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_real/shift_register_unit_18_10_inst_8/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_0/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_1/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_2/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_3/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_4/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_5/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_6/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_7/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|c_matrix_vec_mult_core_18_10_16_1_1 | shift_register_group_18_910_inst_0_imag/shift_register_unit_18_10_inst_8/shift_registers_9_reg[17] | 11     | 18    | YES          | NO                 | YES               | 18     | 0       | 
+------------------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   545|
|2     |DSP48E1 |    50|
|3     |LUT1    |   225|
|4     |LUT2    |  1444|
|5     |LUT3    |   648|
|6     |SRL16E  |   451|
|7     |FDRE    |  6625|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+---------------------------------------+------+
|      |Instance                                             |Module                                 |Cells |
+------+-----------------------------------------------------+---------------------------------------+------+
|1     |top                                                  |                                       |  9988|
|2     |  dft_16_top_18_inst                                 |dft_16_top_18                          |  2746|
|3     |    codeBlock88206_18_inst                           |codeBlock88206_18                      |  1338|
|4     |      add88218                                       |addfxp_18_1_102                        |    41|
|5     |      add88278                                       |addfxp_18_1_103                        |    41|
|6     |      add88330                                       |addfxp_18_1_104                        |    41|
|7     |      add88374                                       |addfxp_18_1_105                        |    18|
|8     |      add88426                                       |addfxp_18_1_106                        |    41|
|9     |      add88486                                       |addfxp_18_1_107                        |    41|
|10    |      add88538                                       |addfxp_18_1_108                        |    23|
|11    |      add88580                                       |addfxp_18_1_109                        |    41|
|12    |      add88652                                       |addfxp_18_1_110                        |    41|
|13    |      add88746                                       |addfxp_18_1_111                        |    41|
|14    |      add88806                                       |addfxp_18_1_112                        |    41|
|15    |      add88858                                       |addfxp_18_1_113                        |    41|
|16    |      add88945                                       |addfxp_18_1_114                        |    41|
|17    |      add89012                                       |addfxp_18_1_115                        |    41|
|18    |      add89072                                       |addfxp_18_1_116                        |    41|
|19    |      add89124                                       |addfxp_18_1_117                        |    23|
|20    |      add89239                                       |addfxp_18_1_118                        |    41|
|21    |      m88566                                         |multfix_alt_dsp_18                     |     2|
|22    |        dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_136 |     2|
|23    |      m88570                                         |multfix_alt_dsp_18_119                 |     2|
|24    |        dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_135 |     2|
|25    |      m88572                                         |multfix_alt_dsp_18_120                 |     2|
|26    |        dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_134 |     2|
|27    |      m88578                                         |multfix_alt_dsp_18_121                 |     2|
|28    |        dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_133 |     2|
|29    |      m88582                                         |multfix_alt_dsp_18_122                 |     2|
|30    |        dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_132 |     2|
|31    |      m88584                                         |multfix_alt_dsp_18_123                 |     2|
|32    |        dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0_131 |     2|
|33    |      m88586                                         |multfix_alt_dsp_18_124                 |     2|
|34    |        dsp_signed_mult_18x18_unit_18_36_0_inst      |dsp_signed_mult_18x18_unit_18_36_0     |     2|
|35    |      shiftRegFIFO_5_1_inst                          |shiftRegFIFO_5_1                       |     5|
|36    |      sub88381                                       |subfxp_18_1_125                        |    18|
|37    |      sub88552                                       |subfxp_18_1_126                        |    18|
|38    |      sub88673                                       |subfxp_18_1_127                        |    41|
|39    |      sub89138                                       |subfxp_18_1_128                        |    18|
|40    |      sub89166                                       |subfxp_18_1_129                        |    41|
|41    |      sub89260                                       |subfxp_18_1_130                        |    41|
|42    |    codeBlock89324_18_inst                           |codeBlock89324_18                      |  1408|
|43    |      add89336                                       |addfxp_18_1                            |    46|
|44    |      add89396                                       |addfxp_18_1_75                         |    41|
|45    |      add89448                                       |addfxp_18_1_76                         |    36|
|46    |      add89492                                       |addfxp_18_1_77                         |    18|
|47    |      add89544                                       |addfxp_18_1_78                         |    77|
|48    |      add89559                                       |addfxp_18_1_79                         |    77|
|49    |      add89604                                       |addfxp_18_1_80                         |    41|
|50    |      add89619                                       |addfxp_18_1_81                         |    41|
|51    |      add89656                                       |addfxp_18_1_82                         |    23|
|52    |      add89663                                       |addfxp_18_1_83                         |    23|
|53    |      add89700                                       |addfxp_18_1_84                         |    23|
|54    |      add89752                                       |addfxp_18_1_85                         |    54|
|55    |      add89767                                       |addfxp_18_1_86                         |    54|
|56    |      add89812                                       |addfxp_18_1_87                         |    41|
|57    |      add89827                                       |addfxp_18_1_88                         |    41|
|58    |      add89864                                       |addfxp_18_1_89                         |    23|
|59    |      add89871                                       |addfxp_18_1_90                         |    23|
|60    |      add89908                                       |addfxp_18_1_91                         |    23|
|61    |      add89960                                       |addfxp_18_1_92                         |    78|
|62    |      add89975                                       |addfxp_18_1_93                         |    77|
|63    |      add90020                                       |addfxp_18_1_94                         |    41|
|64    |      add90035                                       |addfxp_18_1_95                         |    42|
|65    |      add90072                                       |addfxp_18_1_96                         |    23|
|66    |      add90079                                       |addfxp_18_1_97                         |    23|
|67    |      add90116                                       |addfxp_18_1_98                         |    23|
|68    |      shiftRegFIFO_2_1_inst                          |shiftRegFIFO_2_1                       |     2|
|69    |      sub89499                                       |subfxp_18_1                            |    18|
|70    |      sub89707                                       |subfxp_18_1_99                         |    23|
|71    |      sub89915                                       |subfxp_18_1_100                        |    23|
|72    |      sub90123                                       |subfxp_18_1_101                        |    23|
|73    |  elementwise_add_core_18_18_9_inst_0                |elementwise_add_core_18_18_9           |   847|
|74    |  elementwise_mult_core_18_1810_9_1_inst_0_imag_imag |elementwise_mult_core_18_1810_9_1      |   860|
|75    |    dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_61  |     3|
|76    |    dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_62  |     4|
|77    |    dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_63  |     4|
|78    |    dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_64  |     4|
|79    |    dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_65  |     1|
|80    |    fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10_66            |    79|
|81    |    fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_67            |    79|
|82    |    fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_68            |    79|
|83    |    fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_69            |    79|
|84    |    fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_70            |    79|
|85    |    fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_71            |    79|
|86    |    fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_72            |    79|
|87    |    fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_73            |    79|
|88    |    fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_74            |    79|
|89    |  elementwise_mult_core_18_1810_9_1_inst_0_imag_real |elementwise_mult_core_18_1810_9_1_0    |   720|
|90    |    dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_47  |     2|
|91    |    dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_48  |     2|
|92    |    dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_49  |     2|
|93    |    dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_50  |     2|
|94    |    dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_51  |     1|
|95    |    fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10_52            |    79|
|96    |    fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_53            |    79|
|97    |    fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_54            |    79|
|98    |    fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_55            |    79|
|99    |    fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_56            |    79|
|100   |    fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_57            |    79|
|101   |    fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_58            |    79|
|102   |    fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_59            |    79|
|103   |    fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_60            |    79|
|104   |  elementwise_mult_core_18_1810_9_1_inst_0_real_imag |elementwise_mult_core_18_1810_9_1_1    |   875|
|105   |    dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1_33  |     2|
|106   |    dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_34  |     2|
|107   |    dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_35  |     2|
|108   |    dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_36  |     2|
|109   |    dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_37  |     1|
|110   |    fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10_38            |    79|
|111   |    fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_39            |    79|
|112   |    fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_40            |    79|
|113   |    fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_41            |    79|
|114   |    fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_42            |    79|
|115   |    fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_43            |    79|
|116   |    fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_44            |    79|
|117   |    fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_45            |    79|
|118   |    fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_46            |    79|
|119   |  elementwise_mult_core_18_1810_9_1_inst_0_real_real |elementwise_mult_core_18_1810_9_1_2    |   905|
|120   |    dsp_signed_mult_18x18_unit_18_18_1_inst0         |dsp_signed_mult_18x18_unit_18_18_1     |     5|
|121   |    dsp_signed_mult_18x18_unit_18_18_1_inst2         |dsp_signed_mult_18x18_unit_18_18_1_21  |     6|
|122   |    dsp_signed_mult_18x18_unit_18_18_1_inst4         |dsp_signed_mult_18x18_unit_18_18_1_22  |     6|
|123   |    dsp_signed_mult_18x18_unit_18_18_1_inst6         |dsp_signed_mult_18x18_unit_18_18_1_23  |     6|
|124   |    dsp_signed_mult_18x18_unit_18_18_1_inst8         |dsp_signed_mult_18x18_unit_18_18_1_24  |     1|
|125   |    fp_rounding_unit_1_37_10_inst0                   |fp_rounding_unit_1_37_10               |    79|
|126   |    fp_rounding_unit_1_37_10_inst1                   |fp_rounding_unit_1_37_10_25            |    79|
|127   |    fp_rounding_unit_1_37_10_inst2                   |fp_rounding_unit_1_37_10_26            |    79|
|128   |    fp_rounding_unit_1_37_10_inst3                   |fp_rounding_unit_1_37_10_27            |    79|
|129   |    fp_rounding_unit_1_37_10_inst4                   |fp_rounding_unit_1_37_10_28            |    79|
|130   |    fp_rounding_unit_1_37_10_inst5                   |fp_rounding_unit_1_37_10_29            |    79|
|131   |    fp_rounding_unit_1_37_10_inst6                   |fp_rounding_unit_1_37_10_30            |    79|
|132   |    fp_rounding_unit_1_37_10_inst7                   |fp_rounding_unit_1_37_10_31            |    79|
|133   |    fp_rounding_unit_1_37_10_inst8                   |fp_rounding_unit_1_37_10_32            |    79|
|134   |  elementwise_sub_core_18_18_9_inst_0                |elementwise_sub_core_18_18_9           |   696|
|135   |  shift_register_group_18_910_inst_0_imag            |shift_register_group_18_910            |   648|
|136   |    shift_register_unit_18_10_inst_0                 |shift_register_unit_18_10_12           |    72|
|137   |    shift_register_unit_18_10_inst_1                 |shift_register_unit_18_10_13           |    72|
|138   |    shift_register_unit_18_10_inst_2                 |shift_register_unit_18_10_14           |    72|
|139   |    shift_register_unit_18_10_inst_3                 |shift_register_unit_18_10_15           |    72|
|140   |    shift_register_unit_18_10_inst_4                 |shift_register_unit_18_10_16           |    72|
|141   |    shift_register_unit_18_10_inst_5                 |shift_register_unit_18_10_17           |    72|
|142   |    shift_register_unit_18_10_inst_6                 |shift_register_unit_18_10_18           |    72|
|143   |    shift_register_unit_18_10_inst_7                 |shift_register_unit_18_10_19           |    72|
|144   |    shift_register_unit_18_10_inst_8                 |shift_register_unit_18_10_20           |    72|
|145   |  shift_register_group_18_910_inst_0_real            |shift_register_group_18_910_3          |   659|
|146   |    shift_register_unit_18_10_inst_0                 |shift_register_unit_18_10              |    83|
|147   |    shift_register_unit_18_10_inst_1                 |shift_register_unit_18_10_4            |    72|
|148   |    shift_register_unit_18_10_inst_2                 |shift_register_unit_18_10_5            |    72|
|149   |    shift_register_unit_18_10_inst_3                 |shift_register_unit_18_10_6            |    72|
|150   |    shift_register_unit_18_10_inst_4                 |shift_register_unit_18_10_7            |    72|
|151   |    shift_register_unit_18_10_inst_5                 |shift_register_unit_18_10_8            |    72|
|152   |    shift_register_unit_18_10_inst_6                 |shift_register_unit_18_10_9            |    72|
|153   |    shift_register_unit_18_10_inst_7                 |shift_register_unit_18_10_10           |    72|
|154   |    shift_register_unit_18_10_inst_8                 |shift_register_unit_18_10_11           |    72|
+------+-----------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241818 ; free virtual = 306406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.293 ; gain = 269.652 ; free physical = 241810 ; free virtual = 306397
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1745.297 ; gain = 269.652 ; free physical = 241827 ; free virtual = 306415
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 595 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.461 ; gain = 0.000 ; free physical = 243536 ; free virtual = 307988
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
378 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1875.461 ; gain = 399.918 ; free physical = 243595 ; free virtual = 308047
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2430.117 ; gain = 554.656 ; free physical = 242895 ; free virtual = 307347
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.117 ; gain = 0.000 ; free physical = 242889 ; free virtual = 307342
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.129 ; gain = 0.000 ; free physical = 242853 ; free virtual = 307313
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2571.391 ; gain = 0.004 ; free physical = 242518 ; free virtual = 306981

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14a87c188

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242527 ; free virtual = 306990

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a87c188

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242502 ; free virtual = 306965
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14a87c188

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242512 ; free virtual = 306975
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1024a2cc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242498 ; free virtual = 306960
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1024a2cc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242497 ; free virtual = 306959
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e9e0f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242420 ; free virtual = 306883
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e9e0f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242412 ; free virtual = 306875
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242407 ; free virtual = 306870
Ending Logic Optimization Task | Checksum: e9e0f8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242401 ; free virtual = 306863

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242400 ; free virtual = 306863

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242398 ; free virtual = 306860

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242397 ; free virtual = 306860
Ending Netlist Obfuscation Task | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.391 ; gain = 0.000 ; free physical = 242396 ; free virtual = 306858
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2571.391 ; gain = 0.004 ; free physical = 242394 ; free virtual = 306856
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e9e0f8cc
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module c_matrix_vec_mult_core_18_10_16_1_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2652.398 ; gain = 48.016 ; free physical = 242215 ; free virtual = 306677
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.214 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2662.398 ; gain = 58.016 ; free physical = 242123 ; free virtual = 306586
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2855.578 ; gain = 202.184 ; free physical = 242041 ; free virtual = 306504
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2874.586 ; gain = 19.008 ; free physical = 242071 ; free virtual = 306533
Power optimization passes: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2874.586 ; gain = 270.203 ; free physical = 242071 ; free virtual = 306533

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242101 ; free virtual = 306563


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design c_matrix_vec_mult_core_18_10_16_1_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 6625
Number of SRLs augmented: 0  newly gated: 0 Total: 451
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242096 ; free virtual = 306559
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: e9e0f8cc
Power optimization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2874.586 ; gain = 303.195 ; free physical = 242100 ; free virtual = 306562
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 24350496 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242117 ; free virtual = 306580
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242112 ; free virtual = 306574
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242108 ; free virtual = 306571
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e9e0f8cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242079 ; free virtual = 306542
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e9e0f8cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242085 ; free virtual = 306548

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242085 ; free virtual = 306547
Ending Netlist Obfuscation Task | Checksum: e9e0f8cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 242079 ; free virtual = 306542
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241640 ; free virtual = 306096
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2c64950c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241635 ; free virtual = 306093
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241583 ; free virtual = 306053

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16c0c412

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241604 ; free virtual = 306080

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 46cf3941

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241639 ; free virtual = 306102

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 46cf3941

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241638 ; free virtual = 306101
Phase 1 Placer Initialization | Checksum: 46cf3941

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241636 ; free virtual = 306099

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c96c06db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241621 ; free virtual = 306083

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241570 ; free virtual = 306034

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: daf0ae47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241559 ; free virtual = 306023
Phase 2 Global Placement | Checksum: c8afb6bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241564 ; free virtual = 306028

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c8afb6bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241563 ; free virtual = 306027

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138dfd588

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241507 ; free virtual = 305972

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b17319ea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241505 ; free virtual = 305969

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 192032e20

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241507 ; free virtual = 305971

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ef6db814

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241474 ; free virtual = 305939

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ef6db814

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241486 ; free virtual = 305950

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: af9c2f61

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241513 ; free virtual = 305977
Phase 3 Detail Placement | Checksum: af9c2f61

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241513 ; free virtual = 305979

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10bbf0670

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 10bbf0670

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241481 ; free virtual = 305953
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.241. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18a69ccbb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241478 ; free virtual = 305943
Phase 4.1 Post Commit Optimization | Checksum: 18a69ccbb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241481 ; free virtual = 305947

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18a69ccbb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241489 ; free virtual = 305955

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18a69ccbb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241490 ; free virtual = 305955

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241490 ; free virtual = 305955
Phase 4.4 Final Placement Cleanup | Checksum: 1ccf2daeb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241487 ; free virtual = 305953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ccf2daeb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241486 ; free virtual = 305952
Ending Placer Task | Checksum: cea86da7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241498 ; free virtual = 305964
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241498 ; free virtual = 305964
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241447 ; free virtual = 305913
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241489 ; free virtual = 305958
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 241440 ; free virtual = 305941
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 755e9b65 ConstDB: 0 ShapeSum: 5949d242 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_5[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_5[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_5[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_5[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_imag_0_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_imag_0_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_7[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_7[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_5[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_5[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_W_real_0_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_W_real_0_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_X_13[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_X_13[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1e4f842d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243851 ; free virtual = 308301
Post Restoration Checksum: NetGraph: f9a6524a NumContArr: eb51f088 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e4f842d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243841 ; free virtual = 308290

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e4f842d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243805 ; free virtual = 308255

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e4f842d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243803 ; free virtual = 308253
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c5ad5aa2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243748 ; free virtual = 308198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.368  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1cfee4647

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243605 ; free virtual = 308055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1590d904f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243558 ; free virtual = 308007

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.232  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 161e23424

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243506 ; free virtual = 307955
Phase 4 Rip-up And Reroute | Checksum: 161e23424

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243503 ; free virtual = 307952

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 161e23424

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243505 ; free virtual = 307954

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 161e23424

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243505 ; free virtual = 307954
Phase 5 Delay and Skew Optimization | Checksum: 161e23424

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243505 ; free virtual = 307954

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22bc30d42

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243485 ; free virtual = 307934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.232  | TNS=0.000  | WHS=0.072  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22bc30d42

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243483 ; free virtual = 307932
Phase 6 Post Hold Fix | Checksum: 22bc30d42

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243481 ; free virtual = 307930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.863881 %
  Global Horizontal Routing Utilization  = 1.45749 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16dd6c535

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243476 ; free virtual = 307925

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16dd6c535

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243471 ; free virtual = 307920

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1df57086c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243431 ; free virtual = 307881

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.232  | TNS=0.000  | WHS=0.072  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1df57086c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243436 ; free virtual = 307886
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243468 ; free virtual = 307917

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243467 ; free virtual = 307917
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243462 ; free virtual = 307912
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243423 ; free virtual = 307878
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243395 ; free virtual = 307858
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2874.586 ; gain = 0.000 ; free physical = 243234 ; free virtual = 307687
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:35:51 2022...
