#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Aug  5 20:05:11 2021
# Process ID: 6936
# Current directory: C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15992 C:\Users\uxli\Documents\GitHub\Xu.Test\test_dmac\dmac_ip\dmac_ip.xpr
# Log file: C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/vivado.log
# Journal file: C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user my_axi_ip 1.0 -dir C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_axi_ip:1.0]
set_property  ip_repo_paths  {C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo/my_axi_ip_1.0 C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
source -notrace c:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/my_axi_ip_1.0/example_designs/bfm_design/design.tcl
source my_axi_ip_v1_0_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_peripheral xilinx.com user my_axi_full_master 1.0 -dir C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo
add_peripheral_interface FULL_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
add_peripheral_interface LITE_AXI -interface_mode master -axi_type lite [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_axi_full_master:1.0]
set_property  ip_repo_paths  {C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/../ip_repo/my_axi_full_master_1.0 C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/my_axi_ip_1.0 C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
close_sim
