#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 16:29:12 2025
# Process ID: 43435
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2432.477 ; gain = 115.992 ; free physical = 196410 ; free virtual = 416115
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43461
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.863 ; gain = 426.480 ; free physical = 195418 ; free virtual = 415396
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 4749.395 ; gain = 2293.012 ; free physical = 193493 ; free virtual = 413536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 4749.395 ; gain = 2293.012 ; free physical = 193268 ; free virtual = 413319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 4769.320 ; gain = 2312.938 ; free physical = 193235 ; free virtual = 413313
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 4867.320 ; gain = 2410.938 ; free physical = 184894 ; free virtual = 401494
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 636   
	               10 Bit    Registers := 3756  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5521  
	   2 Input   10 Bit        Muxes := 5535  
	   2 Input    9 Bit        Muxes := 3076  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 1080  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_1_reg_158035_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_1_reg_158045_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i347_i347_i_i_i_reg_158040_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_reg_158030_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i_i_i_reg_160970_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161450_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_157940_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_1_reg_157935_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_157940_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_1_reg_157935_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_157940_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_1_reg_157935_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_157940_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_1_reg_157935_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_1_reg_157935_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_1_reg_157935_reg[10]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_157940_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_157940_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_reg_158340_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i4721_i_i_1_reg_158345_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_1_reg_159295_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_1_reg_159305_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_i_reg_160860_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161450_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_i_reg_160810_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161450_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_reg_156580_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_reg_157850_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_157855_reg[10]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_59948_reg[9]' (FDE) to 'reg_59898_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_160285_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_160280_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_160280_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i_i_i_reg_160820_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161450_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i2203_i2203_i_i_reg_159430_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i2483_i2483_i_i_reg_159310_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_reg_159300_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_reg_159290_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_1_reg_157915_reg[10]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_1_reg_157925_reg[10]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i609_i_i_i_reg_157920_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_157910_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157435_reg[10]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_reg_157530_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_reg_157430_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_157520_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_156280_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_161455_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161450_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i311_i311_i_i_i_reg_160550_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59180_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59938_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_156160_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59216_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i139_i139_i_i_i_reg_158120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59540_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_159170_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161580_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_30208_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_30204_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_30200_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_30196_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_30192_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_30188_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_30184_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_30180_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_30176_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_30172_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_30168_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_30164_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_30160_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_30156_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_30152_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_30148_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_30144_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_30140_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_30136_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_30132_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_20_copy_fu_30128_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_21_copy_fu_30124_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_22_copy_fu_30120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_23_copy_fu_30116_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_24_copy_fu_30112_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_25_copy_fu_30108_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_26_copy_fu_30104_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_27_copy_fu_30100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_28_copy_fu_30096_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_29_copy_fu_30092_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59804_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59918_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59108_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i_i_i_reg_160540_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59444_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_157900_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i640_i_i_i_reg_161570_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i_i_i_reg_161100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i_i501_i501_i_i_i_i_reg_156880_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59516_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59228_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59132_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_160620_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i_i_i_reg_156340_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59588_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_156310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i_i_i_i_reg_160980_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i379_i379_i379_i_i_reg_160300_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59768_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i_i_i_i_reg_160790_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_reg_156560_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59928_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59684_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_160100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i_i3501_i_i_reg_160640_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i_i_i_i_reg_156360_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i1013_i1013_i1013_i_i_reg_159980_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i_i_i_reg_160910_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i853_i_i_i_i_reg_156710_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i853_i_i_i_i_1_reg_156715_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i_i_reg_160940_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59420_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_reg_157750_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i221_i_i1495_i1495_i_i_reg_159750_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i_i_i_reg_161110_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_reg_156970_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_reg_159800_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_161120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_reg_159660_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_reg_159400_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59744_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:09 . Memory (MB): peak = 4883.332 ; gain = 2426.949 ; free physical = 186452 ; free virtual = 399706
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:03:56 . Memory (MB): peak = 4883.332 ; gain = 2426.949 ; free physical = 191740 ; free virtual = 399718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i_i221_i_i855_i_i3409_i_i_1_reg_158925_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i_i_i_i_i27_i_1_reg_160785_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_1_reg_157305_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i_i613_i613_i_i_i_1_reg_161105_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/reg_59522_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i_i_i_i_1_reg_156655_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i67_i_i381_i_i1655_i_i_i_1_reg_157485_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i33_i_i_i_i_i_i2483_i_i_i_1_reg_157125_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_157245_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_1_reg_159405_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:04:08 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 192510 ; free virtual = 399302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:12 ; elapsed = 00:04:34 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 195625 ; free virtual = 399301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:35 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 195733 ; free virtual = 399296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:18 ; elapsed = 00:04:40 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 196318 ; free virtual = 399294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:18 ; elapsed = 00:04:40 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 196421 ; free virtual = 399280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:10 ; elapsed = 00:05:32 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 202324 ; free virtual = 399288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:10 ; elapsed = 00:05:33 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 202317 ; free virtual = 399285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    31|
|3     |LUT2  |  8121|
|4     |LUT3  |  3916|
|5     |LUT4  | 16282|
|6     |LUT5  | 16700|
|7     |LUT6  | 42939|
|8     |MUXF7 |   527|
|9     |FDRE  | 41820|
|10    |FDSE  |    91|
|11    |IBUF  | 30004|
|12    |OBUF  |   333|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 160765|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    270|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     37|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_57                                       |     27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     36|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_56                                       |     27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     37|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_55                                       |     27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     37|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_54                                       |     27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_53                                       |     27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |     36|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_52                                       |     27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |     38|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_51                                       |     27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |     39|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_50                                       |     27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |     37|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_49                                       |     27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |     36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_48                                       |     27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     38|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |     27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |     36|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |     27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |     37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |     27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |     40|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |     27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |     36|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |     27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |     36|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |     27|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w10_d2_S_15                                                |     37|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |     27|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w10_d2_S_16                                                |     37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |     27|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w10_d2_S_17                                                |     37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |     27|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w10_d2_S_18                                                |     36|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |     27|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w10_d2_S_19                                                |     36|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |     27|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |     36|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |     27|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |     36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |     27|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |     36|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |     27|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_23                                                |     45|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |     27|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_24                                                |     37|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |     27|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_25                                                |     36|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |     27|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_26                                                |     36|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |     27|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_27                                                |     37|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |     27|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_28                                                |     39|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     27|
|63    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4 | 129014|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:10 ; elapsed = 00:05:33 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 202102 ; free virtual = 399074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:13 ; elapsed = 00:05:35 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 216842 ; free virtual = 413725
Synthesis Optimization Complete : Time (s): cpu = 00:05:13 ; elapsed = 00:05:35 . Memory (MB): peak = 4891.336 ; gain = 2434.953 ; free physical = 216867 ; free virtual = 413728
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4891.336 ; gain = 0.000 ; free physical = 216926 ; free virtual = 413724
INFO: [Netlist 29-17] Analyzing 30532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_60_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4935.438 ; gain = 0.000 ; free physical = 216471 ; free virtual = 413682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 30004 instances

Synth Design complete | Checksum: cbaf0039
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:50 ; elapsed = 00:06:14 . Memory (MB): peak = 4935.438 ; gain = 2502.961 ; free physical = 216465 ; free virtual = 413681
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18624.034; main = 4215.886; forked = 14641.866
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23680.363; main = 4935.441; forked = 18792.945
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4999.469 ; gain = 64.031 ; free physical = 216376 ; free virtual = 413681

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aeb3f861

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5039.047 ; gain = 39.578 ; free physical = 215794 ; free virtual = 413691

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1330e9154

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215653 ; free virtual = 413675
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 156b6ef25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215643 ; free virtual = 413681
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 52 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18631206c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215612 ; free virtual = 413681
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 19d5a02aa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215485 ; free virtual = 413595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12e1992f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215545 ; free virtual = 413663
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               4  |                                              0  |
|  Constant propagation         |              27  |              52  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f24f3717

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215539 ; free virtual = 413660

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f24f3717

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215533 ; free virtual = 413670

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f24f3717

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215533 ; free virtual = 413670

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215533 ; free virtual = 413670
Ending Netlist Obfuscation Task | Checksum: f24f3717

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5039.047 ; gain = 0.000 ; free physical = 215533 ; free virtual = 413670
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 5039.047 ; gain = 103.609 ; free physical = 215533 ; free virtual = 413670
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 16:37:16 2025...
