<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r22289 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/accelerants/intel_extreme
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-September/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r22289%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/intel_extreme%0A%09src/add-ons/accelerants/intel_extreme&In-Reply-To=%3C200709240902.l8O92aPA016627%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003970.html">
   <LINK REL="Next"  HREF="003972.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r22289 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/accelerants/intel_extreme</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r22289%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/intel_extreme%0A%09src/add-ons/accelerants/intel_extreme&In-Reply-To=%3C200709240902.l8O92aPA016627%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r22289 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/accelerants/intel_extreme">axeld at mail.berlios.de
       </A><BR>
    <I>Mon Sep 24 11:02:36 CEST 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="003970.html">[Haiku-commits] r22288 - haiku/trunk/src/kits/interface/layouter
</A></li>
        <LI>Next message: <A HREF="003972.html">[Haiku-commits] r22290 -	haiku/trunk/src/add-ons/accelerants/nvidia/engine
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3971">[ date ]</a>
              <a href="thread.html#3971">[ thread ]</a>
              <a href="subject.html#3971">[ subject ]</a>
              <a href="author.html#3971">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2007-09-24 11:02:35 +0200 (Mon, 24 Sep 2007)
New Revision: 22289
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=22289&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=22289&amp;view=rev</A>

Modified:
   haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h
   haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.h
   haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h
   haiku/trunk/src/add-ons/accelerants/intel_extreme/dpms.cpp
   haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp
Log:
* Fixed PLL timing computation for the i9xx chips - I mixed post2 min/max values, and did
  not take the VCO limits into account; both could (and would during testing) create invalid
  frequencies.
* Also reverted the order in which the PLL divisors are traversed to match the order of what
  is used in the X driver to create comparable output (our error computation is based on float,
  though, and should therefore create more accurate values).
* The i965 introduced a special register for the surface; the former display base register
  is now only used for the view offset. Instead of setting the base manually here and there,
  there is now a set_frame_buffer_base() function.
* The DPMS code will now also turn off/on the PLL clock generator.
* The code needs some more cleanup, and while the driver now produces the correct timing on
  my i965 system, I'm now greeted by a black screen after startup.


Modified: haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h
===================================================================
--- haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h	2007-09-24 00:03:57 UTC (rev 22288)
+++ haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h	2007-09-24 09:02:35 UTC (rev 22289)
@@ -194,6 +194,7 @@
 #define INTEL_DISPLAY_A_CONTROL			0x70180
 #define INTEL_DISPLAY_A_BASE			0x70184
 #define INTEL_DISPLAY_A_BYTES_PER_ROW	0x70188
+#define INTEL_DISPLAY_A_SURFACE			0x7019c	// i965 and up only
 #define DISPLAY_CONTROL_ENABLED			(1UL &lt;&lt; 31)
 #define DISPLAY_CONTROL_GAMMA			(1UL &lt;&lt; 30)
 #define DISPLAY_CONTROL_COLOR_MASK		(0x0fUL &lt;&lt; 26)
@@ -238,6 +239,7 @@
 
 #define INTEL_DISPLAY_A_ANALOG_PORT		0x61100
 #define DISPLAY_MONITOR_PORT_ENABLED	(1UL &lt;&lt; 31)
+#define DISPLAY_MONITOR_PIPE_B			(1UL &lt;&lt; 30)
 #define DISPLAY_MONITOR_VGA_POLARITY	(1UL &lt;&lt; 15)
 #define DISPLAY_MONITOR_MODE_MASK		(3UL &lt;&lt; 10)
 #define DISPLAY_MONITOR_ON				0
@@ -257,6 +259,7 @@
 #define INTEL_DISPLAY_B_CONTROL			0x71180
 #define INTEL_DISPLAY_B_BASE			0x71184
 #define INTEL_DISPLAY_B_BYTES_PER_ROW	0x71188
+#define INTEL_DISPLAY_B_SURFACE			0x7119c	// i965 and up only
 
 #define INTEL_DISPLAY_B_PALETTE			0x0a800
 

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.h
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.h	2007-09-24 00:03:57 UTC (rev 22288)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant.h	2007-09-24 09:02:35 UTC (rev 22289)
@@ -86,6 +86,7 @@
 
 // modes.cpp
 extern void wait_for_vblank(void);
+extern void set_frame_buffer_base(void);
 extern status_t create_mode_list(void);
 
 // memory.cpp

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h	2007-09-24 00:03:57 UTC (rev 22288)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/accelerant_protos.h	2007-09-24 09:02:35 UTC (rev 22289)
@@ -17,6 +17,8 @@
 extern &quot;C&quot; {
 #endif
 
+void spin(bigtime_t delay);
+
 // general
 status_t intel_init_accelerant(int fd);
 ssize_t intel_accelerant_clone_info_size(void);

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/dpms.cpp
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/dpms.cpp	2007-09-24 00:03:57 UTC (rev 22288)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/dpms.cpp	2007-09-24 09:02:35 UTC (rev 22289)
@@ -32,17 +32,18 @@
 			write32(INTEL_DISPLAY_A_CONTROL, planeAControl | DISPLAY_CONTROL_ENABLED);
 		if (gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL)
 			write32(INTEL_DISPLAY_B_CONTROL, planeBControl | DISPLAY_CONTROL_ENABLED);
+
+		read32(INTEL_DISPLAY_A_BASE);
+			// flush the eventually cached PCI bus writes
 	} else {
 		// when disabling it, we have to trigger the update using a write to
 		// the display base address
-		if (gInfo-&gt;head_mode &amp; HEAD_MODE_A_ANALOG) {
+		if (gInfo-&gt;head_mode &amp; HEAD_MODE_A_ANALOG)
 			write32(INTEL_DISPLAY_A_CONTROL, planeAControl &amp; ~DISPLAY_CONTROL_ENABLED);
-			write32(INTEL_DISPLAY_A_BASE, gInfo-&gt;shared_info-&gt;frame_buffer_offset);
-		}
-		if (gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL) {
+		if (gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL)
 			write32(INTEL_DISPLAY_B_CONTROL, planeBControl &amp; ~DISPLAY_CONTROL_ENABLED);
-			write32(INTEL_DISPLAY_B_BASE, gInfo-&gt;shared_info-&gt;frame_buffer_offset);
-		}
+
+		set_frame_buffer_base();
 	}
 }
 
@@ -64,6 +65,9 @@
 		if (gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL)
 			write32(INTEL_DISPLAY_B_PIPE_CONTROL, pipeBControl &amp; ~DISPLAY_PIPE_ENABLED);
 	}
+
+	read32(INTEL_DISPLAY_A_BASE);
+		// flush the eventually cached PCI bus writes
 }
 
 
@@ -73,6 +77,20 @@
 	uint32 monitorMode = 0;
 
 	if (mode == B_DPMS_ON) {
+		uint32 pll = read32(INTEL_DISPLAY_A_PLL);
+		if ((pll &amp; DISPLAY_PLL_ENABLED) == 0) {
+			// reactivate PLL
+			write32(INTEL_DISPLAY_A_PLL, pll);
+			read32(INTEL_DISPLAY_A_PLL);
+			spin(150);
+			write32(INTEL_DISPLAY_A_PLL, pll | DISPLAY_PLL_ENABLED);
+			read32(INTEL_DISPLAY_A_PLL);
+			spin(150);
+			write32(INTEL_DISPLAY_A_PLL, pll | DISPLAY_PLL_ENABLED);
+			read32(INTEL_DISPLAY_A_PLL);
+			spin(150);
+		}
+
 		enable_display_pipe(true);
 		enable_display_plane(true);
 	}
@@ -107,9 +125,16 @@
 
 	if (mode != B_DPMS_ON) {
 		enable_display_plane(false);
+		wait_for_vblank();
 		enable_display_pipe(false);
 	}
 
+	if (mode == B_DPMS_OFF) {
+		write32(INTEL_DISPLAY_A_PLL, read32(INTEL_DISPLAY_A_PLL) | DISPLAY_PLL_ENABLED);
+		read32(INTEL_DISPLAY_A_PLL);
+		spin(150);
+	}
+
 	read32(INTEL_DISPLAY_A_BASE);
 		// flush the eventually cached PCI bus writes
 }

Modified: haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp
===================================================================
--- haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp	2007-09-24 00:03:57 UTC (rev 22288)
+++ haiku/trunk/src/add-ons/accelerants/intel_extreme/mode.cpp	2007-09-24 09:02:35 UTC (rev 22289)
@@ -68,7 +68,9 @@
 struct pll_limits {
 	pll_divisors	min;
 	pll_divisors	max;
-	float			min_post2_frequency;
+	uint32			min_post2_frequency;
+	uint32			min_vco;
+	uint32			max_vco;
 };
 
 static const display_mode kBaseModeList[] = {
@@ -156,6 +158,37 @@
 }
 
 
+void
+set_frame_buffer_base()
+{
+	intel_shared_info &amp;sharedInfo = *gInfo-&gt;shared_info;
+	display_mode &amp;mode = sharedInfo.current_mode;
+	uint32 baseRegister;
+	uint32 surfaceRegister;
+
+	if (gInfo-&gt;head_mode &amp; HEAD_MODE_A_ANALOG) {
+		baseRegister = INTEL_DISPLAY_A_BASE;
+		surfaceRegister = INTEL_DISPLAY_A_SURFACE;
+	} else {
+		baseRegister = INTEL_DISPLAY_B_BASE;
+		surfaceRegister = INTEL_DISPLAY_B_SURFACE;
+	}
+
+	if (sharedInfo.device_type == (INTEL_TYPE_9xx | INTEL_TYPE_965)) {
+		write32(baseRegister, mode.v_display_start * sharedInfo.bytes_per_row
+			+ mode.h_display_start * (sharedInfo.bits_per_pixel + 7) / 8);
+		read32(baseRegister);
+		write32(surfaceRegister, sharedInfo.frame_buffer_offset);
+		read32(surfaceRegister);
+	} else {
+		write32(baseRegister, sharedInfo.frame_buffer_offset
+			+ mode.v_display_start * sharedInfo.bytes_per_row
+			+ mode.h_display_start * (sharedInfo.bits_per_pixel + 7) / 8);
+		read32(baseRegister);
+	}
+}
+
+
 /*!
 	Creates the initial mode list of the primary accelerant.
 	It's called from intel_init_accelerant().
@@ -227,18 +260,18 @@
 		// TODO: support LVDS output limits as well
 		static const pll_limits kLimits = {
 			// p, p1, p2, high,   n,   m, m1, m2
-			{  5,  1,  5, false,  5,  70, 12,  7},	// min
-			{ 80,  8, 10, true,  10, 120, 22, 11},	// max
-			200000
+			{  5,  1, 10, false,  5,  70, 12,  7},	// min
+			{ 80,  8,  5, true,  10, 120, 22, 11},	// max
+			200000, 1400000, 2800000
 		};
 		limits = kLimits;
 	} else {
 		// TODO: support LVDS output limits as well
 		static const pll_limits kLimits = {
 			// p, p1, p2, high,   n,   m, m1, m2
-			{  4,  2,  2, false,  5,  96, 20,  8},
-			{128, 33,  4, true,  18, 140, 28, 18},
-			165000
+			{  4,  2,  4, false,  5,  96, 20,  8},
+			{128, 33,  2, true,  18, 140, 28, 18},
+			165000, 930000, 1400000
 		};
 		limits = kLimits;
 	}
@@ -261,6 +294,7 @@
 
 	if (divisors.post &lt; limits.min.post || divisors.post &gt; limits.max.post
 		|| divisors.m &lt; limits.min.m || divisors.m &gt; limits.max.m
+		|| vco &lt; limits.min_vco || vco &gt; limits.max_vco
 		|| frequency &lt; info.min_frequency || frequency &gt; info.max_frequency)
 		return false;
 
@@ -279,9 +313,11 @@
 	TRACE((&quot;required MHz: %g\n&quot;, requestedPixelClock));
 
 	if (current.timing.pixel_clock &lt; limits.min_post2_frequency) {
+		// slow DAC timing
 	    divisors.post2 = limits.min.post2;
 	    divisors.post2_high = limits.min.post2_high;
 	} else {
+		// fast DAC timing
 	    divisors.post2 = limits.max.post2;
 	    divisors.post2_high = limits.max.post2_high;
 	}
@@ -289,13 +325,13 @@
 	float best = requestedPixelClock;
 	pll_divisors bestDivisors;
 
-	for (divisors.post1 = limits.min.post1; divisors.post1 &lt;= limits.max.post1;
-			divisors.post1++) {
-		for (divisors.n = limits.min.n; divisors.n &lt;= limits.max.n; divisors.n++) {
-			for (divisors.m1 = limits.min.m1; divisors.m1 &lt;= limits.max.m1;
-					divisors.m1++) {
-				for (divisors.m2 = limits.min.m2; divisors.m2 &lt; divisors.m1
-						&amp;&amp; divisors.m2 &lt;= limits.max.m2; divisors.m2++) {
+	for (divisors.m1 = limits.min.m1; divisors.m1 &lt;= limits.max.m1; divisors.m1++) {
+		for (divisors.m2 = limits.min.m2; divisors.m2 &lt; divisors.m1
+				&amp;&amp; divisors.m2 &lt;= limits.max.m2; divisors.m2++) {
+			for (divisors.n = limits.min.n; divisors.n &lt;= limits.max.n;
+					divisors.n++) {
+				for (divisors.post1 = limits.min.post1;
+						divisors.post1 &lt;= limits.max.post1; divisors.post1++) {
 					divisors.m = 5 * divisors.m1 + divisors.m2;
 					divisors.post = divisors.post1 * divisors.post2;
 
@@ -455,7 +491,7 @@
 				* sharedInfo.bytes_per_row, gInfo-&gt;frame_buffer_handle,
 				offset) == B_OK) {
 			sharedInfo.frame_buffer_offset = offset;
-			write32(INTEL_DISPLAY_A_BASE, offset);
+			set_frame_buffer_base();
 		}
 
 		return B_NO_MEMORY;
@@ -464,33 +500,13 @@
 	sharedInfo.frame_buffer_offset = offset;
 
 	// make sure VGA display is disabled
-	write32(INTEL_VGA_DISPLAY_CONTROL, read32(INTEL_VGA_DISPLAY_CONTROL)
-		| VGA_DISPLAY_DISABLED);
+	write32(INTEL_VGA_DISPLAY_CONTROL, VGA_DISPLAY_DISABLED);
+	read32(INTEL_VGA_DISPLAY_CONTROL);
 
+	if (gInfo-&gt;shared_info-&gt;device_type != (INTEL_TYPE_8xx | INTEL_TYPE_85x)) {
+	}
+
 	if (gInfo-&gt;head_mode &amp; HEAD_MODE_A_ANALOG) {
-		// update timing parameters
-		write32(INTEL_DISPLAY_A_HTOTAL, ((uint32)(target.timing.h_total - 1) &lt;&lt; 16)
-			| ((uint32)target.timing.h_display - 1));
-		write32(INTEL_DISPLAY_A_HBLANK, ((uint32)(target.timing.h_total - 1) &lt;&lt; 16)
-			| ((uint32)target.timing.h_display - 1));
-		write32(INTEL_DISPLAY_A_HSYNC, ((uint32)(target.timing.h_sync_end - 1) &lt;&lt; 16)
-			| ((uint32)target.timing.h_sync_start - 1));
-
-		write32(INTEL_DISPLAY_A_VTOTAL, ((uint32)(target.timing.v_total - 1) &lt;&lt; 16)
-			| ((uint32)target.timing.v_display - 1));
-		write32(INTEL_DISPLAY_A_VBLANK, ((uint32)(target.timing.v_total - 1) &lt;&lt; 16)
-			| ((uint32)target.timing.v_display - 1));
-		write32(INTEL_DISPLAY_A_VSYNC, ((uint32)(target.timing.v_sync_end - 1) &lt;&lt; 16)
-			| ((uint32)target.timing.v_sync_start - 1));
-
-		write32(INTEL_DISPLAY_A_IMAGE_SIZE, ((uint32)(target.timing.h_display - 1) &lt;&lt; 16)
-			| ((uint32)target.timing.v_display - 1));
-
-		write32(INTEL_DISPLAY_A_ANALOG_PORT, (read32(INTEL_DISPLAY_A_ANALOG_PORT)
-			&amp; ~(DISPLAY_MONITOR_POLARITY_MASK | DISPLAY_MONITOR_VGA_POLARITY))
-			| ((target.timing.flags &amp; B_POSITIVE_HSYNC) != 0 ? DISPLAY_MONITOR_POSITIVE_HSYNC : 0)
-			| ((target.timing.flags &amp; B_POSITIVE_VSYNC) != 0 ? DISPLAY_MONITOR_POSITIVE_VSYNC : 0));
-
 		pll_divisors divisors;
 		compute_pll_divisors(target, divisors);
 
@@ -527,12 +543,39 @@
 
 		debug_printf(&quot;PLL is %#lx, write: %#lx\n&quot;, read32(INTEL_DISPLAY_A_PLL), pll);
 		write32(INTEL_DISPLAY_A_PLL, pll);
+		read32(INTEL_DISPLAY_A_PLL);
+		spin(150);
+		write32(INTEL_DISPLAY_A_PLL, pll);
+		read32(INTEL_DISPLAY_A_PLL);
+		spin(150);
 #if 0
 		write32(INTEL_DISPLAY_A_PLL, DISPLAY_PLL_ENABLED | DISPLAY_PLL_2X_CLOCK
 			| DISPLAY_PLL_NO_VGA_CONTROL | DISPLAY_PLL_DIVIDE_4X
 			| (((divisors.post1 - 2) &lt;&lt; DISPLAY_PLL_POST1_DIVISOR_SHIFT) &amp; DISPLAY_PLL_POST1_DIVISOR_MASK)
 			| (divisorRegister == INTEL_DISPLAY_A_PLL_DIVISOR_1 ? DISPLAY_PLL_DIVISOR_1 : 0));
 #endif
+		// update timing parameters
+		write32(INTEL_DISPLAY_A_HTOTAL, ((uint32)(target.timing.h_total - 1) &lt;&lt; 16)
+			| ((uint32)target.timing.h_display - 1));
+		write32(INTEL_DISPLAY_A_HBLANK, ((uint32)(target.timing.h_total - 1) &lt;&lt; 16)
+			| ((uint32)target.timing.h_display - 1));
+		write32(INTEL_DISPLAY_A_HSYNC, ((uint32)(target.timing.h_sync_end - 1) &lt;&lt; 16)
+			| ((uint32)target.timing.h_sync_start - 1));
+
+		write32(INTEL_DISPLAY_A_VTOTAL, ((uint32)(target.timing.v_total - 1) &lt;&lt; 16)
+			| ((uint32)target.timing.v_display - 1));
+		write32(INTEL_DISPLAY_A_VBLANK, ((uint32)(target.timing.v_total - 1) &lt;&lt; 16)
+			| ((uint32)target.timing.v_display - 1));
+		write32(INTEL_DISPLAY_A_VSYNC, ((uint32)(target.timing.v_sync_end - 1) &lt;&lt; 16)
+			| ((uint32)target.timing.v_sync_start - 1));
+
+		write32(INTEL_DISPLAY_A_IMAGE_SIZE, ((uint32)(target.timing.h_display - 1) &lt;&lt; 16)
+			| ((uint32)target.timing.v_display - 1));
+
+		write32(INTEL_DISPLAY_A_ANALOG_PORT, (read32(INTEL_DISPLAY_A_ANALOG_PORT)
+			&amp; ~(DISPLAY_MONITOR_POLARITY_MASK | DISPLAY_MONITOR_VGA_POLARITY))
+			| ((target.timing.flags &amp; B_POSITIVE_HSYNC) != 0 ? DISPLAY_MONITOR_POSITIVE_HSYNC : 0)
+			| ((target.timing.flags &amp; B_POSITIVE_VSYNC) != 0 ? DISPLAY_MONITOR_POSITIVE_VSYNC : 0));
 	}
 
 	// These two have to be set for display B, too - this obviously means
@@ -553,17 +596,14 @@
 
 	// changing bytes per row seems to be ignored if the plane/pipe is turned off
 
-	if (gInfo-&gt;head_mode &amp; HEAD_MODE_A_ANALOG) {
+	if (gInfo-&gt;head_mode &amp; HEAD_MODE_A_ANALOG)
 		write32(INTEL_DISPLAY_A_BYTES_PER_ROW, bytesPerRow);
-		write32(INTEL_DISPLAY_A_BASE, sharedInfo.frame_buffer_offset);
-			// triggers writing back double-buffered registers
-	}
-	if (gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL) {
+	if (gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL)
 		write32(INTEL_DISPLAY_B_BYTES_PER_ROW, bytesPerRow);
-		write32(INTEL_DISPLAY_B_BASE, sharedInfo.frame_buffer_offset);
-			// triggers writing back double-buffered registers
-	}
 
+	set_frame_buffer_base();
+		// triggers writing back double-buffered registers
+
 	// update shared info
 	sharedInfo.bytes_per_row = bytesPerRow;
 	sharedInfo.current_mode = target;
@@ -727,16 +767,7 @@
 	mode.h_display_start = horizontalStart;
 	mode.v_display_start = verticalStart;
 
-	if (gInfo-&gt;head_mode &amp; HEAD_MODE_A_ANALOG) {
-		write32(INTEL_DISPLAY_A_BASE, sharedInfo.frame_buffer_offset
-			+ verticalStart * sharedInfo.bytes_per_row
-			+ horizontalStart * (sharedInfo.bits_per_pixel + 7) / 8);
-	}
-	if (gInfo-&gt;head_mode &amp; HEAD_MODE_B_DIGITAL) {
-		write32(INTEL_DISPLAY_B_BASE, sharedInfo.frame_buffer_offset
-			+ verticalStart * sharedInfo.bytes_per_row
-			+ horizontalStart * (sharedInfo.bits_per_pixel + 7) / 8);
-	}
+	set_frame_buffer_base();
 
 	return B_OK;
 }


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003970.html">[Haiku-commits] r22288 - haiku/trunk/src/kits/interface/layouter
</A></li>
	<LI>Next message: <A HREF="003972.html">[Haiku-commits] r22290 -	haiku/trunk/src/add-ons/accelerants/nvidia/engine
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3971">[ date ]</a>
              <a href="thread.html#3971">[ thread ]</a>
              <a href="subject.html#3971">[ subject ]</a>
              <a href="author.html#3971">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
