;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <800, @800
	JMN @121, 103
	JMN @121, 103
	MOV -4, <-20
	SUB #0, 0
	SUB #0, 0
	SPL 10, <-30
	SUB #72, @203
	SUB #72, @203
	SUB @0, @2
	SUB -207, <-120
	JMN 0, #2
	SLT 210, 60
	SUB <170, @99
	JMN 170, #99
	MOV #10, @-30
	JMZ @12, #703
	CMP <121, 103
	SUB #0, 0
	SUB 100, -100
	JMN 0, #2
	SUB 100, -100
	ADD 210, 60
	SUB @0, @2
	SPL 0, <-2
	SUB <170, @99
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	CMP -207, <-120
	SUB @124, 106
	SLT 210, 60
	ADD 130, 9
	CMP -207, <-120
	CMP -207, <-120
	SLT 210, 60
	DJN 258, 408
	JMN @121, 103
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <367
	CMP -207, <-120
	SPL 0, <367
	CMP -207, <-120
	DJN -1, @-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <800, @800
	JMN @121, 103
	JMN @121, 103
	SLT 210, 60
	DJN -1, @-70
	SUB #72, @203
