
///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 14:42:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4403)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4761)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4762)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:120)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:493)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5484)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5689)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4838)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4580)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4530)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:403)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:418)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:272)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5701)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:418)
[EFX-0200 WARNING] Removing redundant signal : din[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 606 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 222 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 267 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 899, ed: 3044, lv: 7, pw: 1569.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 16s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 606 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 222 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 1208084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1208084KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	885
[EFX-0000 INFO] EFX_FF          : 	808
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 14:43:16
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 599 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 259 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 22 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 9s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 2023.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 599 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 257 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 16s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1208148KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	967
[EFX-0000 INFO] EFX_FF          : 	850
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:09:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 274 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 916, ed: 3064, lv: 7, pw: 1582.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 15s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 21s CPU sys time : 0s MEM : 2159868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2159868KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	902
[EFX-0000 INFO] EFX_FF          : 	823
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:09:27
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 2050.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159892KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	982
[EFX-0000 INFO] EFX_FF          : 	872
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:10:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 274 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 900, ed: 3044, lv: 7, pw: 1543.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 15s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 21s CPU sys time : 0s MEM : 2159996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2159996KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	884
[EFX-0000 INFO] EFX_FF          : 	823
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:10:47
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 2032.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160216KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	964
[EFX-0000 INFO] EFX_FF          : 	872
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:12:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 274 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 916, ed: 3103, lv: 7, pw: 1569.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 15s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 2160776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2160776KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	902
[EFX-0000 INFO] EFX_FF          : 	823
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:12:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 2050.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2160988KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	982
[EFX-0000 INFO] EFX_FF          : 	872
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:23:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01110)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01110,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01110)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 108748KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 274 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 109284KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 109284KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 904, ed: 3040, lv: 7, pw: 1569.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 15s CPU sys time : 0s MEM : 128784KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 128784KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 609 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 234 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 21s CPU sys time : 0s MEM : 128784KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 128784KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	889
[EFX-0000 INFO] EFX_FF          : 	823
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:23:53
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 2037.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 110428KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	969
[EFX-0000 INFO] EFX_FF          : 	872
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:26:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4415)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4773)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4774)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:505)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:206)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5701)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01111)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4850)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4592)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4542)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:415)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 302 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 940, ed: 3105, lv: 7, pw: 1628.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 15s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 22s CPU sys time : 0s MEM : 1281376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1281376KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	926
[EFX-0000 INFO] EFX_FF          : 	853
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:26:58
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 295 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 34 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 9s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 266, lv: 3, pw: 2100.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 283 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 16s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1283752KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	88
[EFX-0000 INFO] EFX_LUT4        : 	1001
[EFX-0000 INFO] EFX_FF          : 	891
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:32:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4415)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4773)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4774)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:505)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:206)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5701)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01111)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4850)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4592)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4542)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:415)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 303 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 947, ed: 3163, lv: 7, pw: 1642.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 17s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 2424840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2424840KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	933
[EFX-0000 INFO] EFX_FF          : 	853
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:32:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 295 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 34 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 2110.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 283 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2424988KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	88
[EFX-0000 INFO] EFX_LUT4        : 	1010
[EFX-0000 INFO] EFX_FF          : 	891
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:39:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4415)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4773)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4774)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:505)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:206)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5701)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01111)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4850)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4592)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4542)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:415)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 302 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 932, ed: 3156, lv: 7, pw: 1654.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 1276028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 1276028KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	916
[EFX-0000 INFO] EFX_FF          : 	853
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:39:25
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 295 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 269, lv: 3, pw: 2090.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 283 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1276064KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	88
[EFX-0000 INFO] EFX_LUT4        : 	991
[EFX-0000 INFO] EFX_FF          : 	885
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:47:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4415)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4773)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4774)
[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:505)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:206)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5496)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5701)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01111)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4850)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4592)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4542)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:415)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:430)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 302 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 925, ed: 3095, lv: 7, pw: 1632.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 615 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 258 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 2417988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2417988KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	909
[EFX-0000 INFO] EFX_FF          : 	853
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:47:45
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 295 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 36 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 2081.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 608 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 283 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2418008KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	88
[EFX-0000 INFO] EFX_LUT4        : 	982
[EFX-0000 INFO] EFX_FF          : 	894
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:52:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4411)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4769)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4770)
[EFX-0011 VERI-WARNING] port 'probe7' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:128)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:501)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:202)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5492)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5492)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5697)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01110)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4846)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01111)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4588)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4538)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:411)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:426)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:280)
[EFX-0011 VERI-WARNING] input port 'probe7[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5498)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:426)
[EFX-0200 WARNING] Removing redundant signal : din[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4601)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4880)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4881)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1034)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1036)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:285)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:286)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01110)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 612 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 246 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 284 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 922, ed: 3087, lv: 7, pw: 1588.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 612 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 2705428KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2705428KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	907
[EFX-0000 INFO] EFX_FF          : 	838
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:52:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 605 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 283 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 34 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 269, lv: 3, pw: 2066.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 605 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 271 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2705544KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	88
[EFX-0000 INFO] EFX_LUT4        : 	984
[EFX-0000 INFO] EFX_FF          : 	876
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:19:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 14s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3213784KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1505, ed: 4757, lv: 7, pw: 2876.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 1s MEM : 3213784KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 1s MEM : 3213784KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 28s CPU sys time : 1s MEM : 3213784KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 28s CPU sys time : 1s MEM : 3213784KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1491
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:19:47
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 315 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 3323.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 17s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 3215244KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1523
[EFX-0000 INFO] EFX_FF          : 	1487
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:28:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1533, ed: 4817, lv: 7, pw: 2910.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 27s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 27s CPU sys time : 0s MEM : 1349976KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1518
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:29:17
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 318 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 266, lv: 3, pw: 3349.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1349976KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1547
[EFX-0000 INFO] EFX_FF          : 	1487
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:37:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1828332KB)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:37:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 270 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1471, ed: 4803, lv: 7, pw: 2957.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 20s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 27s CPU sys time : 0s MEM : 1828412KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1828412KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1453
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:38:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 316 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1828424KB)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:38:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1525, ed: 4800, lv: 7, pw: 2897.18
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 27s CPU sys time : 0s MEM : 1828336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1828336KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1508
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:39:17
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 317 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 3341.59
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 17s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1828428KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1541
[EFX-0000 INFO] EFX_FF          : 	1487
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:20:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 6s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1512, ed: 4872, lv: 7, pw: 2960.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 27s CPU sys time : 0s MEM : 1865956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1865956KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1494
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:20:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 321 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 3324.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1866092KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1524
[EFX-0000 INFO] EFX_FF          : 	1488
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:44:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 271 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1500, ed: 4721, lv: 7, pw: 2897.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 27s CPU sys time : 0s MEM : 2436516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 2436516KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1484
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:44:34
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 317 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 3317.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 18s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2436728KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1516
[EFX-0000 INFO] EFX_FF          : 	1487
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:47:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 14s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1553, ed: 4905, lv: 7, pw: 2975.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 27s CPU sys time : 0s MEM : 1348120KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1348120KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1538
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:48:08
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 316 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 3372.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1348140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1572
[EFX-0000 INFO] EFX_FF          : 	1487
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:56:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1517, ed: 4887, lv: 7, pw: 2963.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 27s CPU sys time : 0s MEM : 2572988KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 2572988KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1502
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:56:57
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 322 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 3330.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 17s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2572964KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1529
[EFX-0000 INFO] EFX_FF          : 	1484
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:04:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1506, ed: 4788, lv: 7, pw: 2921.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 27s CPU sys time : 0s MEM : 2570552KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 2570552KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1489
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:04:31
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 314 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 266, lv: 3, pw: 3320.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2570572KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1520
[EFX-0000 INFO] EFX_FF          : 	1487
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:08:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122120KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122120KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122248KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 122504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 122504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 124040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 124040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 6s CPU sys time : 0s MEM : 145508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 145508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 145508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 145508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 145508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 270 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 14s CPU sys time : 0s MEM : 160328KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 160328KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1525, ed: 4818, lv: 7, pw: 2902.18
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 177336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 177336KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 27s CPU sys time : 0s MEM : 177336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 177336KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1510
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:09:23
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 77072KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 77072KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 77584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 77584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 77584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 84368KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 84496KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 84496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 84496KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 84496KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 317 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 116580KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 116580KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 266, lv: 3, pw: 3341.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 128460KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 128460KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 17s CPU sys time : 0s MEM : 128584KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 128584KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1541
[EFX-0000 INFO] EFX_FF          : 	1487
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:12:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 14s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1499, ed: 4737, lv: 7, pw: 2884.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 21s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 21s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 27s CPU sys time : 0s MEM : 1346648KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1346648KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1485
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:12:46
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 317 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 82, ed: 268, lv: 3, pw: 3317.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 17s CPU sys time : 0s MEM : 1346700KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1519
[EFX-0000 INFO] EFX_FF          : 	1489
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 19:05:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 14s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1496, ed: 4812, lv: 7, pw: 2923.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 27s CPU sys time : 0s MEM : 1799576KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1799576KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1481
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 19:06:02
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 936 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 317 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 266, lv: 3, pw: 3310.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 798 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1799740KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1512
[EFX-0000 INFO] EFX_FF          : 	1481
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:56:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011000)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 123536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 124320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 124320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 145892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 145892KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 145892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 145892KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 145892KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 270 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 12s CPU sys time : 0s MEM : 160528KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 160528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1485, ed: 4677, lv: 7, pw: 2895.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 18s CPU sys time : 0s MEM : 177248KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 177248KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 899 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 805 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 25s CPU sys time : 0s MEM : 177248KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 177248KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1469
[EFX-0000 INFO] EFX_FF          : 	1684
[EFX-0000 INFO] EFX_RAM_5K      : 	18
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:56:48
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:58:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4535)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4893)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4894)
[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:252)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:625)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:326)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5616)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5616)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5616)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5821)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100110)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4970)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100111)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4712)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4662)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:535)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:550)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:404)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5622)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5623)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5833)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:550)
[EFX-0200 WARNING] Removing redundant signal : din[102]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4725)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5004)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5005)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1158)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1176)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 131916KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 131916KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100110,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132172KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100111)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100110)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 132300KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 133836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 133836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 159288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 159288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 159288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 159288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 159288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1024 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 842 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 330 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 13s CPU sys time : 0s MEM : 173136KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 173136KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1612, ed: 5224, lv: 7, pw: 3209.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 189504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 189504KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1024 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 842 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 26s CPU sys time : 0s MEM : 189504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 189504KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1594
[EFX-0000 INFO] EFX_FF          : 	1846
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:59:15
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Mapping design "uart"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 1062 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 835 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 425 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 10s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 125368KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 85, ed: 279, lv: 3, pw: 3499.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 130328KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 130328KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 835 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'i_Clock' with 726 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 16s CPU sys time : 0s MEM : 131272KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 131272KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	90
[EFX-0000 INFO] EFX_LUT4        : 	1609
[EFX-0000 INFO] EFX_FF          : 	1561
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
