// Seed: 997747304
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input tri id_15,
    input wor id_16,
    output uwire id_17,
    input supply0 id_18,
    output uwire id_19,
    output wor id_20,
    output tri0 id_21,
    output tri1 id_22
);
  logic id_24;
  ;
  assign id_21 = id_7;
  logic id_25 = 1'b0;
  assign module_1.id_0 = 0;
  assign id_20 = id_11;
  wire id_26;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
