<stg><name>pointwise_conv2d_fix</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="14">
<![CDATA[
.loopexit:2  %phi_mul_cast = zext i14 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:3  %next_mul = add i14 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %exitcond3 = icmp eq i5 %out_d, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:6  %out_d_1 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond3, label %1, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i5 [ %out_h_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %out_h_1 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %p_shl5_cast = zext i7 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp_4 = sub i11 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i5 [ %out_w_1, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %out_w_1 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader4.loopexit, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="5">
<![CDATA[
._crit_edge:0  %tmp_6_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:1  %tmp1 = add i11 %tmp_4, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="11">
<![CDATA[
._crit_edge:2  %tmp1_cast = sext i11 %tmp1 to i15

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:3  %tmp_8 = add i15 %tmp1_cast, %phi_mul_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge:7  %tmp_2_cast = sext i11 %tmp1 to i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:8  %tmp_5 = zext i32 %tmp_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="14">
<![CDATA[
._crit_edge:10  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="14">
<![CDATA[
._crit_edge:10  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="16">
<![CDATA[
._crit_edge:11  %tmp_10_cast = sext i16 %input_load to i28

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge:12  %tmp_3 = mul i28 -1770, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:13  %tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_3, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
._crit_edge:14  %tmp = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %tmp_3, i32 27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge:15  %p_tmp_s = select i1 %tmp, i14 0, i14 %tmp_6

]]></Node>
<StgValue><ssdm name="p_tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge:4  %tmp_8_cast = sext i15 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:5  %tmp_9 = zext i32 %tmp_8_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:16  %p_tmp_cast1 = sext i14 %p_tmp_s to i15

]]></Node>
<StgValue><ssdm name="p_tmp_cast1"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:17  %p_tmp_cast = zext i15 %p_tmp_cast1 to i16

]]></Node>
<StgValue><ssdm name="p_tmp_cast"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
._crit_edge:18  store i16 %p_tmp_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:19  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="out_d" fromId="70" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="StgValue_8" to="out_d" fromId="8" toId="9">
</dataflow>
<dataflow id="73" from="out_d_1" to="out_d" fromId="15" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="StgValue_30" to="out_d" fromId="30" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="76" from="StgValue_75" to="phi_mul" fromId="75" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="StgValue_8" to="phi_mul" fromId="8" toId="10">
</dataflow>
<dataflow id="78" from="next_mul" to="phi_mul" fromId="12" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="79" from="StgValue_30" to="phi_mul" fromId="30" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="80" from="phi_mul" to="phi_mul_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="81" from="phi_mul" to="next_mul" fromId="10" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="next_mul" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="out_d" to="exitcond3" fromId="9" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="exitcond3" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="87" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_89" to="empty" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_89" to="empty" fromId="89" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_89" to="empty" fromId="89" toId="14">
</dataflow>
<dataflow id="93" from="out_d" to="out_d_1" fromId="9" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="out_d_1" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="exitcond3" to="StgValue_16" fromId="13" toId="16">
</dataflow>
<dataflow id="97" from="out_h_1" to="out_h" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="StgValue_44" to="out_h" fromId="44" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="99" from="StgValue_70" to="out_h" fromId="70" toId="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="StgValue_17" to="out_h" fromId="17" toId="19">
</dataflow>
<dataflow id="101" from="out_h" to="exitcond2" fromId="19" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="exitcond2" fromId="102" toId="20">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="87" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty_7" fromId="105" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_105" to="empty_7" fromId="105" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_105" to="empty_7" fromId="105" toId="21">
</dataflow>
<dataflow id="109" from="out_h" to="out_h_1" fromId="19" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_94" to="out_h_1" fromId="94" toId="22">
</dataflow>
<dataflow id="111" from="exitcond2" to="StgValue_23" fromId="20" toId="23">
</dataflow>
<dataflow id="113" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl" fromId="112" toId="24">
</dataflow>
<dataflow id="114" from="out_h" to="p_shl" fromId="19" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_70" to="p_shl" fromId="70" toId="24">
</dataflow>
<dataflow id="116" from="p_shl" to="p_shl_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl5" fromId="117" toId="26">
</dataflow>
<dataflow id="119" from="out_h" to="p_shl5" fromId="19" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_120" to="p_shl5" fromId="120" toId="26">
</dataflow>
<dataflow id="122" from="p_shl5" to="p_shl5_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="123" from="p_shl_cast" to="tmp_4" fromId="25" toId="28">
</dataflow>
<dataflow id="124" from="p_shl5_cast" to="tmp_4" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="out_w_1" to="out_w" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="StgValue_57" to="out_w" fromId="57" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_70" to="out_w" fromId="70" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="StgValue_29" to="out_w" fromId="29" toId="31">
</dataflow>
<dataflow id="129" from="out_w" to="exitcond1" fromId="31" toId="32">
</dataflow>
<dataflow id="130" from="StgValue_102" to="exitcond1" fromId="102" toId="32">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="87" toId="33">
</dataflow>
<dataflow id="132" from="StgValue_105" to="empty_8" fromId="105" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_105" to="empty_8" fromId="105" toId="33">
</dataflow>
<dataflow id="134" from="StgValue_105" to="empty_8" fromId="105" toId="33">
</dataflow>
<dataflow id="135" from="out_w" to="out_w_1" fromId="31" toId="34">
</dataflow>
<dataflow id="136" from="StgValue_94" to="out_w_1" fromId="94" toId="34">
</dataflow>
<dataflow id="137" from="exitcond1" to="StgValue_35" fromId="32" toId="35">
</dataflow>
<dataflow id="138" from="out_w" to="tmp_6_cast" fromId="31" toId="36">
</dataflow>
<dataflow id="139" from="tmp_4" to="tmp1" fromId="28" toId="37">
</dataflow>
<dataflow id="140" from="tmp_6_cast" to="tmp1" fromId="36" toId="37">
</dataflow>
<dataflow id="141" from="tmp1" to="tmp1_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="142" from="tmp1_cast" to="tmp_8" fromId="38" toId="39">
</dataflow>
<dataflow id="143" from="phi_mul_cast" to="tmp_8" fromId="11" toId="39">
</dataflow>
<dataflow id="144" from="tmp1" to="tmp_2_cast" fromId="37" toId="40">
</dataflow>
<dataflow id="145" from="tmp_2_cast" to="tmp_5" fromId="40" toId="41">
</dataflow>
<dataflow id="146" from="input_r" to="input_addr" fromId="68" toId="42">
</dataflow>
<dataflow id="148" from="StgValue_147" to="input_addr" fromId="147" toId="42">
</dataflow>
<dataflow id="149" from="tmp_5" to="input_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="150" from="input_addr" to="input_load" fromId="42" toId="43">
</dataflow>
<dataflow id="151" from="input_addr" to="input_load" fromId="42" toId="45">
</dataflow>
<dataflow id="152" from="input_load" to="tmp_10_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_3" fromId="153" toId="47">
</dataflow>
<dataflow id="155" from="tmp_10_cast" to="tmp_3" fromId="46" toId="47">
</dataflow>
<dataflow id="157" from="_ssdm_op_PartSelect.i14.i28.i32.i32" to="tmp_6" fromId="156" toId="48">
</dataflow>
<dataflow id="158" from="tmp_3" to="tmp_6" fromId="47" toId="48">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_6" fromId="159" toId="48">
</dataflow>
<dataflow id="162" from="StgValue_161" to="tmp_6" fromId="161" toId="48">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i28.i32" to="tmp" fromId="163" toId="49">
</dataflow>
<dataflow id="165" from="tmp_3" to="tmp" fromId="47" toId="49">
</dataflow>
<dataflow id="166" from="StgValue_161" to="tmp" fromId="161" toId="49">
</dataflow>
<dataflow id="167" from="tmp" to="p_tmp_s" fromId="49" toId="50">
</dataflow>
<dataflow id="168" from="StgValue_75" to="p_tmp_s" fromId="75" toId="50">
</dataflow>
<dataflow id="169" from="tmp_6" to="p_tmp_s" fromId="48" toId="50">
</dataflow>
<dataflow id="170" from="tmp_8" to="tmp_8_cast" fromId="39" toId="51">
</dataflow>
<dataflow id="171" from="tmp_8_cast" to="tmp_9" fromId="51" toId="52">
</dataflow>
<dataflow id="172" from="output_r" to="output_addr" fromId="69" toId="53">
</dataflow>
<dataflow id="173" from="StgValue_147" to="output_addr" fromId="147" toId="53">
</dataflow>
<dataflow id="174" from="tmp_9" to="output_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="175" from="p_tmp_s" to="p_tmp_cast1" fromId="50" toId="54">
</dataflow>
<dataflow id="176" from="p_tmp_cast1" to="p_tmp_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="177" from="p_tmp_cast" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="178" from="output_addr" to="StgValue_56" fromId="53" toId="56">
</dataflow>
<dataflow id="179" from="exitcond3" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="180" from="exitcond2" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="181" from="exitcond1" to="StgValue_4" fromId="32" toId="4">
</dataflow>
</dataflows>


</stg>
