<def f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='52' type='bool llvm::AllocationOrder::Iterator::isHint() const'/>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='51'>/// Return true if the curent position is that of a preferred register.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='770' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1174' u='c' c='_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEEjRKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/unittests/CodeGen/AllocationOrderTest.cpp' l='105' u='c' c='_ZN35AllocationOrderTest_IsHintTest_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/AllocationOrderTest.cpp' l='108' u='c' c='_ZN35AllocationOrderTest_IsHintTest_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/AllocationOrderTest.cpp' l='110' u='c' c='_ZN35AllocationOrderTest_IsHintTest_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/AllocationOrderTest.cpp' l='112' u='c' c='_ZN35AllocationOrderTest_IsHintTest_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/AllocationOrderTest.cpp' l='116' u='c' c='_ZN35AllocationOrderTest_IsHintTest_Test8TestBodyEv'/>
