Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.770     0.910     0.868        0.028       ignored                  -         0.140              -
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.778     0.919     0.877        0.028       explicit             0.500         0.141    100% {0.778, 0.919}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.770       1       0.910       2
-    min genblk1.pcpi_mul_rs1_reg[4]/CK
-    max cpuregs_reg[30][17]/CK
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.778       3       0.919       4
-    min genblk1.pcpi_mul_rs1_reg[4]/CK
-    max cpuregs_reg[30][17]/CK
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
=================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk1.pcpi_mul_rs1_reg[4]/CK
Delay     : 0.770

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.035  0.006  (246.800,111.625)  -           1     
CTS_ccl_a_buf_00384/A
-     CLKBUFX4  rise   0.000   0.000   0.035  -      (183.430,111.620)   63.375   -       
CTS_ccl_a_buf_00384/Y
-     CLKBUFX4  rise   0.098   0.099   0.042  0.005  (183.160,112.000)    0.650     1     
CTS_ccl_a_buf_00383/A
-     CLKBUFX4  rise   0.000   0.099   0.042  -      (136.030,111.620)   47.510   -       
CTS_ccl_a_buf_00383/Y
-     CLKBUFX4  rise   0.103   0.202   0.045  0.005  (135.760,112.000)    0.650     3     
CTS_ccl_a_buf_00382/A
-     CLKBUFX3  rise   0.000   0.202   0.045  -      (114.300,94.525)    38.935   -       
CTS_ccl_a_buf_00382/Y
-     CLKBUFX3  rise   0.095   0.297   0.043  0.004  (114.085,93.940)     0.800     2     
CTS_ccl_a_buf_00376/A
-     CLKBUFX3  rise   0.000   0.297   0.043  -      (97.900,94.525)     16.770   -       
CTS_ccl_a_buf_00376/Y
-     CLKBUFX3  rise   0.090   0.387   0.035  0.003  (97.685,93.940)      0.800     2     
CTS_ccl_a_buf_00365/A
-     CLKBUFX4  rise   0.000   0.387   0.035  -      (98.030,109.920)    16.325   -       
CTS_ccl_a_buf_00365/Y
-     CLKBUFX4  rise   0.099   0.486   0.044  0.005  (97.760,109.540)     0.650     2     
CTS_ccl_a_buf_00353/A
-     CLKBUFX4  rise   0.000   0.486   0.044  -      (82.430,113.340)    19.130   -       
CTS_ccl_a_buf_00353/Y
-     CLKBUFX4  rise   0.105   0.591   0.047  0.006  (82.160,112.960)     0.650     5     
CTS_ccl_a_buf_00255/A
-     CLKBUFX3  rise   0.000   0.591   0.047  -      (43.100,115.045)    41.145   -       
CTS_ccl_a_buf_00255/Y
-     CLKBUFX3  rise   0.092   0.683   0.036  0.003  (42.885,114.460)     0.800     4     
CTS_ccl_a_buf_00016/A
-     CLKBUFX3  rise   0.000   0.683   0.036  -      (38.500,116.755)     6.680   -       
CTS_ccl_a_buf_00016/Y
-     CLKBUFX3  rise   0.087   0.770   0.036  0.003  (38.285,117.340)     0.800     7     
genblk1.pcpi_mul_rs1_reg[4]/CK
-     MDFFHQX4  rise   0.000   0.770   0.036  -      (37.500,127.015)    10.460   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
=================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[1][16]/CK
Delay     : 0.910

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.035  0.006  (246.800,111.625)  -           1     
CTS_ccl_a_buf_00384/A
-     CLKBUFX4  rise   0.000   0.000   0.035  -      (183.430,111.620)   63.375   -       
CTS_ccl_a_buf_00384/Y
-     CLKBUFX4  rise   0.098   0.099   0.042  0.005  (183.160,112.000)    0.650     1     
CTS_ccl_a_buf_00383/A
-     CLKBUFX4  rise   0.000   0.099   0.042  -      (136.030,111.620)   47.510   -       
CTS_ccl_a_buf_00383/Y
-     CLKBUFX4  rise   0.103   0.202   0.045  0.005  (135.760,112.000)    0.650     3     
CTS_ccl_a_buf_00381/A
-     CLKBUFX3  rise   0.000   0.202   0.045  -      (133.900,116.755)    6.615   -       
CTS_ccl_a_buf_00381/Y
-     CLKBUFX3  rise   0.094   0.296   0.041  0.004  (133.685,117.340)    0.800     1     
CTS_ccl_a_buf_00378/A
-     BUFX2     rise   0.000   0.296   0.041  -      (133.300,157.795)   40.840   -       
CTS_ccl_a_buf_00378/Y
-     BUFX2     rise   0.101   0.398   0.041  0.002  (132.935,158.260)    0.830     2     
CTS_ccl_a_buf_00366/A
-     CLKBUFX4  rise   0.000   0.398   0.041  -      (138.830,169.760)   17.395   -       
CTS_ccl_a_buf_00366/Y
-     CLKBUFX4  rise   0.105   0.503   0.050  0.006  (138.560,170.140)    0.650     1     
CTS_ccl_a_buf_00359/A
-     CLKBUFX4  rise   0.000   0.503   0.050  -      (181.030,190.280)   62.610   -       
CTS_ccl_a_buf_00359/Y
-     CLKBUFX4  rise   0.108   0.611   0.046  0.005  (180.760,190.660)    0.650     5     
CTS_ccl_a_buf_00340/A
-     CLKBUFX3  rise   0.000   0.612   0.046  -      (199.300,195.415)   23.295   -       
CTS_ccl_a_buf_00340/Y
-     CLKBUFX3  rise   0.091   0.703   0.035  0.003  (199.085,196.000)    0.800     3     
CTS_ccl_a_buf_00292/A
-     BUFX2     rise   0.000   0.703   0.035  -      (206.100,195.415)    7.600   -       
CTS_ccl_a_buf_00292/Y
-     BUFX2     rise   0.103   0.805   0.049  0.003  (205.735,195.880)    0.830     4     
CTS_ccl_a_buf_00176/A
-     CLKBUFX4  rise   0.000   0.805   0.049  -      (200.830,193.700)    7.085   -       
CTS_ccl_a_buf_00176/Y
-     CLKBUFX4  rise   0.104   0.910   0.041  0.004  (200.560,194.080)    0.650     8     
cpuregs_reg[1][16]/CK
-     EDFFHQX1  rise   0.000   0.910   0.041  -      (192.900,188.575)   13.165   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk1.pcpi_mul_rs1_reg[4]/CK
Delay     : 0.778

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.046  0.006  (246.800,111.625)  -           1     
CTS_ccl_a_buf_00384/A
-     CLKBUFX4  rise   0.001   0.001   0.046  -      (183.430,111.620)   63.375   -       
CTS_ccl_a_buf_00384/Y
-     CLKBUFX4  rise   0.104   0.104   0.042  0.005  (183.160,112.000)    0.650     1     
CTS_ccl_a_buf_00383/A
-     CLKBUFX4  rise   0.001   0.105   0.042  -      (136.030,111.620)   47.510   -       
CTS_ccl_a_buf_00383/Y
-     CLKBUFX4  rise   0.104   0.209   0.045  0.005  (135.760,112.000)    0.650     3     
CTS_ccl_a_buf_00382/A
-     CLKBUFX3  rise   0.000   0.209   0.045  -      (114.300,94.525)    38.935   -       
CTS_ccl_a_buf_00382/Y
-     CLKBUFX3  rise   0.095   0.304   0.043  0.004  (114.085,93.940)     0.800     2     
CTS_ccl_a_buf_00376/A
-     CLKBUFX3  rise   0.000   0.304   0.043  -      (97.900,94.525)     16.770   -       
CTS_ccl_a_buf_00376/Y
-     CLKBUFX3  rise   0.090   0.394   0.035  0.003  (97.685,93.940)      0.800     2     
CTS_ccl_a_buf_00365/A
-     CLKBUFX4  rise   0.000   0.394   0.035  -      (98.030,109.920)    16.325   -       
CTS_ccl_a_buf_00365/Y
-     CLKBUFX4  rise   0.099   0.493   0.044  0.005  (97.760,109.540)     0.650     2     
CTS_ccl_a_buf_00353/A
-     CLKBUFX4  rise   0.000   0.493   0.044  -      (82.430,113.340)    19.130   -       
CTS_ccl_a_buf_00353/Y
-     CLKBUFX4  rise   0.105   0.599   0.047  0.006  (82.160,112.960)     0.650     5     
CTS_ccl_a_buf_00255/A
-     CLKBUFX3  rise   0.000   0.599   0.047  -      (43.100,115.045)    41.145   -       
CTS_ccl_a_buf_00255/Y
-     CLKBUFX3  rise   0.092   0.691   0.036  0.003  (42.885,114.460)     0.800     4     
CTS_ccl_a_buf_00016/A
-     CLKBUFX3  rise   0.000   0.691   0.036  -      (38.500,116.755)     6.680   -       
CTS_ccl_a_buf_00016/Y
-     CLKBUFX3  rise   0.087   0.778   0.036  0.003  (38.285,117.340)     0.800     7     
genblk1.pcpi_mul_rs1_reg[4]/CK
-     MDFFHQX4  rise   0.000   0.778   0.036  -      (37.500,127.015)    10.460   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[1][16]/CK
Delay     : 0.919

------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.046  0.006  (246.800,111.625)  -           1     
CTS_ccl_a_buf_00384/A
-     CLKBUFX4  rise   0.001   0.001   0.046  -      (183.430,111.620)   63.375   -       
CTS_ccl_a_buf_00384/Y
-     CLKBUFX4  rise   0.104   0.104   0.042  0.005  (183.160,112.000)    0.650     1     
CTS_ccl_a_buf_00383/A
-     CLKBUFX4  rise   0.001   0.105   0.042  -      (136.030,111.620)   47.510   -       
CTS_ccl_a_buf_00383/Y
-     CLKBUFX4  rise   0.104   0.209   0.045  0.005  (135.760,112.000)    0.650     3     
CTS_ccl_a_buf_00381/A
-     CLKBUFX3  rise   0.000   0.209   0.045  -      (133.900,116.755)    6.615   -       
CTS_ccl_a_buf_00381/Y
-     CLKBUFX3  rise   0.094   0.303   0.041  0.004  (133.685,117.340)    0.800     1     
CTS_ccl_a_buf_00378/A
-     BUFX2     rise   0.000   0.303   0.041  -      (133.300,157.795)   40.840   -       
CTS_ccl_a_buf_00378/Y
-     BUFX2     rise   0.101   0.405   0.041  0.002  (132.935,158.260)    0.830     2     
CTS_ccl_a_buf_00366/A
-     CLKBUFX4  rise   0.000   0.405   0.041  -      (138.830,169.760)   17.395   -       
CTS_ccl_a_buf_00366/Y
-     CLKBUFX4  rise   0.105   0.511   0.050  0.006  (138.560,170.140)    0.650     1     
CTS_ccl_a_buf_00359/A
-     CLKBUFX4  rise   0.001   0.511   0.050  -      (181.030,190.280)   62.610   -       
CTS_ccl_a_buf_00359/Y
-     CLKBUFX4  rise   0.108   0.619   0.046  0.005  (180.760,190.660)    0.650     5     
CTS_ccl_a_buf_00340/A
-     CLKBUFX3  rise   0.000   0.620   0.046  -      (199.300,195.415)   23.295   -       
CTS_ccl_a_buf_00340/Y
-     CLKBUFX3  rise   0.091   0.711   0.035  0.003  (199.085,196.000)    0.800     3     
CTS_ccl_a_buf_00292/A
-     BUFX2     rise   0.000   0.711   0.035  -      (206.100,195.415)    7.600   -       
CTS_ccl_a_buf_00292/Y
-     BUFX2     rise   0.103   0.814   0.049  0.003  (205.735,195.880)    0.830     4     
CTS_ccl_a_buf_00176/A
-     CLKBUFX4  rise   0.000   0.814   0.049  -      (200.830,193.700)    7.085   -       
CTS_ccl_a_buf_00176/Y
-     CLKBUFX4  rise   0.104   0.919   0.041  0.004  (200.560,194.080)    0.650     8     
cpuregs_reg[1][16]/CK
-     EDFFHQX1  rise   0.000   0.919   0.041  -      (192.900,188.575)   13.165   -       
------------------------------------------------------------------------------------------------


