{"vcs1":{"timestamp_begin":1732502262.909828617, "rt":2.61, "ut":1.47, "st":0.35}}
{"vcselab":{"timestamp_begin":1732502265.592347835, "rt":1.12, "ut":0.28, "st":0.21}}
{"link":{"timestamp_begin":1732502266.793172563, "rt":0.42, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732502262.272504308}
{"VCS_COMP_START_TIME": 1732502262.272504308}
{"VCS_COMP_END_TIME": 1732502271.602039814}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343732}}
{"stitch_vcselab": {"peak_mem": 223352}}
