git clone --depth 1 --no-tags https://github.com/MIPS32-CPU/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158616075
git clone --depth 1 --no-tags https://github.com/HighBaritone/ECE272FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159118493
git clone --depth 1 --no-tags https://github.com/Hintonthu/MIMORI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160127814
git clone --depth 1 --no-tags https://github.com/domheaton/8-bit_Multiplier_in_System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155099046
git clone --depth 1 --no-tags https://github.com/0xArt/SystemVerilogUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180018080
git clone --depth 1 --no-tags https://github.com/wwang00/cs429h-pb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184919411
git clone --depth 1 --no-tags https://github.com/akinizer/Complete_Microprocessor_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165539835
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_adc_ts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173982544
git clone --depth 1 --no-tags https://github.com/wk05130/B_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145929332
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-pound-pound-operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146709150
git clone --depth 1 --no-tags https://github.com/Gegedaye/mdl_scb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171662871
git clone --depth 1 --no-tags https://github.com/shanghaicity/sim-utility.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174296094
git clone --depth 1 --no-tags https://github.com/mmxsrup/data2axi4s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175717362
git clone --depth 1 --no-tags https://github.com/danielkasza/lcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182478018
git clone --depth 1 --no-tags https://github.com/rrn-27/verification_riscv_ariane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181761071
git clone --depth 1 --no-tags https://github.com/whoami90506/dclab_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185738873
git clone --depth 1 --no-tags https://github.com/gchinna/eight-queens-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178131524
git clone --depth 1 --no-tags https://github.com/JBas/LCD_Driver_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176811628
git clone --depth 1 --no-tags https://github.com/bornhorst/DDR3_Mem_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156926963
git clone --depth 1 --no-tags https://github.com/Boraillie/FPGA_CoDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150446219
git clone --depth 1 --no-tags https://github.com/iprabhat29/AMBA_APB_UVM_DESIGN_VERIFICATIOn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169932109
git clone --depth 1 --no-tags https://github.com/shaynakapadia/duckHunt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181580695
git clone --depth 1 --no-tags https://github.com/guna000/Design-and-Verification-of-RAM-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174735016
git clone --depth 1 --no-tags https://github.com/wavelet-eda/reptilia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163450331
git clone --depth 1 --no-tags https://github.com/fpgach/GOST-R-34.12-2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166406521
git clone --depth 1 --no-tags https://github.com/sheepvs5/g2_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170410272
git clone --depth 1 --no-tags https://github.com/arjperi/uvmTB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170411794
git clone --depth 1 --no-tags https://github.com/ypm1999/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150856705
git clone --depth 1 --no-tags https://github.com/evangreen27/Sha256Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150655617
git clone --depth 1 --no-tags https://github.com/YoufuChen/ECE385_Finalproject_I-wanna-be-the-zuofu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185886114
git clone --depth 1 --no-tags https://github.com/shrtique/sv_hist_eq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168669798
git clone --depth 1 --no-tags https://github.com/shrtique/sv_axis_median_5x5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162697948
git clone --depth 1 --no-tags https://github.com/4th-Year-Project/FPGA_ADC_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154187293
git clone --depth 1 --no-tags https://github.com/vedantgarg28/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161110315
git clone --depth 1 --no-tags https://github.com/bradweeks7/CPE233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171519180
git clone --depth 1 --no-tags https://github.com/flasonil/shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178937364
git clone --depth 1 --no-tags https://github.com/cevero/ft_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178008691
git clone --depth 1 --no-tags https://github.com/cevero/cevero_ft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184117277
git clone --depth 1 --no-tags https://github.com/mmoksas68/EmergencyElevatorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171109960
git clone --depth 1 --no-tags https://github.com/iprabhat29/UART_UVM_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168206882
git clone --depth 1 --no-tags https://github.com/36000/ECE469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152170318
git clone --depth 1 --no-tags https://github.com/RanLuKenny/simple-UVM-verification-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146794499
git clone --depth 1 --no-tags https://github.com/bhyou/asic_photon_cont_readout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156492468
git clone --depth 1 --no-tags https://github.com/bzhao13/EE-271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157951080
git clone --depth 1 --no-tags https://github.com/j1s1e1/VerilogNeuralNetworkTests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160129339
git clone --depth 1 --no-tags https://github.com/DandyMan19/CPE-233-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174205769
git clone --depth 1 --no-tags https://github.com/swm11/riscv-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175444232
git clone --depth 1 --no-tags https://github.com/kanghoyangcollege/Spaceship-Arcade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174013217
git clone --depth 1 --no-tags https://github.com/miyo/axonerve_util.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180731612
git clone --depth 1 --no-tags https://github.com/tanbour/mipi_mphy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182922936
git clone --depth 1 --no-tags https://github.com/concavegit/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150770407
git clone --depth 1 --no-tags https://github.com/Mjdgithuber/LevelEditor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146048306
git clone --depth 1 --no-tags https://github.com/tomasKromer/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147042793
git clone --depth 1 --no-tags https://github.com/ManasaTempalli/AXI_OCP_Interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147867090
git clone --depth 1 --no-tags https://github.com/thallock2/ece554.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148388912
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/Maquina_expendedora_de_cafe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148710715
git clone --depth 1 --no-tags https://github.com/Darky777/segment_display_de1soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158548743
git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162503132
git clone --depth 1 --no-tags https://github.com/Mithilamar/ASIC_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162612415
git clone --depth 1 --no-tags https://github.com/grantneuman/Department_Store_Checkout_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163442560
git clone --depth 1 --no-tags https://github.com/songkaichun/ece337pub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163629691
git clone --depth 1 --no-tags https://github.com/architbajpai/synch-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163718973
git clone --depth 1 --no-tags https://github.com/gitlingaraju/experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156212140
git clone --depth 1 --no-tags https://github.com/alimar05/Digital_Design_Harris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156549606
git clone --depth 1 --no-tags https://github.com/teann/segway.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161837542
git clone --depth 1 --no-tags https://github.com/vatsal184/RISCV-SoftCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161680782
git clone --depth 1 --no-tags https://github.com/jssfilho/Starting-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146818278
git clone --depth 1 --no-tags https://github.com/santiabbate/unrn-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152266930
git clone --depth 1 --no-tags https://github.com/leajalil/cache_L1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151956261
git clone --depth 1 --no-tags https://github.com/ezraboley/ece551-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159195961
git clone --depth 1 --no-tags https://github.com/ValdemarTD/ECE-271-Fall-2018-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159585680
git clone --depth 1 --no-tags https://github.com/JoeBlanchard/silver-treesitter-test-language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165311845
git clone --depth 1 --no-tags https://github.com/RadhikaF/ELEC4700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175542600
git clone --depth 1 --no-tags https://github.com/tsleolima/System-Very-Log.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183790079
git clone --depth 1 --no-tags https://github.com/glkclass/dut_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184580736
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-run.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170686928
git clone --depth 1 --no-tags https://github.com/Hrfisher-97/EE-CSE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155244979
git clone --depth 1 --no-tags https://github.com/GeorgeOnwubuya/Reaction_Timer_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156907144
git clone --depth 1 --no-tags https://github.com/debruynmonge/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168758387
git clone --depth 1 --no-tags https://github.com/blanketboyjo/ECU_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168080506
git clone --depth 1 --no-tags https://github.com/tec-tdg/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177881128
git clone --depth 1 --no-tags https://github.com/abhaysp2/ECE385-SystemVerilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172812392
git clone --depth 1 --no-tags https://github.com/draconian-design/cc-agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185064673
git clone --depth 1 --no-tags https://github.com/NicolasCanales/Nexys-4ddr_Example-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186725882
git clone --depth 1 --no-tags https://github.com/chetanmelagiri/fifo_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185556497
git clone --depth 1 --no-tags https://github.com/unitristen/Capstone-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164742537
git clone --depth 1 --no-tags https://github.com/kayhand/sdb_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166301880
git clone --depth 1 --no-tags https://github.com/venn29/Computer_Architecture_Ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178977957
git clone --depth 1 --no-tags https://github.com/abdo1819/fpu_multipyler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179865610
git clone --depth 1 --no-tags https://github.com/aleksams/TFE4171.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180143703
git clone --depth 1 --no-tags https://github.com/adityamathur20/clic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180551545
git clone --depth 1 --no-tags https://github.com/mauriciomc/GIT_FIR_N.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181843859
git clone --depth 1 --no-tags https://github.com/HarrisonMc555/ecen620-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182294515
git clone --depth 1 --no-tags https://github.com/xyzxinyizhang/Wireless-Wearable-Device-design-on-falling-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147419679
git clone --depth 1 --no-tags https://github.com/matthpn2/ARM-Datapath-and-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149208415
git clone --depth 1 --no-tags https://github.com/SplenDidShot/FPGA_SoC_Game_Deisgn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149053619
git clone --depth 1 --no-tags https://github.com/jpakula0296/MiniProject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149664408
git clone --depth 1 --no-tags https://github.com/jasonpdk/Verilog-Basys3-Maze-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154676023
git clone --depth 1 --no-tags https://github.com/zpk66666/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162145739
git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162374370
