Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 20 12:14:13 2025
| Host         : DESKTOP-1HN8B7K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SUPER_TOP_control_sets_placed.rpt
| Design       : SUPER_TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           43 |
| No           | No                    | Yes                    |              64 |           18 |
| No           | Yes                   | No                     |              34 |           12 |
| Yes          | No                    | No                     |              39 |           15 |
| Yes          | No                    | Yes                    |             179 |           54 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                         Enable Signal                         |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|                  |                                                               | Maquina_estados/E[0]                            |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG   |                                                               | Maquina_estados/Q[0]                            |                2 |              2 |         1.00 |
|  relojes_BUFG[1] |                                                               | Impresion_texto/inst_mux_txt/i[3]_i_1_n_0       |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG   | Maquina_estados/FSM_onehot_cur_state[7]_i_1_n_0               | Maquina_estados/FSM_onehot_cur_state[7]_i_3_n_0 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG   | Maquina_estados/FSM_onehot_cur_state_reg[3]_inv_6[0]          | Maquina_estados/Q[0]                            |                9 |             16 |         1.78 |
|  relojes_BUFG[1] |                                                               | Impresion_texto/inst_mux_txt/i[31]_i_1_n_0      |                8 |             28 |         3.50 |
|  CLK_IBUF_BUFG   |                                                               | gen_clk/timer_gen[0].tx/count[0]_i_2__0_n_0     |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   |                                                               | gen_clk/timer_gen[1].tx/count[0]_i_2_n_0        |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   | Maquina_estados/valor                                         | Maquina_estados/Q[0]                            |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   | SEL_DIF/valor                                                 | Maquina_estados/Q[0]                            |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   | Tratamiento_Botones/for_generate[4].inst_sync_edge/edge/valor | Maquina_estados/Q[0]                            |                8 |             31 |         3.88 |
|  relojes_BUFG[1] | Maquina_estados/E[0]                                          |                                                 |               15 |             39 |         2.60 |
|  CLK_IBUF_BUFG   | Maquina_estados/ENABLE                                        | Maquina_estados/Q[0]                            |               19 |             62 |         3.26 |
|  CLK_IBUF_BUFG   |                                                               |                                                 |               43 |            107 |         2.49 |
+------------------+---------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


