// Seed: 2728476948
module module_0;
  assign id_1 = id_1 / 1;
endmodule
module module_1 ();
  wire id_1;
  tri id_2, id_3;
  module_0();
  if (1 & id_3) wire id_4, id_5;
  else begin : id_6
    `define pp_7 (  pp_8  ,  pp_9  )  0
  end
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input wand id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7
);
  always id_5 = id_7;
  module_0();
endmodule
