Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:438]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:89]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:252]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:253]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:161]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:170]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:172]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:179]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:180]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:181]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:188]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:190]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:339]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
