
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2021 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xiomodule.h"



/*
* The configuration table for devices
*/

XIOModule_Config XIOModule_ConfigTable[] =
{
	{
		XPAR_IOMODULE_0_DEVICE_ID,
		XPAR_IOMODULE_0_BASEADDR,
		XPAR_IOMODULE_0_IO_BASEADDR,
		XPAR_IOMODULE_0_INTC_HAS_FAST,
		XPAR_IOMODULE_0_INTC_BASE_VECTORS,
		XPAR_IOMODULE_0_INTC_ADDR_WIDTH ,
		((XPAR_IOMODULE_0_INTC_LEVEL_EDGE << 16) | 0x7FF),
		XIN_SVC_SGL_ISR_OPTION,
		XPAR_IOMODULE_0_FREQ,
		XPAR_IOMODULE_0_UART_BAUDRATE,
		{
			XPAR_IOMODULE_0_USE_PIT1,
			XPAR_IOMODULE_0_USE_PIT2,
			XPAR_IOMODULE_0_USE_PIT3,
			XPAR_IOMODULE_0_USE_PIT4,
		},
		{
			XPAR_IOMODULE_0_PIT1_SIZE,
			XPAR_IOMODULE_0_PIT2_SIZE,
			XPAR_IOMODULE_0_PIT3_SIZE,
			XPAR_IOMODULE_0_PIT4_SIZE,
		},
		{
			XPAR_IOMODULE_0_PIT1_EXPIRED_MASK,
			XPAR_IOMODULE_0_PIT2_EXPIRED_MASK,
			XPAR_IOMODULE_0_PIT3_EXPIRED_MASK,
			XPAR_IOMODULE_0_PIT4_EXPIRED_MASK,
		},
		{
			XPAR_IOMODULE_0_PIT1_PRESCALER,
			XPAR_IOMODULE_0_PIT2_PRESCALER,
			XPAR_IOMODULE_0_PIT3_PRESCALER,
			XPAR_IOMODULE_0_PIT4_PRESCALER,
		},
		{
			XPAR_IOMODULE_0_PIT1_READABLE,
			XPAR_IOMODULE_0_PIT2_READABLE,
			XPAR_IOMODULE_0_PIT3_READABLE,
			XPAR_IOMODULE_0_PIT4_READABLE,
		},
		{
			XPAR_IOMODULE_0_GPO1_INIT,
			XPAR_IOMODULE_0_GPO2_INIT,
			XPAR_IOMODULE_0_GPO3_INIT,
			XPAR_IOMODULE_0_GPO4_INIT,
		},
		{
		}

	},
	{
		XPAR_IOMODULE_1_DEVICE_ID,
		XPAR_IOMODULE_1_BASEADDR,
		XPAR_IOMODULE_1_IO_BASEADDR,
		XPAR_IOMODULE_1_INTC_HAS_FAST,
		XPAR_IOMODULE_1_INTC_BASE_VECTORS,
		XPAR_IOMODULE_1_INTC_ADDR_WIDTH ,
		((XPAR_IOMODULE_1_INTC_LEVEL_EDGE << 16) | 0x7FF),
		XIN_SVC_SGL_ISR_OPTION,
		XPAR_IOMODULE_1_FREQ,
		XPAR_IOMODULE_1_UART_BAUDRATE,
		{
			XPAR_IOMODULE_1_USE_PIT1,
			XPAR_IOMODULE_1_USE_PIT2,
			XPAR_IOMODULE_1_USE_PIT3,
			XPAR_IOMODULE_1_USE_PIT4,
		},
		{
			XPAR_IOMODULE_1_PIT1_SIZE,
			XPAR_IOMODULE_1_PIT2_SIZE,
			XPAR_IOMODULE_1_PIT3_SIZE,
			XPAR_IOMODULE_1_PIT4_SIZE,
		},
		{
			XPAR_IOMODULE_1_PIT1_EXPIRED_MASK,
			XPAR_IOMODULE_1_PIT2_EXPIRED_MASK,
			XPAR_IOMODULE_1_PIT3_EXPIRED_MASK,
			XPAR_IOMODULE_1_PIT4_EXPIRED_MASK,
		},
		{
			XPAR_IOMODULE_1_PIT1_PRESCALER,
			XPAR_IOMODULE_1_PIT2_PRESCALER,
			XPAR_IOMODULE_1_PIT3_PRESCALER,
			XPAR_IOMODULE_1_PIT4_PRESCALER,
		},
		{
			XPAR_IOMODULE_1_PIT1_READABLE,
			XPAR_IOMODULE_1_PIT2_READABLE,
			XPAR_IOMODULE_1_PIT3_READABLE,
			XPAR_IOMODULE_1_PIT4_READABLE,
		},
		{
			XPAR_IOMODULE_1_GPO1_INIT,
			XPAR_IOMODULE_1_GPO2_INIT,
			XPAR_IOMODULE_1_GPO3_INIT,
			XPAR_IOMODULE_1_GPO4_INIT,
		},
		{
		}

	},
	{
		XPAR_IOMODULE_2_DEVICE_ID,
		XPAR_IOMODULE_2_BASEADDR,
		XPAR_IOMODULE_2_IO_BASEADDR,
		XPAR_IOMODULE_2_INTC_HAS_FAST,
		XPAR_IOMODULE_2_INTC_BASE_VECTORS,
		XPAR_IOMODULE_2_INTC_ADDR_WIDTH ,
		((XPAR_IOMODULE_2_INTC_LEVEL_EDGE << 16) | 0x7FF),
		XIN_SVC_SGL_ISR_OPTION,
		XPAR_IOMODULE_2_FREQ,
		XPAR_IOMODULE_2_UART_BAUDRATE,
		{
			XPAR_IOMODULE_2_USE_PIT1,
			XPAR_IOMODULE_2_USE_PIT2,
			XPAR_IOMODULE_2_USE_PIT3,
			XPAR_IOMODULE_2_USE_PIT4,
		},
		{
			XPAR_IOMODULE_2_PIT1_SIZE,
			XPAR_IOMODULE_2_PIT2_SIZE,
			XPAR_IOMODULE_2_PIT3_SIZE,
			XPAR_IOMODULE_2_PIT4_SIZE,
		},
		{
			XPAR_IOMODULE_2_PIT1_EXPIRED_MASK,
			XPAR_IOMODULE_2_PIT2_EXPIRED_MASK,
			XPAR_IOMODULE_2_PIT3_EXPIRED_MASK,
			XPAR_IOMODULE_2_PIT4_EXPIRED_MASK,
		},
		{
			XPAR_IOMODULE_2_PIT1_PRESCALER,
			XPAR_IOMODULE_2_PIT2_PRESCALER,
			XPAR_IOMODULE_2_PIT3_PRESCALER,
			XPAR_IOMODULE_2_PIT4_PRESCALER,
		},
		{
			XPAR_IOMODULE_2_PIT1_READABLE,
			XPAR_IOMODULE_2_PIT2_READABLE,
			XPAR_IOMODULE_2_PIT3_READABLE,
			XPAR_IOMODULE_2_PIT4_READABLE,
		},
		{
			XPAR_IOMODULE_2_GPO1_INIT,
			XPAR_IOMODULE_2_GPO2_INIT,
			XPAR_IOMODULE_2_GPO3_INIT,
			XPAR_IOMODULE_2_GPO4_INIT,
		},
		{
		}

	}
};

