Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/CPUsim_isim_beh.exe" -prj "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/CPUsim_beh.prj" "work.CPUsim" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/ipcore_dir/Memory_synth.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/ipcore_dir/Memory_2_synth.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/SignExt.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/ReadInstr.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/ipcore_dir/Memory_2.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/ipcore_dir/Memory.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/ControlUnit.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/binto7seg.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/ALU.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/../../New folder/counter2.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/../../New folder/clkdiv.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/../../New folder/bindecoder.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/../../../../../exp10/exp10/regfile.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/../../../../../exp10/exp10/counter.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/CPU.v" into library work
Analyzing Verilog file "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/CPUsim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/CPU.v" Line 60: Size mismatch in connection of port <en>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_2_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_2_softecc_output_...
Compiling module BLK_MEM_GEN_V7_2_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_2(C_FAMILY="spart...
Compiling module Memory
Compiling module clkdiv
Compiling module ALU
Compiling module ControlUnit
Compiling module ReadInstr
Compiling module counter
Compiling module regfile
Compiling module SignExt
Compiling module counter2
Compiling module bindecoder
Compiling module binto7seg
Compiling module BLK_MEM_GEN_V7_2_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_2(C_FAMILY="spart...
Compiling module Memory_2
Compiling module CPU
Compiling module CPUsim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/sebayoussef.AUC/Desktop/Project2-CPU/Project2-CPU/CPUsim_isim_beh.exe
Fuse Memory Usage: 34088 KB
Fuse CPU Usage: 577 ms
