$date
	Thu Aug 07 02:51:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module eta6_tb $end
$var wire 6 ! SUM [5:0] $end
$var wire 1 " COUT $end
$var reg 6 # A [5:0] $end
$var reg 6 $ B [5:0] $end
$scope module uut $end
$var wire 6 % A [5:0] $end
$var wire 6 & B [5:0] $end
$var wire 1 " COUT $end
$var wire 1 ' sum_0 $end
$var wire 1 ( sum_1 $end
$var wire 1 ) sum_2 $end
$var wire 1 * sum_5 $end
$var wire 1 + sum_4 $end
$var wire 1 , sum_3 $end
$var wire 1 - carry_5 $end
$var wire 1 . carry_4 $end
$var wire 1 / carry_3 $end
$var wire 6 0 SUM [5:0] $end
$scope module F1 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 cin $end
$var wire 1 / cout $end
$var wire 1 , sum $end
$upscope $end
$scope module F2 $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 / cin $end
$var wire 1 . cout $end
$var wire 1 + sum $end
$upscope $end
$scope module F3 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 . cin $end
$var wire 1 - cout $end
$var wire 1 * sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
01
b0 0
0/
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#20
1*
1.
1"
1-
1,
b101010 !
b101010 0
1(
15
17
11
14
16
b110110 $
b110110 &
b111000 #
b111000 %
#30
0"
0-
0.
1+
1*
b111011 !
b111011 0
1'
12
05
01
06
b101101 $
b101101 &
b10110 #
b10110 %
#40
1.
1/
1"
1-
1+
0,
1*
0(
b110000 !
b110000 0
0'
15
11
16
b111111 $
b111111 &
b111111 #
b111111 %
#50
