# Written by BOOKSHELF2DEF on Mon Jul 25 11:16:18 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN KSA2_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1560.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1300.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1560000 1300000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 1560 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 1560 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 1560 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 1560 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 1560 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 1560 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 1560 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 1560 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 130 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 130 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 156 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 156 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 187 STEP 10 ;
GCELLGRID X 1 DO 226 STEP 10 ;

COMPONENTS 71 ;
- a0_Pad PAD + FIXED ( 90000 1180000 ) N 
 ;
- a1_Pad PAD + FIXED ( 370000 1180000 ) N 
 ;
- b0_Pad PAD + FIXED ( 640000 1180000 ) N 
 ;
- b1_Pad PAD + FIXED ( 920000 1180000 ) N 
 ;
- cin_Pad PAD + FIXED ( 1460000 650000 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 0 0 ) N 
 ;
- cout_Pad PAD + FIXED ( 280000 0 ) N 
 ;
- sum0_Pad PAD + FIXED ( 550000 0 ) N 
 ;
- sum1_Pad PAD + FIXED ( 830000 0 ) N 
 ;
- XOR2T_10_n10 LSmitll_XORT + PLACED ( 1115000 365000 ) N 
 ;
- XOR2T_11_n11 LSmitll_XORT + PLACED ( 485000 815000 ) N 
 ;
- XOR2T_15_sum1 LSmitll_XORT + PLACED ( 955000 365000 ) N 
 ;
- XOR2T_9_n9 LSmitll_XORT + PLACED ( 915000 815000 ) N 
 ;
- AND2T_12_n12 LSmitll_AND2T + PLACED ( 765000 525000 ) N 
 ;
- AND2T_13_n13 LSmitll_AND2T + PLACED ( 755000 815000 ) N 
 ;
- AND2T_16_n16 LSmitll_AND2T + PLACED ( 215000 525000 ) N 
 ;
- AND2T_17_n17 LSmitll_AND2T + PLACED ( 875000 675000 ) N 
 ;
- AND2T_18_n18 LSmitll_AND2T + PLACED ( 215000 815000 ) N 
 ;
- DFFT_21__FPB_n48 LSmitll_DFFT + PLACED ( 925000 525000 ) N 
 ;
- DFFT_22__FPB_n49 LSmitll_DFFT + PLACED ( 1065000 525000 ) N 
 ;
- DFFT_23__FPB_n50 LSmitll_DFFT + PLACED ( 625000 525000 ) N 
 ;
- DFFT_24__FPB_n51 LSmitll_DFFT + PLACED ( 375000 525000 ) N 
 ;
- DFFT_25__FPB_n52 LSmitll_DFFT + PLACED ( 655000 365000 ) N 
 ;
- DFFT_26__FPB_n53 LSmitll_DFFT + PLACED ( 515000 675000 ) N 
 ;
- DFFT_27__FPB_n54 LSmitll_DFFT + PLACED ( 215000 675000 ) N 
 ;
- OR2T_14_n14 LSmitll_OR2T + PLACED ( 795000 365000 ) N 
 ;
- OR2T_19_n19 LSmitll_OR2T + PLACED ( 355000 675000 ) N 
 ;
- DFFT_28__FPB_n55 LSmitll_DFFT + PLACED ( 515000 365000 ) N 
 ;
- DFFT_29_sum0 LSmitll_DFFT + PLACED ( 215000 365000 ) N 
 ;
- OR2T_20_cout LSmitll_OR2T + PLACED ( 355000 365000 ) N 
 ;
- Split_30_n57 LSmitll_SPLITT + PLACED ( 1185000 815000 ) N 
 ;
- Split_31_n58 LSmitll_SPLITT + PLACED ( 375000 815000 ) N 
 ;
- Split_32_n59 LSmitll_SPLITT + PLACED ( 1075000 815000 ) N 
 ;
- Split_33_n60 LSmitll_SPLITT + PLACED ( 645000 815000 ) N 
 ;
- Split_34_n61 LSmitll_SPLITT + PLACED ( 1035000 675000 ) N 
 ;
- Split_35_n62 LSmitll_SPLITT + PLACED ( 1205000 525000 ) N 
 ;
- Split_36_n63 LSmitll_SPLITT + PLACED ( 655000 675000 ) N 
 ;
- Split_37_n64 LSmitll_SPLITT + PLACED ( 765000 675000 ) N 
 ;
- Split_38_n65 LSmitll_SPLITT + PLACED ( 515000 525000 ) N 
 ;
- Split_39_n66 LSmitll_SPLITT + PLACED ( 1145000 675000 ) N 
 ;
- SplitCLK_4_22 LSmitll_SPLITT + PLACED ( 945000 745000 ) N 
 ;
- SplitCLK_4_23 LSmitll_SPLITT + PLACED ( 1005000 745000 ) N 
 ;
- SplitCLK_4_24 LSmitll_SPLITT + PLACED ( 765000 745000 ) N 
 ;
- SplitCLK_2_25 LSmitll_SPLITT + PLACED ( 825000 745000 ) FN 
 ;
- SplitCLK_6_26 LSmitll_SPLITT + PLACED ( 885000 745000 ) FS 
 ;
- SplitCLK_4_27 LSmitll_SPLITT + PLACED ( 1035000 445000 ) N 
 ;
- SplitCLK_4_28 LSmitll_SPLITT + PLACED ( 955000 445000 ) N 
 ;
- SplitCLK_2_29 LSmitll_SPLITT + PLACED ( 735000 605000 ) FN 
 ;
- SplitCLK_4_30 LSmitll_SPLITT + PLACED ( 925000 605000 ) N 
 ;
- SplitCLK_0_31 LSmitll_SPLITT + PLACED ( 865000 605000 ) S 
 ;
- SplitCLK_4_32 LSmitll_SPLITT + PLACED ( 535000 745000 ) N 
 ;
- SplitCLK_4_33 LSmitll_SPLITT + PLACED ( 475000 745000 ) N 
 ;
- SplitCLK_6_34 LSmitll_SPLITT + PLACED ( 215000 745000 ) FS 
 ;
- SplitCLK_6_35 LSmitll_SPLITT + PLACED ( 355000 745000 ) FS 
 ;
- SplitCLK_4_36 LSmitll_SPLITT + PLACED ( 485000 445000 ) N 
 ;
- SplitCLK_2_37 LSmitll_SPLITT + PLACED ( 545000 445000 ) FN 
 ;
- SplitCLK_6_38 LSmitll_SPLITT + PLACED ( 215000 445000 ) FS 
 ;
- SplitCLK_4_39 LSmitll_SPLITT + PLACED ( 425000 445000 ) N 
 ;
- SplitCLK_2_40 LSmitll_SPLITT + PLACED ( 365000 605000 ) FN 
 ;
- SplitCLK_4_41 LSmitll_SPLITT + PLACED ( 795000 605000 ) N 
 ;
- SplitCLK_2_42 LSmitll_SPLITT + PLACED ( 225000 605000 ) FN 
 ;
- SplitCLK_2_43 LSmitll_SPLITT + PLACED ( 225000 915000 ) FN 
 ;
- SplitCLK_4_44 LSmitll_SPLITT + PLACED ( 985000 605000 ) N 
 ;
- SplitCLK_2_45 LSmitll_SPLITT + PLACED ( 675000 605000 ) FN 
 ;
- SplitCLK_4_46 LSmitll_SPLITT + PLACED ( 655000 445000 ) N 
 ;
- SplitCLK_4_47 LSmitll_SPLITT + PLACED ( 275000 745000 ) N 
 ;
- SplitCLK_2_48 LSmitll_SPLITT + PLACED ( 805000 445000 ) FN 
 ;
- SplitCLK_2_49 LSmitll_SPLITT + PLACED ( 415000 745000 ) FN 
 ;
- SplitCLK_4_50 LSmitll_SPLITT + PLACED ( 275000 445000 ) N 
 ;
- SplitCLK_2_51 LSmitll_SPLITT + PLACED ( 365000 445000 ) FN 
 ;
- SplitCLK_0_52 LSmitll_SPLITT + PLACED ( 615000 605000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 98 ;
- net0
  ( a0_Pad a ) ( Split_30_n57 a )
+ ROUTED M1 ( 150000 1250000 ) ( 290000 * ) VIA12 
  NEW M2 ( 290000 1250000 ) ( * 910000 ) VIA12 
  NEW M1 ( 290000 910000 ) ( 1200000 * ) VIA12 
  NEW M2 ( 1200000 910000 ) ( * 870000 ) ;
- net1
  ( a1_Pad a ) ( Split_31_n58 a )
+ ROUTED M2 ( 390000 870000 ) ( * 960000 ) ( 370000 * ) ( * 1170000 ) ( 360000 * ) ( * 1250000 ) ( 410000 * ) ;
- net2
  ( b0_Pad a ) ( Split_32_n59 a )
+ ROUTED M2 ( 1090000 870000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 1090000 1150000 ) ( 860000 * ) VIA12 
  NEW M2 ( 860000 1150000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 860000 1250000 ) ( 700000 * ) ;
- net3
  ( b1_Pad a ) ( Split_33_n60 a )
+ ROUTED M1 ( 960000 1250000 ) ( 890000 * ) VIA12 
  NEW M2 ( 890000 1250000 ) ( * 830000 ) VIA12 
  NEW M1 ( 890000 830000 ) ( 680000 * ) ( * 840000 ) ( 660000 * ) VIA12 
  NEW M2 ( 660000 840000 ) ( * 870000 ) ;
- net4
  ( XOR2T_9_n9 q ) ( Split_35_n62 a )
+ ROUTED M2 ( 1000000 830000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1000000 790000 ) ( 1220000 * ) VIA12 
  NEW M2 ( 1220000 790000 ) ( * 580000 ) ;
- net5
  ( XOR2T_10_n10 q ) ( DFFT_28__FPB_n55 a )
+ ROUTED M2 ( 530000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 530000 390000 ) ( 1200000 * ) VIA12 
  NEW M2 ( 1200000 390000 ) ( * 380000 ) ;
- net6
  ( XOR2T_11_n11 q ) ( Split_36_n63 a )
+ ROUTED M2 ( 570000 830000 ) ( * 820000 ) VIA12 
  NEW M1 ( 570000 820000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 820000 ) ( * 730000 ) ;
- net7
  ( AND2T_12_n12 q ) ( Split_38_n65 a )
+ ROUTED M2 ( 530000 580000 ) ( * 570000 ) VIA12 
  NEW M1 ( 530000 570000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 570000 ) ( * 540000 ) ;
- net8
  ( AND2T_13_n13 q ) ( Split_39_n66 a )
+ ROUTED M2 ( 1160000 730000 ) ( * 850000 ) VIA12 
  NEW M1 ( 1160000 850000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 850000 ) ( * 830000 ) ;
- net9
  ( OR2T_14_n14 q ) ( XOR2T_15_sum1 a )
+ ROUTED M2 ( 970000 420000 ) ( * 400000 ) VIA12 
  NEW M1 ( 970000 400000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 400000 ) ( * 380000 ) ;
- net10
  ( AND2T_16_n16 q ) ( OR2T_20_cout b )
+ ROUTED M2 ( 300000 540000 ) ( * 420000 ) VIA12 
  NEW M1 ( 300000 420000 ) ( 370000 * ) VIA12 ;
- net11
  ( AND2T_17_n17 q ) ( OR2T_19_n19 a )
+ ROUTED M2 ( 960000 690000 ) ( * 630000 ) ( 970000 * ) ( * 520000 ) VIA12 
  NEW M1 ( 970000 520000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 520000 ) ( * 580000 ) VIA12 
  NEW M1 ( 510000 580000 ) ( 390000 * ) ( * 590000 ) VIA12 
  NEW M2 ( 390000 590000 ) ( * 690000 ) ( 370000 * ) ;
- net12
  ( AND2T_18_n18 q ) ( DFFT_27__FPB_n54 a )
+ ROUTED M2 ( 230000 690000 ) VIA12 
  NEW M1 ( 230000 690000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 690000 ) ( * 830000 ) ;
- net13
  ( OR2T_19_n19 q ) ( OR2T_20_cout a )
+ ROUTED M2 ( 440000 690000 ) VIA12 
  NEW M1 ( 440000 690000 ) ( 360000 * ) VIA12 
  NEW M2 ( 360000 690000 ) ( * 380000 ) ( 370000 * ) ;
- net14
  ( AND2T_18_n18 a ) ( Split_33_n60 q0 )
+ ROUTED M2 ( 230000 830000 ) ( * 860000 ) ( 220000 * ) ( * 880000 ) VIA12 
  NEW M1 ( 220000 880000 ) ( 650000 * ) VIA12 
  NEW M2 ( 650000 880000 ) ( * 830000 ) ( 660000 * ) ;
- net15
  ( DFFT_22__FPB_n49 a ) ( Split_34_n61 q0 )
+ ROUTED M2 ( 1050000 690000 ) ( * 540000 ) ( 1080000 * ) ;
- net16
  ( AND2T_12_n12 a ) ( Split_35_n62 q0 )
+ ROUTED M2 ( 1220000 540000 ) ( * 530000 ) VIA12 
  NEW M1 ( 1220000 530000 ) ( 780000 * ) VIA12 
  NEW M2 ( 780000 530000 ) ( * 540000 ) ;
- net17
  ( Split_36_n63 q0 ) ( Split_37_n64 a )
+ ROUTED M2 ( 780000 730000 ) ( * 710000 ) VIA12 
  NEW M1 ( 780000 710000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 710000 ) ( * 690000 ) ;
- net18
  ( DFFT_24__FPB_n51 a ) ( Split_37_n64 q0 )
+ ROUTED M2 ( 780000 690000 ) ( * 630000 ) VIA12 
  NEW M1 ( 780000 630000 ) ( 370000 * ) VIA12 
  NEW M2 ( 370000 630000 ) ( * 540000 ) ( 390000 * ) ;
- net19
  ( AND2T_16_n16 a ) ( Split_38_n65 q0 )
+ ROUTED M2 ( 530000 540000 ) VIA12 
  NEW M1 ( 530000 540000 ) ( 230000 * ) VIA12 ;
- net20
  ( AND2T_13_n13 b ) ( Split_30_n57 q0 )
+ ROUTED M2 ( 840000 870000 ) ( * 880000 ) VIA12 
  NEW M1 ( 840000 880000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 880000 ) ( * 830000 ) ( 1200000 * ) ;
- net21
  ( DFFT_23__FPB_n50 a ) ( Split_39_n66 q0 )
+ ROUTED M2 ( 1160000 690000 ) ( * 550000 ) VIA12 
  NEW M1 ( 1160000 550000 ) ( 640000 * ) VIA12 
  NEW M2 ( 640000 550000 ) ( * 540000 ) ;
- net22
  ( AND2T_18_n18 b ) ( Split_31_n58 q0 )
+ ROUTED M2 ( 300000 870000 ) ( * 860000 ) VIA12 
  NEW M1 ( 300000 860000 ) ( 220000 * ) ( * 840000 ) ( 390000 * ) ( * 830000 ) VIA12 ;
- net23
  ( AND2T_13_n13 a ) ( Split_32_n59 q0 )
+ ROUTED M2 ( 1090000 830000 ) ( * 740000 ) VIA12 
  NEW M1 ( 1090000 740000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 740000 ) ( * 830000 ) ;
- net24
  ( cin_Pad a ) ( Split_34_n61 a )
+ ROUTED M1 ( 1500000 730000 ) ( 1050000 * ) VIA12 ;
- net25
  ( cout_Pad a ) ( OR2T_20_cout q )
+ ROUTED M1 ( 340000 80000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 80000 ) ( * 380000 ) ( 440000 * ) ;
- net26
  ( sum0_Pad a ) ( DFFT_29_sum0 q )
+ ROUTED M1 ( 590000 80000 ) ( 440000 * ) VIA12 
  NEW M2 ( 440000 80000 ) ( * 140000 ) VIA12 
  NEW M1 ( 440000 140000 ) ( 270000 * ) VIA12 
  NEW M2 ( 270000 140000 ) ( * 380000 ) ( 280000 * ) ;
- net27
  ( sum1_Pad a ) ( XOR2T_15_sum1 q )
+ ROUTED M1 ( 890000 80000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 80000 ) ( * 380000 ) ;
- net28
  ( XOR2T_11_n11 a ) ( Split_33_n60 q1 )
+ ROUTED M2 ( 500000 870000 ) ( * 860000 ) VIA12 
  NEW M1 ( 500000 860000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 860000 ) ( * 830000 ) ( 680000 * ) ;
- net29
  ( DFFT_21__FPB_n48 a ) ( Split_34_n61 q1 )
+ ROUTED M2 ( 1070000 690000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1070000 560000 ) ( 950000 * ) VIA12 
  NEW M2 ( 950000 560000 ) ( * 540000 ) ( 940000 * ) ;
- net30
  ( XOR2T_10_n10 a ) ( Split_35_n62 q1 )
+ ROUTED M2 ( 1240000 540000 ) ( * 450000 ) VIA12 
  NEW M1 ( 1240000 450000 ) ( 1140000 * ) VIA12 
  NEW M2 ( 1140000 450000 ) ( * 420000 ) ( 1130000 * ) ;
- net31
  ( DFFT_26__FPB_n53 a ) ( Split_36_n63 q1 )
+ ROUTED M2 ( 690000 690000 ) VIA12 
  NEW M1 ( 690000 690000 ) ( 530000 * ) VIA12 ;
- net32
  ( AND2T_17_n17 b ) ( Split_37_n64 q1 )
+ ROUTED M2 ( 960000 730000 ) ( * 710000 ) VIA12 
  NEW M1 ( 960000 710000 ) ( 800000 * ) ( * 690000 ) VIA12 ;
- net33
  ( OR2T_14_n14 a ) ( Split_38_n65 q1 )
+ ROUTED M2 ( 550000 540000 ) ( * 530000 ) VIA12 
  NEW M1 ( 550000 530000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 530000 ) ( * 420000 ) VIA12 
  NEW M1 ( 680000 420000 ) ( 800000 * ) VIA12 
  NEW M2 ( 800000 420000 ) ( * 380000 ) ( 810000 * ) ;
- net34
  ( XOR2T_9_n9 b ) ( Split_30_n57 q1 )
+ ROUTED M2 ( 1220000 830000 ) VIA12 
  NEW M1 ( 1220000 830000 ) ( 930000 * ) VIA12 ;
- net35
  ( AND2T_17_n17 a ) ( Split_39_n66 q1 )
+ ROUTED M2 ( 1180000 690000 ) VIA12 
  NEW M1 ( 1180000 690000 ) ( 890000 * ) VIA12 ;
- net36
  ( XOR2T_11_n11 b ) ( Split_31_n58 q1 )
+ ROUTED M2 ( 500000 830000 ) VIA12 
  NEW M1 ( 500000 830000 ) ( 410000 * ) VIA12 ;
- net37
  ( XOR2T_9_n9 a ) ( Split_32_n59 q1 )
+ ROUTED M2 ( 930000 870000 ) ( * 860000 ) VIA12 
  NEW M1 ( 930000 860000 ) ( 1110000 * ) VIA12 
  NEW M2 ( 1110000 860000 ) ( * 830000 ) ;
- net38
  ( OR2T_14_n14 b ) ( DFFT_23__FPB_n50 q )
+ ROUTED M2 ( 690000 540000 ) VIA12 
  NEW M1 ( 690000 540000 ) ( 810000 * ) VIA12 
  NEW M2 ( 810000 540000 ) ( * 420000 ) ;
- net39
  ( DFFT_24__FPB_n51 q ) ( DFFT_25__FPB_n52 a )
+ ROUTED M2 ( 440000 540000 ) ( * 510000 ) ( 430000 * ) ( * 400000 ) VIA12 
  NEW M1 ( 430000 400000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 400000 ) ( * 380000 ) ;
- net40
  ( XOR2T_15_sum1 b ) ( DFFT_25__FPB_n52 q )
+ ROUTED M2 ( 970000 380000 ) VIA12 
  NEW M1 ( 970000 380000 ) ( 720000 * ) VIA12 ;
- net41
  ( AND2T_16_n16 b ) ( DFFT_26__FPB_n53 q )
+ ROUTED M2 ( 580000 690000 ) ( * 680000 ) VIA12 
  NEW M1 ( 580000 680000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 680000 ) ( * 580000 ) ;
- net42
  ( OR2T_19_n19 b ) ( DFFT_27__FPB_n54 q )
+ ROUTED M2 ( 280000 690000 ) ( * 710000 ) VIA12 
  NEW M1 ( 280000 710000 ) ( 370000 * ) ( * 730000 ) VIA12 ;
- net43
  ( DFFT_28__FPB_n55 q ) ( DFFT_29_sum0 a )
+ ROUTED M2 ( 580000 380000 ) VIA12 
  NEW M1 ( 580000 380000 ) ( 230000 * ) VIA12 ;
- net44
  ( XOR2T_10_n10 b ) ( DFFT_21__FPB_n48 q )
+ ROUTED M2 ( 990000 540000 ) ( * 510000 ) VIA12 
  NEW M1 ( 990000 510000 ) ( 910000 * ) VIA12 
  NEW M2 ( 910000 510000 ) ( * 300000 ) VIA12 
  NEW M1 ( 910000 300000 ) ( 1120000 * ) VIA12 
  NEW M2 ( 1120000 300000 ) ( * 380000 ) ( 1130000 * ) ;
- net45
  ( AND2T_12_n12 b ) ( DFFT_22__FPB_n49 q )
+ ROUTED M2 ( 850000 580000 ) ( * 590000 ) VIA12 
  NEW M1 ( 850000 590000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 590000 ) ( * 670000 ) VIA12 
  NEW M1 ( 930000 670000 ) ( 1130000 * ) VIA12 
  NEW M2 ( 1130000 670000 ) ( * 540000 ) ;
- net46
  ( SplitCLK_0_52 q0 ) ( SplitCLK_0_31 a )
+ ROUTED M2 ( 650000 660000 ) ( * 650000 ) VIA12 
  NEW M1 ( 650000 650000 ) ( 790000 * ) ( * 640000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 640000 ) ( * 620000 ) ;
- net47
  ( SplitCLK_0_52 q1 ) ( SplitCLK_2_40 a )
+ ROUTED M2 ( 630000 660000 ) VIA12 
  NEW M1 ( 630000 660000 ) ( 400000 * ) VIA12 ;
- net48
  ( SplitCLK_2_51 q0 ) ( OR2T_20_cout clk )
+ ROUTED M2 ( 400000 460000 ) ( * 420000 ) VIA12 
  NEW M1 ( 400000 420000 ) ( 440000 * ) VIA12 ;
- net49
  ( SplitCLK_4_50 q0 ) ( DFFT_29_sum0 clk )
+ ROUTED M2 ( 230000 420000 ) ( * 430000 ) VIA12 
  NEW M1 ( 230000 430000 ) ( 280000 * ) VIA12 
  NEW M2 ( 280000 430000 ) ( * 460000 ) ( 290000 * ) ;
- net50
  ( SplitCLK_2_49 q0 ) ( OR2T_19_n19 clk )
+ ROUTED M2 ( 440000 730000 ) ( * 760000 ) ( 450000 * ) ;
- net51
  ( SplitCLK_2_48 q0 ) ( OR2T_14_n14 clk )
+ ROUTED M2 ( 840000 460000 ) ( * 420000 ) VIA12 
  NEW M1 ( 840000 420000 ) ( 880000 * ) VIA12 ;
- net52
  ( SplitCLK_4_47 q0 ) ( DFFT_27__FPB_n54 clk )
+ ROUTED M2 ( 230000 730000 ) ( * 740000 ) VIA12 
  NEW M1 ( 230000 740000 ) ( 290000 * ) ( * 760000 ) VIA12 ;
- net53
  ( SplitCLK_4_46 q0 ) ( DFFT_25__FPB_n52 clk )
+ ROUTED M2 ( 670000 460000 ) ( * 420000 ) ;
- net54
  ( SplitCLK_2_45 q0 ) ( DFFT_23__FPB_n50 clk )
+ ROUTED M2 ( 640000 580000 ) ( * 620000 ) VIA12 
  NEW M1 ( 640000 620000 ) ( 710000 * ) VIA12 ;
- net55
  ( SplitCLK_4_44 q0 ) ( DFFT_21__FPB_n48 clk )
+ ROUTED M2 ( 940000 580000 ) ( * 590000 ) VIA12 
  NEW M1 ( 940000 590000 ) ( 1000000 * ) VIA12 
  NEW M2 ( 1000000 590000 ) ( * 620000 ) ;
- net56
  ( SplitCLK_2_43 q0 ) ( AND2T_18_n18 clk )
+ ROUTED M2 ( 230000 870000 ) ( * 920000 ) ( 250000 * ) ( * 930000 ) ( 260000 * ) ;
- net57
  ( SplitCLK_2_42 q0 ) ( AND2T_16_n16 clk )
+ ROUTED M2 ( 230000 580000 ) ( * 610000 ) ( 250000 * ) ( * 620000 ) ( 260000 * ) ;
- net58
  ( SplitCLK_4_41 q0 ) ( AND2T_12_n12 clk )
+ ROUTED M2 ( 780000 580000 ) ( * 620000 ) ( 810000 * ) ;
- net59
  ( SplitCLK_2_40 q1 ) ( SplitCLK_6_35 a )
+ ROUTED M2 ( 370000 760000 ) ( * 750000 ) ( 380000 * ) ( * 700000 ) ( 400000 * ) ( * 670000 ) VIA12 
  NEW M1 ( 400000 670000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 670000 ) ( * 620000 ) ;
- net60
  ( SplitCLK_2_40 q0 ) ( SplitCLK_4_39 a )
+ ROUTED M2 ( 400000 620000 ) ( * 510000 ) VIA12 
  NEW M1 ( 400000 510000 ) ( 440000 * ) ( * 500000 ) VIA12 ;
- net61
  ( SplitCLK_4_39 q1 ) ( SplitCLK_2_37 a )
+ ROUTED M2 ( 580000 500000 ) ( * 590000 ) VIA12 
  NEW M1 ( 580000 590000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 590000 ) ( * 460000 ) ;
- net62
  ( SplitCLK_4_39 q0 ) ( SplitCLK_6_38 a )
+ ROUTED M2 ( 440000 460000 ) VIA12 
  NEW M1 ( 440000 460000 ) ( 230000 * ) VIA12 ;
- net63
  ( SplitCLK_6_38 q0 ) ( SplitCLK_2_42 a )
+ ROUTED M2 ( 230000 500000 ) ( * 530000 ) VIA12 
  NEW M1 ( 230000 530000 ) ( 340000 * ) VIA12 
  NEW M2 ( 340000 530000 ) ( * 660000 ) VIA12 
  NEW M1 ( 340000 660000 ) ( 260000 * ) VIA12 ;
- net64
  ( SplitCLK_6_38 q1 ) ( SplitCLK_4_50 a )
+ ROUTED M2 ( 290000 500000 ) VIA12 
  NEW M1 ( 290000 500000 ) ( 250000 * ) VIA12 ;
- net65
  ( SplitCLK_2_37 q0 ) ( SplitCLK_2_51 a )
+ ROUTED M2 ( 580000 460000 ) ( * 450000 ) VIA12 
  NEW M1 ( 580000 450000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 450000 ) ( * 500000 ) ( 400000 * ) ;
- net66
  ( SplitCLK_2_37 q1 ) ( SplitCLK_4_36 a )
+ ROUTED M2 ( 500000 500000 ) ( 510000 * ) ( * 490000 ) ( 550000 * ) ( * 460000 ) ( 560000 * ) ;
- net67
  ( SplitCLK_4_36 q0 ) ( DFFT_24__FPB_n51 clk )
+ ROUTED M2 ( 390000 580000 ) ( * 550000 ) VIA12 
  NEW M1 ( 390000 550000 ) ( 330000 * ) VIA12 
  NEW M2 ( 330000 550000 ) ( * 480000 ) VIA12 
  NEW M1 ( 330000 480000 ) ( 500000 * ) ( * 460000 ) VIA12 ;
- net68
  ( SplitCLK_4_36 q1 ) ( DFFT_28__FPB_n55 clk )
+ ROUTED M2 ( 520000 460000 ) ( * 420000 ) ( 530000 * ) ;
- net69
  ( SplitCLK_6_35 q0 ) ( SplitCLK_4_33 a )
+ ROUTED M2 ( 490000 800000 ) VIA12 
  NEW M1 ( 490000 800000 ) ( 370000 * ) VIA12 ;
- net70
  ( SplitCLK_6_35 q1 ) ( SplitCLK_6_34 a )
+ ROUTED M2 ( 390000 800000 ) ( * 780000 ) VIA12 
  NEW M1 ( 390000 780000 ) ( 230000 * ) ( * 760000 ) VIA12 ;
- net71
  ( SplitCLK_6_34 q0 ) ( SplitCLK_2_43 a )
+ ROUTED M2 ( 230000 800000 ) ( * 820000 ) VIA12 
  NEW M1 ( 230000 820000 ) ( 340000 * ) VIA12 
  NEW M2 ( 340000 820000 ) ( * 970000 ) VIA12 
  NEW M1 ( 340000 970000 ) ( 260000 * ) VIA12 ;
- net72
  ( SplitCLK_6_34 q1 ) ( SplitCLK_4_47 a )
+ ROUTED M2 ( 290000 800000 ) VIA12 
  NEW M1 ( 290000 800000 ) ( 250000 * ) VIA12 ;
- net73
  ( SplitCLK_4_33 q0 ) ( SplitCLK_2_49 a )
+ ROUTED M2 ( 450000 800000 ) ( * 780000 ) ( 480000 * ) ( * 760000 ) ( 490000 * ) ;
- net74
  ( SplitCLK_4_33 q1 ) ( SplitCLK_4_32 a )
+ ROUTED M2 ( 510000 760000 ) ( * 800000 ) VIA12 
  NEW M1 ( 510000 800000 ) ( 550000 * ) VIA12 ;
- net75
  ( SplitCLK_4_32 q0 ) ( XOR2T_11_n11 clk )
+ ROUTED M2 ( 550000 760000 ) ( * 790000 ) ( 560000 * ) ( * 870000 ) ( 570000 * ) ;
- net76
  ( SplitCLK_4_32 q1 ) ( DFFT_26__FPB_n53 clk )
+ ROUTED M2 ( 530000 730000 ) ( * 760000 ) VIA12 
  NEW M1 ( 530000 760000 ) ( 570000 * ) VIA12 ;
- net77
  ( SplitCLK_0_31 q0 ) ( SplitCLK_6_26 a )
+ ROUTED M2 ( 900000 660000 ) ( * 760000 ) ;
- net78
  ( SplitCLK_0_31 q1 ) ( SplitCLK_4_30 a )
+ ROUTED M2 ( 940000 660000 ) VIA12 
  NEW M1 ( 940000 660000 ) ( 880000 * ) VIA12 ;
- net79
  ( SplitCLK_4_30 q1 ) ( SplitCLK_4_28 a )
+ ROUTED M2 ( 960000 620000 ) ( * 500000 ) ( 970000 * ) ;
- net80
  ( SplitCLK_4_30 q0 ) ( SplitCLK_2_29 a )
+ ROUTED M2 ( 770000 660000 ) VIA12 
  NEW M1 ( 770000 660000 ) ( 800000 * ) ( * 650000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 650000 ) ( * 620000 ) ;
- net81
  ( SplitCLK_2_29 q1 ) ( SplitCLK_2_45 a )
+ ROUTED M2 ( 710000 660000 ) ( * 650000 ) ( 740000 * ) ( * 630000 ) ( 750000 * ) ( * 620000 ) ;
- net82
  ( SplitCLK_2_29 q0 ) ( SplitCLK_4_46 a )
+ ROUTED M2 ( 770000 620000 ) ( * 610000 ) ( 750000 * ) ( * 510000 ) VIA12 
  NEW M1 ( 750000 510000 ) ( 670000 * ) ( * 500000 ) VIA12 ;
- net83
  ( SplitCLK_4_28 q0 ) ( SplitCLK_2_48 a )
+ ROUTED M2 ( 840000 500000 ) ( * 490000 ) VIA12 
  NEW M1 ( 840000 490000 ) ( 760000 * ) ( * 470000 ) ( 970000 * ) ( * 460000 ) VIA12 ;
- net84
  ( SplitCLK_4_28 q1 ) ( SplitCLK_4_27 a )
+ ROUTED M2 ( 990000 460000 ) ( * 500000 ) VIA12 
  NEW M1 ( 990000 500000 ) ( 1050000 * ) VIA12 ;
- net85
  ( SplitCLK_4_27 q1 ) ( XOR2T_10_n10 clk )
+ ROUTED M2 ( 1070000 460000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1070000 420000 ) ( 1200000 * ) VIA12 ;
- net86
  ( SplitCLK_4_27 q0 ) ( XOR2T_15_sum1 clk )
+ ROUTED M2 ( 1040000 420000 ) ( * 460000 ) ( 1050000 * ) ;
- net87
  ( SplitCLK_6_26 q0 ) ( SplitCLK_4_23 a )
+ ROUTED M2 ( 900000 800000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 900000 1160000 ) ( 1020000 * ) VIA12 
  NEW M2 ( 1020000 1160000 ) ( * 800000 ) ;
- net88
  ( SplitCLK_6_26 q1 ) ( SplitCLK_2_25 a )
+ ROUTED M2 ( 920000 800000 ) VIA12 
  NEW M1 ( 920000 800000 ) ( 860000 * ) VIA12 ;
- net89
  ( SplitCLK_2_25 q0 ) ( SplitCLK_4_41 a )
+ ROUTED M2 ( 810000 660000 ) ( * 670000 ) ( 850000 * ) ( * 750000 ) ( 860000 * ) ( * 760000 ) ;
- net90
  ( SplitCLK_2_25 q1 ) ( SplitCLK_4_24 a )
+ ROUTED M2 ( 780000 800000 ) ( * 790000 ) VIA12 
  NEW M1 ( 780000 790000 ) ( 840000 * ) VIA12 
  NEW M2 ( 840000 790000 ) ( * 760000 ) ;
- net91
  ( SplitCLK_4_24 q0 ) ( AND2T_13_n13 clk )
+ ROUTED M2 ( 770000 870000 ) ( * 840000 ) VIA12 
  NEW M1 ( 770000 840000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 840000 ) ( * 760000 ) VIA12 
  NEW M1 ( 850000 760000 ) ( 780000 * ) VIA12 ;
- net92
  ( SplitCLK_4_24 q1 ) ( AND2T_17_n17 clk )
+ ROUTED M2 ( 800000 760000 ) ( * 730000 ) VIA12 
  NEW M1 ( 800000 730000 ) ( 890000 * ) VIA12 ;
- net93
  ( SplitCLK_4_23 q1 ) ( SplitCLK_4_44 a )
+ ROUTED M2 ( 1000000 660000 ) ( * 670000 ) ( 1030000 * ) ( * 760000 ) ( 1040000 * ) ;
- net94
  ( SplitCLK_4_23 q0 ) ( SplitCLK_4_22 a )
+ ROUTED M2 ( 960000 800000 ) ( * 890000 ) VIA12 
  NEW M1 ( 960000 890000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 890000 ) ( * 760000 ) VIA12 
  NEW M1 ( 880000 760000 ) ( 1020000 * ) VIA12 ;
- net95
  ( SplitCLK_4_22 q0 ) ( XOR2T_9_n9 clk )
+ ROUTED M2 ( 1000000 870000 ) ( * 840000 ) ( 990000 * ) ( * 830000 ) ( 980000 * ) ( * 780000 ) ( 970000 * ) ( * 760000 ) ( 960000 * ) ;
- net96
  ( SplitCLK_4_22 q1 ) ( DFFT_22__FPB_n49 clk )
+ ROUTED M2 ( 1080000 580000 ) ( * 750000 ) VIA12 
  NEW M1 ( 1080000 750000 ) ( 980000 * ) VIA12 
  NEW M2 ( 980000 750000 ) ( * 760000 ) ;
- net97
  ( GCLK_Pad a ) ( SplitCLK_0_52 a )
+ ROUTED M1 ( 60000 80000 ) ( 250000 * ) VIA12 
  NEW M2 ( 250000 80000 ) ( * 160000 ) VIA12 
  NEW M1 ( 250000 160000 ) ( 650000 * ) VIA12 
  NEW M2 ( 650000 160000 ) ( * 620000 ) ;
END NETS

END DESIGN
