#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 12 13:18:35 2023
# Process ID: 22552
# Current directory: C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (1#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_4' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/pipeline_14.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (2#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_4' (3#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_15' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/adder_15.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_15' (5#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16' (6#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_17' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_17' (7#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_18' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_18' (8#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/alu_5.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (9#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_6' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/control_6.v:7]
	Parameter START_game_fsm bound to: 6'b000000 
	Parameter RESET_P1WIN_game_fsm bound to: 6'b000001 
	Parameter RESET_P2WIN_game_fsm bound to: 6'b000010 
	Parameter RESET_P1SCORE_game_fsm bound to: 6'b000011 
	Parameter RESET_P2SCORE_game_fsm bound to: 6'b000100 
	Parameter SET_ROUND_game_fsm bound to: 6'b000101 
	Parameter CHECK_ROUND_game_fsm bound to: 6'b000110 
	Parameter NORMAL_MODE_game_fsm bound to: 6'b000111 
	Parameter TURBO_MODE_game_fsm bound to: 6'b001000 
	Parameter GEN_MIKE_game_fsm bound to: 6'b001001 
	Parameter GEN_DYNAMIKE_game_fsm bound to: 6'b001010 
	Parameter OUT_MIKE_game_fsm bound to: 6'b001011 
	Parameter OUT_DYNAMIKE_game_fsm bound to: 6'b001100 
	Parameter WAIT_PLAYERINPUT_game_fsm bound to: 6'b001101 
	Parameter CHECK_TIMER_game_fsm bound to: 6'b001110 
	Parameter INCREMENT_ROUND_game_fsm bound to: 6'b001111 
	Parameter CHECKWHACK_P1_game_fsm bound to: 6'b010000 
	Parameter NORMMIKE_WHACKED_P1_game_fsm bound to: 6'b010001 
	Parameter DYNAMIKE_WHACKED_P1_game_fsm bound to: 6'b010010 
	Parameter INCREASE_P1SCORE_game_fsm bound to: 6'b010011 
	Parameter DECREASE_P1SCORE_game_fsm bound to: 6'b010100 
	Parameter CHECK_P1SCORE_game_fsm bound to: 6'b010101 
	Parameter CHECK_ZEROP1SCORE_game_fsm bound to: 6'b010110 
	Parameter P1_WIN_game_fsm bound to: 6'b010111 
	Parameter GAMEOVER_game_fsm bound to: 6'b011000 
	Parameter BRANCH_CHECK_ZEROP1SCORE_game_fsm bound to: 6'b011001 
	Parameter BRANCH_CHECK_ROUND_game_fsm bound to: 6'b011010 
	Parameter BRANCH_CHECK_TIMER_game_fsm bound to: 6'b011011 
	Parameter BRANCH_CHECK_P1SCORE_game_fsm bound to: 6'b011100 
	Parameter DECREASE_TIMER_game_fsm bound to: 6'b011101 
	Parameter CHECKLESS_THANTHREE_P1_game_fsm bound to: 6'b011110 
	Parameter BRANCH_CHECKLESS_THANTHREE_P1_game_fsm bound to: 6'b011111 
	Parameter DECREASE_P1SCORE_BYTHREE_game_fsm bound to: 6'b100000 
	Parameter DECREASE_P1SCORE_BYTWO_game_fsm bound to: 6'b100001 
	Parameter CHECKSCORE_EQUALTWO_P1_game_fsm bound to: 6'b100010 
	Parameter BRANCH_CHECKSCORE_EQUALTWO_P1_game_fsm bound to: 6'b100011 
	Parameter CHECKSCORE_EQUALONE_P1_game_fsm bound to: 6'b100100 
	Parameter BRANCH_CHECKSCORE_EQUALONE_P1_game_fsm bound to: 6'b100101 
	Parameter STOREP1_WIN_game_fsm bound to: 6'b100110 
	Parameter CHECKWHACK_P2_game_fsm bound to: 6'b100111 
	Parameter NORMMIKE_WHACKED_P2_game_fsm bound to: 6'b101000 
	Parameter DYNAMIKE_WHACKED_P2_game_fsm bound to: 6'b101001 
	Parameter CHECK_ZEROP2SCORE_game_fsm bound to: 6'b101010 
	Parameter INCREASE_P2SCORE_game_fsm bound to: 6'b101011 
	Parameter CHECK_P2SCORE_game_fsm bound to: 6'b101100 
	Parameter BRANCH_CHECK_P2SCORE_game_fsm bound to: 6'b101101 
	Parameter P2_WIN_game_fsm bound to: 6'b101110 
	Parameter CHECKLESS_THANTHREE_P2_game_fsm bound to: 6'b101111 
	Parameter BRANCH_CHECKLESS_THANTHREE_P2_game_fsm bound to: 6'b110000 
	Parameter CHECKSCORE_EQUALTWO_P2_game_fsm bound to: 6'b110001 
	Parameter DECREASE_P2SCORE_BYTHREE_game_fsm bound to: 6'b110010 
	Parameter BRANCH_CHECKSCORE_EQUALTWO_P2_game_fsm bound to: 6'b110011 
	Parameter DECREASE_P2SCORE_BYTWO_game_fsm bound to: 6'b110100 
	Parameter CHECKSCORE_EQUALONE_P2_game_fsm bound to: 6'b110101 
	Parameter BRANCH_CHECKSCORE_EQUALONE_P2_game_fsm bound to: 6'b110110 
	Parameter DECREASE_P2SCORE_game_fsm bound to: 6'b110111 
	Parameter BRANCH_CHECK_ZEROP2SCORE_game_fsm bound to: 6'b111000 
	Parameter STOREP2_WIN_game_fsm bound to: 6'b111001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/control_6.v:102]
INFO: [Synth 8-6155] done synthesizing module 'control_6' (10#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/control_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/regfile_7.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/regfile_7.v:177]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (11#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (12#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'random_9' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/random_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_19' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_19' (13#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_20' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_20.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_20' (14#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_20.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_21' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_21.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_21' (15#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_21.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_22' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/pn_gen_22.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_22' (16#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/pn_gen_22.v:11]
INFO: [Synth 8-6155] done synthesizing module 'random_9' (17#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/random_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'random_dynamike_10' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/random_dynamike_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_23' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_23.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10110 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 23'b01111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_23' (18#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_23.v:14]
INFO: [Synth 8-6155] done synthesizing module 'random_dynamike_10' (19#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/random_dynamike_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_p1_11' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/multi_seven_seg_p1_11.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_24' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_24.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_24' (20#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/counter_24.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_25' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/seven_seg_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_25' (21#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/seven_seg_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_26' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/decoder_26.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_26' (22#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/decoder_26.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_p1_11' (23#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/multi_seven_seg_p1_11.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_p2_12' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/multi_seven_seg_p2_12.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_p2_12' (24#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/multi_seven_seg_p2_12.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_win_13' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/multi_seven_seg_win_13.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_win_27' [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/seven_seg_win_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_win_27' (25#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/seven_seg_win_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_win_13' (26#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/multi_seven_seg_win_13.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/beta_2.v:211]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/beta_2.v:236]
INFO: [Synth 8-226] default block is never used [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/beta_2.v:273]
INFO: [Synth 8-226] default block is never used [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/beta_2.v:339]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (27#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (28#1) [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 999.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/constraint/properties.xdc]
Finished Parsing XDC File [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/constraint/properties.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/constraint/properties.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/constraint/external.xdc]
Finished Parsing XDC File [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/constraint/external.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/constraint/external.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'control_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_game_fsm | 000000000000000000000000000000000000000000000000000001 |                           000000
    RESET_P1WIN_game_fsm | 000000000000000000000000000000000000000000000000000010 |                           000001
    RESET_P2WIN_game_fsm | 000000000000000000000000000000000000000000000000000100 |                           000010
  RESET_P1SCORE_game_fsm | 000000000000000000000000000000000000000000000000001000 |                           000011
  RESET_P2SCORE_game_fsm | 000000000000000000000000000000000000000000000000010000 |                           000100
      SET_ROUND_game_fsm | 000000000000000000000000000000000000000000000000100000 |                           000101
    CHECK_ROUND_game_fsm | 000000000000000000000000000000000000000000000001000000 |                           000110
BRANCH_CHECK_ROUND_game_fsm | 000000000000000000000000000000000000000000000010000000 |                           011010
    NORMAL_MODE_game_fsm | 000000000000000000000000000000000000000000000100000000 |                           000111
     TURBO_MODE_game_fsm | 000000000000000000000000000000000000000000001000000000 |                           001000
       GEN_MIKE_game_fsm | 000000000000000000000000000000000000000000010000000000 |                           001001
   GEN_DYNAMIKE_game_fsm | 000000000000000000000000000000000000000000100000000000 |                           001010
       OUT_MIKE_game_fsm | 000000000000000000000000000000000000000001000000000000 |                           001011
   OUT_DYNAMIKE_game_fsm | 000000000000000000000000000000000000000010000000000000 |                           001100
WAIT_PLAYERINPUT_game_fsm | 000000000000000000000000000000000000000100000000000000 |                           001101
    CHECK_TIMER_game_fsm | 000000000000000000000000000000000000001000000000000000 |                           001110
BRANCH_CHECK_TIMER_game_fsm | 000000000000000000000000000000000000010000000000000000 |                           011011
INCREMENT_ROUND_game_fsm | 000000000000000000000000000000000000100000000000000000 |                           001111
 DECREASE_TIMER_game_fsm | 000000000000000000000000000000000001000000000000000000 |                           011101
  CHECKWHACK_P1_game_fsm | 000000000000000000000000000000000010000000000000000000 |                           010000
NORMMIKE_WHACKED_P1_game_fsm | 000000000000000000000000000000000100000000000000000000 |                           010001
INCREASE_P1SCORE_game_fsm | 000000000000000000000000000000001000000000000000000000 |                           010011
  CHECK_P1SCORE_game_fsm | 000000000000000000000000000000010000000000000000000000 |                           010101
BRANCH_CHECK_P1SCORE_game_fsm | 000000000000000000000000000000100000000000000000000000 |                           011100
         P1_WIN_game_fsm | 000000000000000000000000000001000000000000000000000000 |                           010111
    STOREP1_WIN_game_fsm | 000000000000000000000000000010000000000000000000000000 |                           100110
DYNAMIKE_WHACKED_P1_game_fsm | 000000000000000000000000000100000000000000000000000000 |                           010010
CHECKLESS_THANTHREE_P1_game_fsm | 000000000000000000000000001000000000000000000000000000 |                           011110
BRANCH_CHECKLESS_THANTHREE_P1_game_fsm | 000000000000000000000000010000000000000000000000000000 |                           011111
CHECKSCORE_EQUALTWO_P1_game_fsm | 000000000000000000000000100000000000000000000000000000 |                           100010
BRANCH_CHECKSCORE_EQUALTWO_P1_game_fsm | 000000000000000000000001000000000000000000000000000000 |                           100011
DECREASE_P1SCORE_BYTWO_game_fsm | 000000000000000000000010000000000000000000000000000000 |                           100001
CHECKSCORE_EQUALONE_P1_game_fsm | 000000000000000000000100000000000000000000000000000000 |                           100100
BRANCH_CHECKSCORE_EQUALONE_P1_game_fsm | 000000000000000000001000000000000000000000000000000000 |                           100101
DECREASE_P1SCORE_game_fsm | 000000000000000000010000000000000000000000000000000000 |                           010100
DECREASE_P1SCORE_BYTHREE_game_fsm | 000000000000000000100000000000000000000000000000000000 |                           100000
  CHECKWHACK_P2_game_fsm | 000000000000000001000000000000000000000000000000000000 |                           100111
NORMMIKE_WHACKED_P2_game_fsm | 000000000000000010000000000000000000000000000000000000 |                           101000
INCREASE_P2SCORE_game_fsm | 000000000000000100000000000000000000000000000000000000 |                           101011
  CHECK_P2SCORE_game_fsm | 000000000000001000000000000000000000000000000000000000 |                           101100
BRANCH_CHECK_P2SCORE_game_fsm | 000000000000010000000000000000000000000000000000000000 |                           101101
         P2_WIN_game_fsm | 000000000000100000000000000000000000000000000000000000 |                           101110
    STOREP2_WIN_game_fsm | 000000000001000000000000000000000000000000000000000000 |                           111001
       GAMEOVER_game_fsm | 000000000010000000000000000000000000000000000000000000 |                           011000
DYNAMIKE_WHACKED_P2_game_fsm | 000000000100000000000000000000000000000000000000000000 |                           101001
CHECKLESS_THANTHREE_P2_game_fsm | 000000001000000000000000000000000000000000000000000000 |                           101111
BRANCH_CHECKLESS_THANTHREE_P2_game_fsm | 000000010000000000000000000000000000000000000000000000 |                           110000
CHECKSCORE_EQUALTWO_P2_game_fsm | 000000100000000000000000000000000000000000000000000000 |                           110001
BRANCH_CHECKSCORE_EQUALTWO_P2_game_fsm | 000001000000000000000000000000000000000000000000000000 |                           110011
DECREASE_P2SCORE_BYTWO_game_fsm | 000010000000000000000000000000000000000000000000000000 |                           110100
CHECKSCORE_EQUALONE_P2_game_fsm | 000100000000000000000000000000000000000000000000000000 |                           110101
BRANCH_CHECKSCORE_EQUALONE_P2_game_fsm | 001000000000000000000000000000000000000000000000000000 |                           110110
DECREASE_P2SCORE_game_fsm | 010000000000000000000000000000000000000000000000000000 |                           110111
DECREASE_P2SCORE_BYTHREE_game_fsm | 100000000000000000000000000000000000000000000000000000 |                           110010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'control_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   4 Input     32 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 16    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 15    
+---Muxes : 
	  54 Input   54 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 18    
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	  54 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 2     
	  54 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 12    
	   5 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	  54 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 4     
	  54 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adderUnit/s0, operation Mode is: A*B.
DSP Report: operator adderUnit/s0 is absorbed into DSP adderUnit/s0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 999.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_15    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1003.402 ; gain = 3.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1215.113 ; gain = 215.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   103|
|3     |DSP48E1 |     1|
|4     |LUT1    |    58|
|5     |LUT2    |   117|
|6     |LUT3    |    64|
|7     |LUT4    |   152|
|8     |LUT5    |   115|
|9     |LUT6    |   306|
|10    |MUXF7   |    19|
|11    |MUXF8   |     5|
|12    |FDRE    |   890|
|13    |FDSE    |   105|
|14    |IBUF    |    13|
|15    |OBUF    |    49|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1225.281 ; gain = 225.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.281 ; gain = 225.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1225.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 1225.281 ; gain = 225.398
INFO: [Common 17-1381] The checkpoint 'C:/Users/Advaitaa/Desktop/TERM4/Comp Struct/1D/WhackAMikeTwoPlayRev2/work/vivado/WhackAMikeTwoPlayRev2/WhackAMikeTwoPlayRev2.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 13:19:28 2023...
