14:51:50 DEBUG : Logs will be stored at '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/IDE.log'.
14:51:51 INFO  : Launching XSCT server: xsct -n  -interactive /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/temp_xsdb_launch_script.tcl
14:51:51 INFO  : Registering command handlers for Vitis TCF services
14:51:51 INFO  : Platform repository initialization has completed.
14:51:53 INFO  : XSCT server has started successfully.
14:51:53 INFO  : plnx-install-location is set to ''
14:51:53 INFO  : Successfully done setting XSCT server connection channel  
14:51:53 INFO  : Successfully done query RDI_DATADIR 
14:51:53 INFO  : Successfully done setting workspace for the tool. 
14:53:46 INFO  : Result from executing command 'getProjects': Example_Template
14:53:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:53:46 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:53:47 INFO  : Platform 'Example_Template' is added to custom repositories.
14:53:59 INFO  : Platform 'Example_Template' is added to custom repositories.
14:54:58 INFO  : Result from executing command 'getProjects': Example_Template
14:54:58 INFO  : Result from executing command 'getPlatforms': Example_Template|/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/Example_Template.xpfm;xilinx_vck190_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:55:02 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
14:55:16 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
14:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:32 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:55:32 INFO  : 'jtag frequency' command is executed.
14:55:32 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:55:32 INFO  : Context for 'APU' is selected.
14:55:33 INFO  : System reset is completed.
14:55:36 INFO  : 'after 3000' command is executed.
14:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
14:55:41 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
14:55:41 INFO  : Context for 'APU' is selected.
14:55:41 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
14:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:41 INFO  : Context for 'APU' is selected.
14:55:41 INFO  : Boot mode is read from the target.
14:55:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:55:42 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:55:42 INFO  : 'set bp_55_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:55:42 INFO  : 'con -block -timeout 60' command is executed.
14:55:42 INFO  : 'bpremove $bp_55_42_fsbl_bp' command is executed.
14:55:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:55:43 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
14:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_55_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:55:43 INFO  : 'con' command is executed.
14:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:55:43 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
14:56:24 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
14:56:33 INFO  : Disconnected from the channel tcfchan#2.
14:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:56:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:56:47 INFO  : 'jtag frequency' command is executed.
14:56:47 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:47 INFO  : Context for 'APU' is selected.
14:56:47 INFO  : System reset is completed.
14:56:50 INFO  : 'after 3000' command is executed.
14:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
14:56:55 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
14:56:55 INFO  : Context for 'APU' is selected.
14:56:55 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
14:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:55 INFO  : Context for 'APU' is selected.
14:56:55 INFO  : Boot mode is read from the target.
14:56:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:55 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:56:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:55 INFO  : 'jtag frequency' command is executed.
14:56:56 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:56 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:56 INFO  : 'set bp_56_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:56:56 INFO  : Context for 'APU' is selected.
14:57:16 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: 'con -block -timeout 60' is cancelled.
14:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_56_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_56_fsbl_bp
----------------End of Script----------------

14:57:17 ERROR : 'rst -system' is cancelled.
14:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:57:17 ERROR : 'rst -system' is cancelled.
14:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:57 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
14:57:57 INFO  : 'jtag frequency' command is executed.
14:57:57 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:57:57 INFO  : Context for 'APU' is selected.
14:57:57 INFO  : System reset is completed.
14:58:00 INFO  : 'after 3000' command is executed.
14:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
14:58:05 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
14:58:05 INFO  : Context for 'APU' is selected.
14:58:05 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
14:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:05 INFO  : Context for 'APU' is selected.
14:58:05 INFO  : Boot mode is read from the target.
14:58:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:05 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:05 INFO  : 'set bp_58_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:06 INFO  : 'con -block -timeout 60' command is executed.
14:58:06 INFO  : 'bpremove $bp_58_5_fsbl_bp' command is executed.
14:58:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:07 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_58_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:07 INFO  : 'con' command is executed.
14:58:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:07 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:03:47 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:03:58 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:04:35 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:05:29 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:05:53 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:06:20 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:06:25 INFO  : Disconnected from the channel tcfchan#3.
15:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:06:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:41 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:06:41 INFO  : 'jtag frequency' command is executed.
15:06:41 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:06:41 INFO  : Context for 'APU' is selected.
15:06:41 INFO  : System reset is completed.
15:06:44 INFO  : 'after 3000' command is executed.
15:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:06:49 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:06:49 INFO  : Context for 'APU' is selected.
15:06:49 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:49 INFO  : Context for 'APU' is selected.
15:06:49 INFO  : Boot mode is read from the target.
15:06:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:49 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:49 INFO  : 'set bp_6_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:49 INFO  : 'con -block -timeout 60' command is executed.
15:06:49 INFO  : 'bpremove $bp_6_49_fsbl_bp' command is executed.
15:06:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:50 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_6_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:50 INFO  : 'con' command is executed.
15:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:06:50 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:07:58 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:08:02 INFO  : Disconnected from the channel tcfchan#4.
15:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:03 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:08:03 INFO  : 'jtag frequency' command is executed.
15:08:03 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:08:03 INFO  : Context for 'APU' is selected.
15:08:03 INFO  : System reset is completed.
15:08:07 INFO  : 'after 3000' command is executed.
15:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:08:11 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:08:11 INFO  : Context for 'APU' is selected.
15:08:11 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:08:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:11 INFO  : Context for 'APU' is selected.
15:08:11 INFO  : Boot mode is read from the target.
15:08:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:12 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:12 INFO  : 'set bp_8_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:08:12 INFO  : 'con -block -timeout 60' command is executed.
15:08:12 INFO  : 'bpremove $bp_8_12_fsbl_bp' command is executed.
15:08:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:13 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_8_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:13 INFO  : 'con' command is executed.
15:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:08:13 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:08:29 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:08:34 INFO  : Disconnected from the channel tcfchan#5.
15:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:08:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:08:47 INFO  : 'jtag frequency' command is executed.
15:08:47 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:08:47 INFO  : Context for 'APU' is selected.
15:08:47 INFO  : System reset is completed.
15:08:50 INFO  : 'after 3000' command is executed.
15:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:08:55 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:08:55 INFO  : Context for 'APU' is selected.
15:08:55 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:55 INFO  : Context for 'APU' is selected.
15:08:55 INFO  : Boot mode is read from the target.
15:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:56 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:56 INFO  : 'set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:08:56 INFO  : 'con -block -timeout 60' command is executed.
15:08:56 INFO  : 'bpremove $bp_8_56_fsbl_bp' command is executed.
15:08:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:57 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:57 INFO  : 'con' command is executed.
15:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:08:57 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:10:07 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:11:13 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:11:16 INFO  : Disconnected from the channel tcfchan#6.
15:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:20 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:11:20 INFO  : 'jtag frequency' command is executed.
15:11:20 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:11:20 INFO  : Context for 'APU' is selected.
15:11:20 INFO  : System reset is completed.
15:11:23 INFO  : 'after 3000' command is executed.
15:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:11:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:11:31 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:11:31 INFO  : Context for 'APU' is selected.
15:11:31 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:31 INFO  : Context for 'APU' is selected.
15:11:31 INFO  : Boot mode is read from the target.
15:11:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:32 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:32 INFO  : 'set bp_11_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:11:32 INFO  : 'con -block -timeout 60' command is executed.
15:11:32 INFO  : 'bpremove $bp_11_32_fsbl_bp' command is executed.
15:11:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:33 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_11_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:33 INFO  : 'con' command is executed.
15:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:11:33 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:13:21 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:13:28 INFO  : Disconnected from the channel tcfchan#7.
15:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:29 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:13:29 INFO  : 'jtag frequency' command is executed.
15:13:29 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:13:29 INFO  : Context for 'APU' is selected.
15:13:29 INFO  : System reset is completed.
15:13:32 INFO  : 'after 3000' command is executed.
15:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:13:37 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:13:37 INFO  : Context for 'APU' is selected.
15:13:37 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:13:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:37 INFO  : Context for 'APU' is selected.
15:13:37 INFO  : Boot mode is read from the target.
15:13:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:38 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:38 INFO  : 'set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:13:38 INFO  : 'con -block -timeout 60' command is executed.
15:13:38 INFO  : 'bpremove $bp_13_38_fsbl_bp' command is executed.
15:13:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:39 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:39 INFO  : 'con' command is executed.
15:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:13:39 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:18:03 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:18:08 INFO  : Disconnected from the channel tcfchan#8.
15:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:09 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:18:09 INFO  : 'jtag frequency' command is executed.
15:18:09 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:09 INFO  : Context for 'APU' is selected.
15:18:09 INFO  : System reset is completed.
15:18:12 INFO  : 'after 3000' command is executed.
15:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:18:14 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:14 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:18:14 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:17 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:18:17 INFO  : 'jtag frequency' command is executed.
15:18:17 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:17 INFO  : Context for 'APU' is selected.
15:18:17 INFO  : System reset is completed.
15:18:20 INFO  : 'after 3000' command is executed.
15:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:18:23 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:23 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:18:23 ERROR : 'fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit' is cancelled.
15:19:43 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:45 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:19:45 INFO  : 'jtag frequency' command is executed.
15:19:45 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:45 INFO  : Context for 'APU' is selected.
15:19:45 INFO  : System reset is completed.
15:19:48 INFO  : 'after 3000' command is executed.
15:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:19:53 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:19:53 INFO  : Context for 'APU' is selected.
15:19:53 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:19:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:53 INFO  : Context for 'APU' is selected.
15:19:53 INFO  : Boot mode is read from the target.
15:19:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:54 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:54 INFO  : 'set bp_19_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:55 INFO  : 'con -block -timeout 60' command is executed.
15:19:55 INFO  : 'bpremove $bp_19_54_fsbl_bp' command is executed.
15:19:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:56 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_19_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:56 INFO  : 'con' command is executed.
15:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:56 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:24:44 INFO  : Disconnected from the channel tcfchan#9.
15:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:24:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:56 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:24:56 INFO  : 'jtag frequency' command is executed.
15:24:56 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:56 INFO  : Context for 'APU' is selected.
15:24:56 INFO  : System reset is completed.
15:24:59 INFO  : 'after 3000' command is executed.
15:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:25:04 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:25:04 INFO  : Context for 'APU' is selected.
15:25:04 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:25:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:04 INFO  : Context for 'APU' is selected.
15:25:04 INFO  : Boot mode is read from the target.
15:25:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:05 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:05 INFO  : 'set bp_25_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:25:06 INFO  : 'con -block -timeout 60' command is executed.
15:25:06 INFO  : 'bpremove $bp_25_5_fsbl_bp' command is executed.
15:25:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:07 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_25_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:07 INFO  : 'con' command is executed.
15:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:25:07 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:33:43 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:34:23 INFO  : Disconnected from the channel tcfchan#10.
15:34:46 DEBUG : Logs will be stored at '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/IDE.log'.
15:34:47 INFO  : Launching XSCT server: xsct -n  -interactive /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/temp_xsdb_launch_script.tcl
15:34:48 INFO  : Registering command handlers for Vitis TCF services
15:34:48 INFO  : Platform repository initialization has completed.
15:34:49 INFO  : XSCT server has started successfully.
15:34:49 INFO  : plnx-install-location is set to ''
15:34:49 INFO  : Successfully done setting XSCT server connection channel  
15:34:49 INFO  : Successfully done setting workspace for the tool. 
15:34:49 INFO  : Successfully done query RDI_DATADIR 
15:37:06 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:22 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:37:22 INFO  : 'jtag frequency' command is executed.
15:37:22 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:37:22 INFO  : Context for 'APU' is selected.
15:37:22 INFO  : System reset is completed.
15:37:25 INFO  : 'after 3000' command is executed.
15:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:37:30 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:37:30 INFO  : Context for 'APU' is selected.
15:37:30 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:30 INFO  : Context for 'APU' is selected.
15:37:30 INFO  : Boot mode is read from the target.
15:37:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:31 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:31 INFO  : 'set bp_37_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:37:31 INFO  : 'con -block -timeout 60' command is executed.
15:37:31 INFO  : 'bpremove $bp_37_31_fsbl_bp' command is executed.
15:37:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:32 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_37_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:32 INFO  : 'con' command is executed.
15:37:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:37:32 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:44:51 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:45:11 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:45:13 INFO  : Disconnected from the channel tcfchan#1.
15:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:15 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:45:15 INFO  : 'jtag frequency' command is executed.
15:45:15 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:45:15 INFO  : Context for 'APU' is selected.
15:45:15 INFO  : System reset is completed.
15:45:18 INFO  : 'after 3000' command is executed.
15:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:45:23 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:45:23 INFO  : Context for 'APU' is selected.
15:45:33 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:33 INFO  : Context for 'APU' is selected.
15:45:33 INFO  : Boot mode is read from the target.
15:45:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:34 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:34 INFO  : 'set bp_45_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:45:34 INFO  : 'con -block -timeout 60' command is executed.
15:45:34 INFO  : 'bpremove $bp_45_34_fsbl_bp' command is executed.
15:45:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:35 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_45_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:35 INFO  : 'con' command is executed.
15:45:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:45:35 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:46:34 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:47:00 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:47:24 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:47:35 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:48:28 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:48:51 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:48:53 INFO  : Disconnected from the channel tcfchan#2.
15:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:58 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:48:58 INFO  : 'jtag frequency' command is executed.
15:48:58 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:58 INFO  : Context for 'APU' is selected.
15:48:58 INFO  : System reset is completed.
15:49:01 INFO  : 'after 3000' command is executed.
15:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:49:09 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:49:09 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Boot mode is read from the target.
15:49:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:19 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:19 INFO  : 'set bp_49_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:20 INFO  : 'con -block -timeout 60' command is executed.
15:49:20 INFO  : 'bpremove $bp_49_19_fsbl_bp' command is executed.
15:49:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:21 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_49_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:21 INFO  : 'con' command is executed.
15:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:21 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:50:01 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:50:47 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:50:50 INFO  : Disconnected from the channel tcfchan#3.
15:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:51:01 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:51:01 INFO  : 'jtag frequency' command is executed.
15:51:01 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:01 INFO  : Context for 'APU' is selected.
15:51:01 INFO  : System reset is completed.
15:51:04 INFO  : 'after 3000' command is executed.
15:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:51:09 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:51:09 INFO  : Context for 'APU' is selected.
15:51:19 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:19 INFO  : Context for 'APU' is selected.
15:51:19 INFO  : Boot mode is read from the target.
15:51:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:20 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:20 INFO  : 'set bp_51_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:51:20 INFO  : 'con -block -timeout 60' command is executed.
15:51:20 INFO  : 'bpremove $bp_51_20_fsbl_bp' command is executed.
15:51:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:21 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_51_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:21 INFO  : 'con' command is executed.
15:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:51:21 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:51:39 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
15:51:42 INFO  : Disconnected from the channel tcfchan#4.
15:51:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:44 INFO  : Jtag cable 'Digilent JTAG-HS2 210249B884D9' is selected.
15:51:44 INFO  : 'jtag frequency' command is executed.
15:51:44 INFO  : Sourcing of '/mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:44 INFO  : Context for 'APU' is selected.
15:51:44 INFO  : System reset is completed.
15:51:47 INFO  : 'after 3000' command is executed.
15:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}' command is executed.
15:51:52 INFO  : Device configured successfully with "/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
15:51:52 INFO  : Context for 'APU' is selected.
15:52:01 INFO  : Hardware design and registers information is loaded from '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
15:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:01 INFO  : Context for 'APU' is selected.
15:52:01 INFO  : Boot mode is read from the target.
15:52:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:02 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:02 INFO  : 'set bp_52_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:52:02 INFO  : 'con -block -timeout 60' command is executed.
15:52:02 INFO  : 'bpremove $bp_52_2_fsbl_bp' command is executed.
15:52:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:52:03 INFO  : The application '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
15:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /mnt/hdd1/tools/xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249B884D9" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249B884D9-14710093-0"}
fpga -file /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_52_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:52:03 INFO  : 'con' command is executed.
15:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:52:03 INFO  : Launch script is exported to file '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis/Example_s_axi_rw_system/_ide/scripts/debugger_example_s_axi_rw-default.tcl'
15:55:45 INFO  : Projects exported to '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev6/template/vitis_export_archive.ide.zip'
16:01:15 INFO  : Disconnected from the channel tcfchan#5.
17:29:03 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
17:29:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
17:29:11 INFO  : Registering command handlers for Vitis TCF services
17:29:11 INFO  : Platform repository initialization has completed.
17:29:12 INFO  : XSCT server has started successfully.
17:29:13 INFO  : plnx-install-location is set to ''
17:29:13 INFO  : Successfully done setting XSCT server connection channel  
17:29:13 INFO  : Successfully done setting workspace for the tool. 
17:29:13 INFO  : Successfully done query RDI_DATADIR 
17:31:44 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
17:31:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
17:31:52 INFO  : Registering command handlers for Vitis TCF services
17:31:52 INFO  : Platform repository initialization has completed.
17:31:53 INFO  : XSCT server has started successfully.
17:31:54 INFO  : plnx-install-location is set to ''
17:31:54 INFO  : Successfully done setting XSCT server connection channel  
17:31:54 INFO  : Successfully done query RDI_DATADIR 
17:31:54 INFO  : Successfully done setting workspace for the tool. 
17:32:09 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_Example_s_axi_rw-Default'. 
Make sure that the application 'Example_s_axi_rw' is built properly for configuration 'Debug' before launching.
17:33:11 INFO  : Result from executing command 'getProjects': Example_Template
17:33:11 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
17:33:12 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
17:33:29 INFO  : Updating application flags with new BSP settings...
17:33:29 INFO  : Successfully updated application flags for project Example_s_axi_rw.
17:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:49 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
17:33:49 INFO  : 'jtag frequency' command is executed.
17:33:49 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:33:49 INFO  : Context for 'APU' is selected.
17:33:50 INFO  : System reset is completed.
17:33:53 INFO  : 'after 3000' command is executed.
17:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
17:33:58 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
17:33:58 INFO  : Context for 'APU' is selected.
17:33:58 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
17:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:58 INFO  : Context for 'APU' is selected.
17:33:58 INFO  : Boot mode is read from the target.
17:33:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:59 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:59 INFO  : 'set bp_33_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:33:59 INFO  : 'con -block -timeout 60' command is executed.
17:33:59 INFO  : 'bpremove $bp_33_59_fsbl_bp' command is executed.
17:33:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:00 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_33_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:00 INFO  : 'con' command is executed.
17:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:34:00 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
17:36:41 INFO  : Disconnected from the channel tcfchan#2.
17:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:36:51 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:38 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
17:37:38 INFO  : 'jtag frequency' command is executed.
17:37:38 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:38 INFO  : Context for 'APU' is selected.
17:37:39 INFO  : System reset is completed.
17:37:42 INFO  : 'after 3000' command is executed.
17:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
17:37:46 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
17:37:46 INFO  : Context for 'APU' is selected.
17:37:46 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
17:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:46 INFO  : Context for 'APU' is selected.
17:37:47 INFO  : Boot mode is read from the target.
17:37:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:47 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:47 INFO  : 'set bp_37_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:37:47 INFO  : 'con -block -timeout 60' command is executed.
17:37:47 INFO  : 'bpremove $bp_37_47_fsbl_bp' command is executed.
17:37:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:48 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_37_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:49 INFO  : 'con' command is executed.
17:37:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:37:49 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
17:39:37 INFO  : Disconnected from the channel tcfchan#3.
18:04:52 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
18:04:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
18:05:01 INFO  : XSCT server has started successfully.
18:05:01 INFO  : plnx-install-location is set to ''
18:05:01 INFO  : Successfully done setting XSCT server connection channel  
18:05:01 INFO  : Successfully done setting workspace for the tool. 
18:05:08 INFO  : Registering command handlers for Vitis TCF services
18:05:09 INFO  : Platform repository initialization has completed.
18:05:14 INFO  : Successfully done query RDI_DATADIR 
18:05:37 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:09:03 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:25 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:09:25 INFO  : 'jtag frequency' command is executed.
18:09:25 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:09:25 INFO  : Context for 'APU' is selected.
18:09:25 INFO  : System reset is completed.
18:09:28 INFO  : 'after 3000' command is executed.
18:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:09:33 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
18:09:33 INFO  : Context for 'APU' is selected.
18:09:33 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
18:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:33 INFO  : Context for 'APU' is selected.
18:09:33 INFO  : Boot mode is read from the target.
18:09:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:34 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:34 INFO  : 'set bp_9_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:09:34 INFO  : 'con -block -timeout 60' command is executed.
18:09:34 INFO  : 'bpremove $bp_9_34_fsbl_bp' command is executed.
18:09:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:35 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_9_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:36 INFO  : 'con' command is executed.
18:09:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:09:36 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
18:10:58 INFO  : Disconnected from the channel tcfchan#1.
18:10:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:00 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:11:00 INFO  : 'jtag frequency' command is executed.
18:11:00 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:11:00 INFO  : Context for 'APU' is selected.
18:11:00 INFO  : System reset is completed.
18:11:03 INFO  : 'after 3000' command is executed.
18:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:11:08 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
18:11:08 INFO  : Context for 'APU' is selected.
18:11:23 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
18:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:23 INFO  : Context for 'APU' is selected.
18:11:23 INFO  : Boot mode is read from the target.
18:11:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:11:24 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:11:24 INFO  : 'set bp_11_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:11:25 INFO  : 'con -block -timeout 60' command is executed.
18:11:25 INFO  : 'bpremove $bp_11_24_fsbl_bp' command is executed.
18:11:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:11:26 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:11:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_11_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:26 INFO  : 'con' command is executed.
18:11:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:11:26 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
18:20:20 INFO  : Disconnected from the channel tcfchan#2.
18:20:48 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
18:20:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
18:20:53 INFO  : XSCT server has started successfully.
18:20:53 INFO  : plnx-install-location is set to ''
18:20:53 INFO  : Successfully done setting XSCT server connection channel  
18:20:53 INFO  : Successfully done setting workspace for the tool. 
18:20:59 INFO  : Platform repository initialization has completed.
18:20:59 INFO  : Successfully done query RDI_DATADIR 
18:21:00 INFO  : Registering command handlers for Vitis TCF services
18:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:37 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:21:37 INFO  : 'jtag frequency' command is executed.
18:21:37 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:21:37 INFO  : Context for 'APU' is selected.
18:21:37 INFO  : System reset is completed.
18:21:40 INFO  : 'after 3000' command is executed.
18:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:21:45 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
18:21:45 INFO  : Context for 'APU' is selected.
18:21:46 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
18:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:46 INFO  : Context for 'APU' is selected.
18:21:46 INFO  : Boot mode is read from the target.
18:21:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:21:47 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:21:47 INFO  : 'set bp_21_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:21:48 INFO  : 'con -block -timeout 60' command is executed.
18:21:48 INFO  : 'bpremove $bp_21_47_fsbl_bp' command is executed.
18:21:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:21:49 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:21:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_21_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:49 INFO  : 'con' command is executed.
18:21:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:21:49 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
18:21:59 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:22:29 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:22:37 INFO  : Disconnected from the channel tcfchan#1.
18:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:22:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:36:11 INFO  : Hardware specification for platform project 'Example_Template' is updated.
18:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:36:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:39:03 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
18:39:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
18:39:10 INFO  : Registering command handlers for Vitis TCF services
18:39:10 INFO  : Platform repository initialization has completed.
18:39:11 INFO  : XSCT server has started successfully.
18:39:11 INFO  : plnx-install-location is set to ''
18:39:11 INFO  : Successfully done setting XSCT server connection channel  
18:39:11 INFO  : Successfully done query RDI_DATADIR 
18:39:11 INFO  : Successfully done setting workspace for the tool. 
18:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:44 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:39:44 INFO  : 'jtag frequency' command is executed.
18:39:44 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:39:44 INFO  : Context for 'APU' is selected.
18:39:44 INFO  : System reset is completed.
18:39:47 INFO  : 'after 3000' command is executed.
18:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:39:52 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
18:39:52 INFO  : Context for 'APU' is selected.
18:39:53 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
18:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:53 INFO  : Context for 'APU' is selected.
18:39:53 INFO  : Boot mode is read from the target.
18:39:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:39:53 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:39:53 INFO  : 'set bp_39_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:39:55 INFO  : 'con -block -timeout 60' command is executed.
18:39:55 INFO  : 'bpremove $bp_39_53_fsbl_bp' command is executed.
18:39:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:39:56 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_39_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:56 INFO  : 'con' command is executed.
18:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:39:56 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
18:41:04 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
18:41:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
18:41:28 INFO  : Registering command handlers for Vitis TCF services
18:41:29 INFO  : XSCT server has started successfully.
18:41:29 INFO  : Platform repository initialization has completed.
18:41:29 INFO  : plnx-install-location is set to ''
18:41:30 INFO  : Successfully done setting XSCT server connection channel  
18:41:30 INFO  : Successfully done query RDI_DATADIR 
18:41:30 INFO  : Successfully done setting workspace for the tool. 
18:44:40 INFO  : Result from executing command 'getProjects': Example_Template
18:44:40 INFO  : Result from executing command 'getPlatforms': Example_Template|C:/template2/template/vitis/Example_Template/export/Example_Template/Example_Template.xpfm;xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
18:44:41 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:13 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:45:13 INFO  : 'jtag frequency' command is executed.
18:45:13 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:45:13 INFO  : Context for 'APU' is selected.
18:45:13 INFO  : System reset is completed.
18:45:16 INFO  : 'after 3000' command is executed.
18:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:45:21 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit"
18:45:21 INFO  : Context for 'APU' is selected.
18:45:21 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa'.
18:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:22 INFO  : Context for 'APU' is selected.
18:45:22 INFO  : Boot mode is read from the target.
18:45:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:45:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:45:22 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:45:22 INFO  : 'set bp_45_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:45:23 INFO  : 'con -block -timeout 60' command is executed.
18:45:23 INFO  : 'bpremove $bp_45_22_fsbl_bp' command is executed.
18:45:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:45:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:45:24 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_45_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:45:25 INFO  : 'con' command is executed.
18:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:45:25 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
18:47:35 INFO  : Hardware specification for platform project 'Example_Template' is updated.
18:48:38 INFO  : Result from executing command 'getProjects': Example_Template
18:48:38 INFO  : Result from executing command 'getPlatforms': Example_Template|C:/template2/template/vitis/Example_Template/export/Example_Template/Example_Template.xpfm;xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
18:48:38 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:49:31 INFO  : Disconnected from the channel tcfchan#2.
18:49:32 INFO  : The hardware specification used by project 'Example_s_axi_rw' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:49:32 INFO  : The file 'C:\template2\template\vitis\Example_s_axi_rw\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:49:32 INFO  : The updated bitstream files are copied from platform to folder 'C:\template2\template\vitis\Example_s_axi_rw\_ide\bitstream' in project 'Example_s_axi_rw'.
18:49:32 INFO  : The file 'C:\template2\template\vitis\Example_s_axi_rw\_ide\psinit\psu_init.tcl' stored in project is removed.
18:49:33 INFO  : The updated ps init files are copied from platform to folder 'C:\template2\template\vitis\Example_s_axi_rw\_ide\psinit' in project 'Example_s_axi_rw'.
18:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:35 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:49:35 INFO  : 'jtag frequency' command is executed.
18:49:35 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:49:35 INFO  : Context for 'APU' is selected.
18:49:35 INFO  : System reset is completed.
18:49:38 INFO  : 'after 3000' command is executed.
18:49:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:49:38 ERROR : couldn't open "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit": no such file or directory
18:49:38 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit": no such file or directory
18:49:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:49:38 ERROR : couldn't open "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/design_1_wrapper.bit": no such file or directory
18:51:29 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
18:51:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
18:51:35 INFO  : XSCT server has started successfully.
18:51:35 INFO  : plnx-install-location is set to ''
18:51:35 INFO  : Successfully done setting XSCT server connection channel  
18:51:36 INFO  : Successfully done setting workspace for the tool. 
18:51:37 INFO  : Platform repository initialization has completed.
18:51:37 INFO  : Registering command handlers for Vitis TCF services
18:51:38 INFO  : Successfully done query RDI_DATADIR 
18:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:28 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:52:28 INFO  : 'jtag frequency' command is executed.
18:52:28 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:52:28 INFO  : Context for 'APU' is selected.
18:52:28 INFO  : System reset is completed.
18:52:31 INFO  : 'after 3000' command is executed.
18:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:52:36 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/123t.bit"
18:52:36 INFO  : Context for 'APU' is selected.
18:52:37 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/123t.xsa'.
18:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:37 INFO  : Context for 'APU' is selected.
18:52:37 INFO  : Boot mode is read from the target.
18:52:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:37 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:37 INFO  : 'set bp_52_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:52:38 INFO  : 'con -block -timeout 60' command is executed.
18:52:38 INFO  : 'bpremove $bp_52_37_fsbl_bp' command is executed.
18:52:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:40 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_s_axi_rw/_ide/bitstream/123t.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/123t.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_52_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:40 INFO  : 'con' command is executed.
18:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:52:40 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
18:53:11 INFO  : Disconnected from the channel tcfchan#1.
17:25:19 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
17:25:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
17:25:30 INFO  : XSCT server has started successfully.
17:25:30 INFO  : plnx-install-location is set to ''
17:25:30 INFO  : Successfully done setting XSCT server connection channel  
17:25:30 INFO  : Successfully done setting workspace for the tool. 
17:25:34 INFO  : Platform repository initialization has completed.
17:25:34 INFO  : Registering command handlers for Vitis TCF services
17:25:42 INFO  : Successfully done query RDI_DATADIR 
17:36:39 INFO  : Result from executing command 'getProjects': Example_Template
17:36:39 INFO  : Result from executing command 'getPlatforms': Example_Template|C:/template2/template/vitis/Example_Template/export/Example_Template/Example_Template.xpfm;xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
17:36:40 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
17:37:43 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
17:39:20 INFO  : Hardware specification for platform project 'Example_Template' is updated.
17:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:09 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
17:42:09 INFO  : 'jtag frequency' command is executed.
17:42:09 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:42:09 INFO  : Context for 'APU' is selected.
17:42:09 INFO  : System reset is completed.
17:42:12 INFO  : 'after 3000' command is executed.
17:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
17:42:17 INFO  : Device configured successfully with "C:/template2/template/vitis/Example_Template/export/Example_Template/hw/123t.bit"
17:42:17 INFO  : Context for 'APU' is selected.
17:42:18 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/123t.xsa'.
17:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:18 INFO  : Context for 'APU' is selected.
17:42:18 INFO  : Boot mode is read from the target.
17:42:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:19 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:19 INFO  : 'set bp_42_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:42:20 INFO  : 'con -block -timeout 60' command is executed.
17:42:20 INFO  : 'bpremove $bp_42_19_fsbl_bp' command is executed.
17:42:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:21 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vitis/Example_Template/export/Example_Template/hw/123t.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/123t.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_42_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:21 INFO  : 'con' command is executed.
17:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:42:21 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
17:56:59 INFO  : Result from executing command 'getProjects': Example_Template
17:56:59 INFO  : Result from executing command 'getPlatforms': Example_Template|C:/template2/template/vitis/Example_Template/export/Example_Template/Example_Template.xpfm;xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
17:57:01 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:01:25 INFO  : Result from executing command 'getProjects': Example_Template
18:01:25 INFO  : Result from executing command 'getPlatforms': Example_Template|C:/template2/template/vitis/Example_Template/export/Example_Template/Example_Template.xpfm;xilinx_zcu102_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|D:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
18:01:26 INFO  : Checking for BSP changes to sync application flags for project 'Example_s_axi_rw'...
18:02:04 INFO  : Hardware specification for platform project 'Example_Template' is updated.
18:04:47 INFO  : Disconnected from the channel tcfchan#2.
18:04:49 INFO  : The hardware specification used by project 'Example_s_axi_rw' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:04:49 INFO  : The file 'C:\template2\template\vitis\Example_s_axi_rw\_ide\bitstream\123t.bit' stored in project is removed.
18:04:49 INFO  : The updated bitstream files are copied from platform to folder 'C:\template2\template\vitis\Example_s_axi_rw\_ide\bitstream' in project 'Example_s_axi_rw'.
18:04:49 INFO  : The file 'C:\template2\template\vitis\Example_s_axi_rw\_ide\psinit\psu_init.tcl' stored in project is removed.
18:04:50 INFO  : The updated ps init files are copied from platform to folder 'C:\template2\template\vitis\Example_s_axi_rw\_ide\psinit' in project 'Example_s_axi_rw'.
18:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:52 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
18:04:52 INFO  : 'jtag frequency' command is executed.
18:04:52 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:52 INFO  : Context for 'APU' is selected.
18:04:52 INFO  : System reset is completed.
18:04:55 INFO  : 'after 3000' command is executed.
18:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
18:05:00 INFO  : Device configured successfully with "C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.bit"
18:05:00 INFO  : Context for 'APU' is selected.
18:05:00 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/matrix_mult.xsa'.
18:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:00 INFO  : Context for 'APU' is selected.
18:05:00 INFO  : Boot mode is read from the target.
18:05:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:01 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:01 INFO  : 'set bp_5_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:01 INFO  : 'con -block -timeout 60' command is executed.
18:05:01 INFO  : 'bpremove $bp_5_1_fsbl_bp' command is executed.
18:05:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:02 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/matrix_mult.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_5_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:02 INFO  : 'con' command is executed.
18:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:02 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
18:06:17 INFO  : Disconnected from the channel tcfchan#5.
18:11:14 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
18:11:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
18:11:20 INFO  : XSCT server has started successfully.
18:11:20 INFO  : plnx-install-location is set to ''
18:11:20 INFO  : Successfully done setting XSCT server connection channel  
18:11:20 INFO  : Successfully done setting workspace for the tool. 
18:11:27 INFO  : Registering command handlers for Vitis TCF services
18:11:27 INFO  : Platform repository initialization has completed.
18:11:29 INFO  : Successfully done query RDI_DATADIR 
16:23:34 DEBUG : Logs will be stored at 'C:/template2/template/vitis/IDE.log'.
16:23:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template2\template\vitis\temp_xsdb_launch_script.tcl
16:23:45 INFO  : Registering command handlers for Vitis TCF services
16:23:47 INFO  : Platform repository initialization has completed.
16:23:48 INFO  : XSCT server has started successfully.
16:24:05 INFO  : Successfully done setting XSCT server connection channel  
16:24:05 INFO  : plnx-install-location is set to ''
16:24:24 INFO  : Successfully done query RDI_DATADIR 
16:24:24 INFO  : Successfully done setting workspace for the tool. 
16:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:34 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F72' is selected.
16:24:34 INFO  : 'jtag frequency' command is executed.
16:24:34 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:24:34 INFO  : Context for 'APU' is selected.
16:24:35 INFO  : System reset is completed.
16:24:38 INFO  : 'after 3000' command is executed.
16:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}' command is executed.
16:24:43 INFO  : Device configured successfully with "C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.bit"
16:24:43 INFO  : Context for 'APU' is selected.
16:24:43 INFO  : Hardware design and registers information is loaded from 'C:/template2/template/vitis/Example_Template/export/Example_Template/hw/matrix_mult.xsa'.
16:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:43 INFO  : Context for 'APU' is selected.
16:24:43 INFO  : Boot mode is read from the target.
16:24:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:44 INFO  : The application 'C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:44 INFO  : 'set bp_24_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:24:44 INFO  : 'con -block -timeout 60' command is executed.
16:24:44 INFO  : 'bpremove $bp_24_44_fsbl_bp' command is executed.
16:24:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:45 INFO  : The application 'C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F72" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F72-14710093-0"}
fpga -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template2/template/vitis/Example_Template/export/Example_Template/hw/matrix_mult.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_Template/export/Example_Template/sw/Example_Template/boot/fsbl.elf
set bp_24_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template2/template/vitis/Example_s_axi_rw/Debug/Example_s_axi_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:46 INFO  : 'con' command is executed.
16:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:24:46 INFO  : Launch script is exported to file 'C:\template2\template\vitis\Example_s_axi_rw_system\_ide\scripts\debugger_example_s_axi_rw-default.tcl'
17:33:57 INFO  : Disconnected from the channel tcfchan#1.
