{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636699740748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636699740749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 14:49:00 2021 " "Processing started: Fri Nov 12 14:49:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636699740749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636699740749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hsc -c hsc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636699740749 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636699741794 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_85c_slow.vo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_85c_slow.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699742326 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636699742416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_0c_slow.vo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_0c_slow.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699742928 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636699743008 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_min_1200mv_0c_fast.vo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_min_1200mv_0c_fast.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699743550 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636699743628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc.vo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699744142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_85c_v_slow.sdo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_85c_v_slow.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699744919 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_0c_v_slow.sdo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_0c_v_slow.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699745694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_min_1200mv_0c_v_fast.sdo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_min_1200mv_0c_v_fast.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699746452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_v.sdo D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_v.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/5_Qt_CyUsb_QCustomPlot/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636699747212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636699747393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 14:49:07 2021 " "Processing ended: Fri Nov 12 14:49:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636699747393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636699747393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636699747393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636699747393 ""}
