#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 21 20:56:38 2018
# Process ID: 3752
# Current directory: D:/prj/pynq/end/zynq_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10552 D:\prj\pynq\end\zynq_prj\zynq_prj.xpr
# Log file: D:/prj/pynq/end/zynq_prj/vivado.log
# Journal file: D:/prj/pynq/end/zynq_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/prj/pynq/end/zynq_prj/zynq_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/prj/pynq/end/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 844.070 ; gain = 185.832
update_compile_order -fileset sources_1
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:image_process:1.0 - image_process_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 938.820 ; gain = 60.207
launch_sdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name image_process_v1_0_project -directory D:/prj/pynq/end/zynq_prj/zynq_prj.tmp/image_process_v1_0_project d:/prj/pynq/end/ip_repo/image_process_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 972.844 ; gain = 1.836
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/prj/pynq/end/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 982.480 ; gain = 11.473
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 42 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/prj/pynq/end/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/prj/pynq/end/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:image_process:1.0 [get_ips  system_image_process_0_0] -log ip_upgrade.log
Upgrading 'D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_image_process_0_0 (image_process_v1.0 1.0) from revision 41 to revision 42
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sw'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_image_process_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_image_process_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/prj/pynq/end/zynq_prj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd> 
Wrote  : <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/prj/pynq/end/zynq_prj/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1127.133 ; gain = 7.195
export_ip_user_files -of_objects [get_ips system_image_process_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    ::xilinx.com_ip_axi_dma_7.1::post_propagate Line 200
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_N 
Wrote  : <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/image_process_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/image_process_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV_Sensor_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_process_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1270.855 ; gain = 143.723
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/imports/Desktop/top.v] -no_script -reset -force -quiet
remove_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/imports/Desktop/top.v
file delete -force D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/imports/Desktop/top.v
generate_target all [get_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_image_process_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 302ee2a81716e9c8; cache size = 36.938 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = cafdd444ef20eb77; cache size = 36.938 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 83046d046631e16a; cache size = 36.938 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = e92998b7db9de43f; cache size = 36.938 MB.
export_ip_user_files -of_objects [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_image_process_0_0_synth_1
[Wed Nov 21 21:28:27 2018] Launched system_image_process_0_0_synth_1...
Run output will be captured here: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/system_image_process_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.754 ; gain = 7.961
export_simulation -of_objects [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd] -directory D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files -ipstatic_source_dir D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/modelsim} {questa=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/questa} {riviera=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/riviera} {activehdl=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name image_process_v1_0_project -directory D:/prj/pynq/end/zynq_prj/zynq_prj.tmp/image_process_v1_0_project d:/prj/pynq/end/ip_repo/image_process_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.883 ; gain = 5.113
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/prj/pynq/end/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1319.883 ; gain = 5.113
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 43 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/prj/pynq/end/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/prj/pynq/end/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:image_process:1.0 [get_ips  system_image_process_0_0] -log ip_upgrade.log
Upgrading 'D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/prj/pynq/end/zynq_prj/zynq_prj.runs/system_image_process_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_image_process_0_0 (image_process_v1.0 1.0) from revision 42 to revision 43
Wrote  : <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/prj/pynq/end/zynq_prj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_image_process_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    ::xilinx.com_ip_axi_dma_7.1::post_propagate Line 200
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_N 
Wrote  : <D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/image_process_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/image_process_0/s00_axis_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV_Sensor_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_process_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1367.582 ; gain = 43.070
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files  D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_image_process_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 302ee2a81716e9c8; cache size = 36.938 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = cafdd444ef20eb77; cache size = 36.938 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 83046d046631e16a; cache size = 36.938 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = e92998b7db9de43f; cache size = 36.938 MB.
export_ip_user_files -of_objects [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_image_process_0_0_synth_1
[Wed Nov 21 21:34:51 2018] Launched system_image_process_0_0_synth_1...
Run output will be captured here: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/system_image_process_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/prj/pynq/end/zynq_prj/zynq_prj.srcs/sources_1/bd/system/system.bd] -directory D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files -ipstatic_source_dir D:/prj/pynq/end/zynq_prj/zynq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/modelsim} {questa=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/questa} {riviera=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/riviera} {activehdl=D:/prj/pynq/end/zynq_prj/zynq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse C:/Users/zhanglingli/Desktop/top.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/prj/pynq/end/zynq_prj/zynq_prj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 21 21:39:58 2018] Launched system_image_process_0_0_synth_1, synth_1...
Run output will be captured here:
system_image_process_0_0_synth_1: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/system_image_process_0_0_synth_1/runme.log
synth_1: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/synth_1/runme.log
[Wed Nov 21 21:39:58 2018] Launched impl_1...
Run output will be captured here: D:/prj/pynq/end/zynq_prj/zynq_prj.runs/impl_1/runme.log
file copy -force D:/prj/pynq/end/zynq_prj/zynq_prj.runs/impl_1/top.sysdef D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf

launch_sdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/prj/pynq/end/zynq_prj/zynq_prj.sdk -hwspec D:/prj/pynq/end/zynq_prj/zynq_prj.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 22:02:06 2018...
