Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/sensor/tr/divide.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/sensor/tr/divide.vhd" is newer than current system time.
Entity <divide> compiled.
Entity <divide> (Architecture <combi>) compiled.
Compiling vhdl file "/home/ise/sensor/tr/clk_gen_1Hz_v6.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/sensor/tr/clk_gen_1Hz_v6.vhd" is newer than current system time.
Entity <clk_gen_1hz_v6> compiled.
Entity <clk_gen_1hz_v6> (Architecture <behav>) compiled.
Compiling vhdl file "/home/ise/sensor/tr/dist_sensor.vhd" in Library work.
Entity <dist_sensor> compiled.
Entity <dist_sensor> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/sensor/tr/led4_drv.vhd" in Library work.
Architecture behavioral of Entity led4_drv is up to date.
Compiling vhdl file "/home/ise/sensor/tr/top.vhd" in Library work.
Architecture behav of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <clk_gen_1Hz_v6> in library <work> (architecture <behav>) with generics.
	Simulation = false

Analyzing hierarchy for entity <dist_sensor> in library <work> (architecture <behavioral>) with generics.
	DIVIDE_CONST = 5800
	F_CLK = 50000000
	N = 16

Analyzing hierarchy for entity <led4_drv> in library <work> (architecture <Behavioral>) with generics.
	CLKDIV_INTERNAL = false
	MAIN_CLK = 1000

Analyzing hierarchy for entity <Divide> in library <work> (architecture <combi>) with generics.
	n = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behav>).
WARNING:Xst:753 - "/home/ise/sensor/tr/top.vhd" line 31: Unconnected output port 't_1sec' of component 'clk_gen_1Hz_v6'.
WARNING:Xst:753 - "/home/ise/sensor/tr/top.vhd" line 31: Unconnected output port 't_1ms' of component 'clk_gen_1Hz_v6'.
WARNING:Xst:753 - "/home/ise/sensor/tr/top.vhd" line 31: Unconnected output port 't_1us' of component 'clk_gen_1Hz_v6'.
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <clk_gen_1Hz_v6> in library <work> (Architecture <behav>).
	Simulation = false
Entity <clk_gen_1Hz_v6> analyzed. Unit <clk_gen_1Hz_v6> generated.

Analyzing generic Entity <dist_sensor> in library <work> (Architecture <behavioral>).
	DIVIDE_CONST = 5800
	F_CLK = 50000000
	N = 16
WARNING:Xst:819 - "/home/ise/sensor/tr/dist_sensor.vhd" line 103: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <divide_out>
Entity <dist_sensor> analyzed. Unit <dist_sensor> generated.

Analyzing generic Entity <Divide> in library <work> (Architecture <combi>).
	n = 16
Entity <Divide> analyzed. Unit <Divide> generated.

Analyzing generic Entity <led4_drv> in library <work> (Architecture <Behavioral>).
	CLKDIV_INTERNAL = false
	MAIN_CLK = 1000
Entity <led4_drv> analyzed. Unit <led4_drv> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_gen_1Hz_v6>.
    Related source file is "/home/ise/sensor/tr/clk_gen_1Hz_v6.vhd".
    Found 4-bit up counter for signal <chz_count>.
    Found 1-bit register for signal <chz_en>.
    Found 1-bit register for signal <clk_chz>.
    Found 1-bit register for signal <clk_hz>.
    Found 1-bit register for signal <clk_hz2>.
    Found 1-bit register for signal <clk_khz>.
    Found 1-bit register for signal <clk_khz2>.
    Found 1-bit register for signal <clk_mhz>.
    Found 1-bit register for signal <clk_mhz2>.
    Found 10-bit up counter for signal <hz_count>.
    Found 1-bit register for signal <hz_en>.
    Found 10-bit up counter for signal <khz_count>.
    Found 1-bit register for signal <khz_en>.
    Found 5-bit up counter for signal <mhz_count>.
    Found 1-bit register for signal <mhz_en>.
    Summary:
	inferred   4 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <clk_gen_1Hz_v6> synthesized.


Synthesizing Unit <led4_drv>.
    Related source file is "/home/ise/sensor/tr/led4_drv.vhd".
WARNING:Xst:1780 - Signal <clkdiv_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <seg>.
    Found 4-bit register for signal <one_hot>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <led4_drv> synthesized.


Synthesizing Unit <Divide>.
    Related source file is "/home/ise/sensor/tr/divide.vhd".
    Found 16-bit subtractor for signal <Rmdr$addsub0000> created at line 28.
    Found 16-bit comparator greatequal for signal <Rmdr$cmp_ge0000> created at line 26.
    Found 16-bit subtractor for signal <Tmp3$sub0000> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0001> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0002> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0003> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0004> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0005> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0006> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0007> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0008> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0009> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0010> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0011> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0012> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0013> created at line 28.
    Found 16-bit subtractor for signal <Tmp3$sub0014> created at line 28.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0000> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0001> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0002> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0003> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0004> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0005> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0006> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0007> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0008> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0009> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0010> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0011> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0012> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0013> created at line 26.
    Found 16-bit comparator greatequal for signal <var_a_15$cmp_ge0014> created at line 26.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <Divide> synthesized.


Synthesizing Unit <dist_sensor>.
    Related source file is "/home/ise/sensor/tr/dist_sensor.vhd".
WARNING:Xst:646 - Signal <s_step> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divide_rmdr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <divide_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <divide_b> is used but never assigned. This sourceless signal will be automatically connected to value 0001011010101000.
    Using one-hot encoding for signal <c_state>.
    Found 1-bit register for signal <trig>.
    Found 4-bit register for signal <c_state>.
    Found 10-bit up counter for signal <count>.
    Found 10-bit register for signal <count_wait>.
    Found 10-bit adder for signal <count_wait$addsub0000> created at line 159.
    Found 16-bit register for signal <echo_time>.
    Found 16-bit adder for signal <echo_time$share0000>.
    Found 16-bit register for signal <tmpbin>.
    Summary:
	inferred   1 Counter(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <dist_sensor> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/ise/sensor/tr/top.vhd".
WARNING:Xst:646 - Signal <clk_1m> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_100> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 17
 16-bit adder                                          : 1
 16-bit subtractor                                     : 16
# Counters                                             : 5
 10-bit up counter                                     : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 16
 1-bit register                                        : 12
 16-bit register                                       : 2
 4-bit register                                        : 2
# Comparators                                          : 16
 16-bit comparator greatequal                          : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 17
 1-bit subtractor                                      : 1
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 13-bit subtractor                                     : 1
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 16
 16-bit comparator greatequal                          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <clk_gen_1Hz_v6> ...

Optimizing unit <led4_drv> ...

Optimizing unit <Divide> ...

Optimizing unit <dist_sensor> ...
WARNING:Xst:2677 - Node <clk1/chz_count_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/chz_count_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/chz_count_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/chz_count_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_count_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/clk_mhz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/clk_chz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/clk_hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/clk_mhz2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/clk_hz2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/clk_khz2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/hz_en> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk1/chz_en> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ultra/tmpbin_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ultra/tmpbin_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ultra/tmpbin_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 366
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 44
#      LUT2                        : 47
#      LUT3                        : 60
#      LUT4                        : 37
#      LUT4_D                      : 3
#      MUXCY                       : 93
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 62
#      FD                          : 4
#      FDC                         : 5
#      FDCE                        : 13
#      FDE                         : 30
#      FDRE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 4
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      106  out of   4656     2%  
 Number of Slice Flip Flops:             62  out of   9312     0%  
 Number of 4 input LUTs:                199  out of   9312     2%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 58    |
clk1/clk_khz                       | NONE(led1/one_hot_3)   | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 18    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.475ns (Maximum Frequency: 154.440MHz)
   Minimum input arrival time before clock: 6.333ns
   Maximum output required time after clock: 24.402ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.475ns (frequency: 154.440MHz)
  Total number of paths / destination ports: 1201 / 120
-------------------------------------------------------------------------
Delay:               6.475ns (Levels of Logic = 4)
  Source:            ultra/count_6 (FF)
  Destination:       ultra/echo_time_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ultra/count_6 to ultra/echo_time_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  ultra/count_6 (ultra/count_6)
     LUT4:I0->O            2   0.704   0.451  ultra/count_wait_cmp_eq000015 (ultra/count_wait_cmp_eq000015)
     LUT4:I3->O            4   0.704   0.591  ultra/count_wait_cmp_eq000028 (ultra/count_wait_cmp_eq0000)
     LUT4_D:I3->O         15   0.704   1.096  ultra/echo_time_mux0001<0>11 (ultra/N2)
     LUT2:I1->O            1   0.704   0.000  ultra/echo_time_mux0001<8>1 (ultra/echo_time_mux0001<8>)
     FDE:D                     0.308          ultra/echo_time_8
    ----------------------------------------
    Total                      6.475ns (3.715ns logic, 2.760ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1/clk_khz'
  Clock period: 1.568ns (frequency: 637.755MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.568ns (Levels of Logic = 0)
  Source:            led1/one_hot_2 (FF)
  Destination:       led1/one_hot_3 (FF)
  Source Clock:      clk1/clk_khz rising
  Destination Clock: clk1/clk_khz rising

  Data Path: led1/one_hot_2 to led1/one_hot_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.669  led1/one_hot_2 (led1/one_hot_2)
     FD:D                      0.308          led1/one_hot_3
    ----------------------------------------
    Total                      1.568ns (0.899ns logic, 0.669ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 288 / 80
-------------------------------------------------------------------------
Offset:              6.333ns (Levels of Logic = 4)
  Source:            start (PAD)
  Destination:       ultra/tmpbin_15 (FF)
  Destination Clock: clk rising

  Data Path: start to ultra/tmpbin_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.787  start_IBUF (start_IBUF)
     LUT4:I1->O            1   0.704   0.499  ultra/count_wait_cmp_eq000028_SW0 (N25)
     LUT4_D:I1->LO         1   0.704   0.179  ultra/count_or000021 (N33)
     LUT2:I1->O           13   0.704   0.983  ultra/tmpbin_not00011 (ultra/tmpbin_not0001)
     FDE:CE                    0.555          ultra/tmpbin_3
    ----------------------------------------
    Total                      6.333ns (3.885ns logic, 2.448ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 457257 / 12
-------------------------------------------------------------------------
Offset:              24.402ns (Levels of Logic = 22)
  Source:            ultra/tmpbin_13 (FF)
  Destination:       seg<0> (PAD)
  Source Clock:      clk rising

  Data Path: ultra/tmpbin_13 to seg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.808  ultra/tmpbin_13 (ultra/tmpbin_13)
     LUT2:I0->O            1   0.704   0.499  ultra/inst_divide/y<3>215 (ultra/inst_divide/y<3>215)
     LUT4:I1->O            6   0.704   0.704  ultra/inst_divide/y<3>218 (ultra/inst_divide/y<3>218)
     LUT3:I2->O           23   0.704   1.377  ultra/inst_divide/y<3>232 (bin_3_OBUF)
     LUT3:I0->O            4   0.704   0.622  ultra/inst_divide/var_a_12_mux00091 (ultra/inst_divide/var_a_12_mux0009)
     LUT4:I2->O            1   0.704   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_lut<6> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_lut<6>)
     MUXCY:S->O            1   0.464   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_cy<6> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_cy<7> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_cy<8> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_cy<8>)
     MUXCY:CI->O          31   0.459   1.437  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0011_cy<9> (bin_2_OBUF)
     LUT3:I0->O            2   0.704   0.482  ultra/inst_divide/var_a_11_mux00091 (ultra/inst_divide/var_a_11_mux0009)
     LUT4:I2->O            1   0.704   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_lut<6> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_lut<6>)
     MUXCY:S->O            1   0.464   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_cy<6> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_cy<7> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_cy<8> (ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_cy<8>)
     MUXCY:CI->O          14   0.459   1.175  ultra/inst_divide/Mcompar_var_a_15_cmp_ge0013_cy<9> (bin_1_OBUF)
     LUT4:I0->O            1   0.704   0.000  ultra/inst_divide/var_a_14_mux001311 (ultra/inst_divide/var_a_14_mux00131)
     MUXF5:I1->O           1   0.321   0.499  ultra/inst_divide/var_a_14_mux00131_f5 (ultra/inst_divide/var_a_14_mux0013)
     LUT3:I1->O            1   0.704   0.000  ultra/inst_divide/Mcompar_Rmdr_cmp_ge0000_lut<9> (ultra/inst_divide/Mcompar_Rmdr_cmp_ge0000_lut<9>)
     MUXCY:S->O            2   0.864   0.622  ultra/inst_divide/Mcompar_Rmdr_cmp_ge0000_cy<9> (bin_0_OBUF)
     LUT4:I0->O            7   0.704   0.883  led1/digit<0> (led1/digit<0>)
     LUT4:I0->O            1   0.704   0.420  led1/sseg<0>1 (seg_0_OBUF)
     OBUF:I->O                 3.272          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                     24.402ns (14.874ns logic, 9.528ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1/clk_khz'
  Total number of paths / destination ports: 116 / 11
-------------------------------------------------------------------------
Offset:              8.575ns (Levels of Logic = 4)
  Source:            led1/one_hot_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk1/clk_khz rising

  Data Path: led1/one_hot_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.706  led1/one_hot_1 (led1/one_hot_1)
     LUT2:I0->O            4   0.704   0.591  led1/digit<3>_SW0 (N15)
     LUT4:I3->O            7   0.704   0.883  led1/digit<3> (led1/digit<3>)
     LUT4:I0->O            1   0.704   0.420  led1/sseg<4>1 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      8.575ns (5.975ns logic, 2.600ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.96 secs
 
--> 


Total memory usage is 615372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    2 (   0 filtered)

