-- This file is part of ariadne.
--
-- ariadne is free software: you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free Software
-- Foundation, either version 3 of the License, or (at your option) any later
-- version.
--
-- ariadne is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
-- PARTICULAR PURPOSE. See the GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License along with
-- ariadne. If not, see <https://www.gnu.org/licenses/>.

--------------------------------------------------------------------------------
--               a file header
-- with a
-- variable test_rtl.vhd
-- This is a VHDL architecture
--
-- empty line
--------------------------------------------------------------------------------
-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.12
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  component a
    port (
          clk : in std_logic
         );
  end component;


begin
  a_0 : a
    port map (
      clk => clk);

end rtl;
