// Seed: 1412711266
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_4 = id_2;
  logic id_5 = id_2;
  reg id_6 = id_0, id_7, id_8;
  logic id_9;
  always @* begin
    id_7 <= 1;
  end
endmodule
