Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Nov 24 10:22:04 2019
| Host         : zhatianyics-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KC705_Gen2x8If128_control_sets_placed.rpt
| Design       : KC705_Gen2x8If128
| Device       : xc7k325t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   229 |
| Unused register locations in slices containing registers |   645 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            5 |
|      3 |            1 |
|      4 |           10 |
|      5 |           32 |
|      6 |            5 |
|      7 |            1 |
|      8 |            7 |
|      9 |            1 |
|     10 |            7 |
|     11 |            3 |
|     12 |            4 |
|     14 |            1 |
|     15 |           10 |
|    16+ |          137 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3341 |          999 |
| No           | No                    | Yes                    |             109 |           32 |
| No           | Yes                   | No                     |            5273 |         1670 |
| Yes          | No                    | No                     |            3584 |          880 |
| Yes          | No                    | Yes                    |             193 |           59 |
| Yes          | Yes                   | No                     |            1351 |          431 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                                          Enable Signal                                                                                          |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet         |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                              |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet             |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                  |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadShift0_n_0                                                                                 |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadTrain0_n_0                                                                                 |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]                                                             |                1 |              1 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                                                 |                                                                                                                                                                   |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/sys_or_hot_rst                                                                                                                         |                2 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                              |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | test_channels[0].module1/rState_n_0                                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                              |                                                                                                                                                                   |                1 |              2 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/reset_n_reg1_reg                                                                                                              |                1 |              3 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][33]                                                                         |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                               | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                2 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/_wTxMuxSelectReady                  | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]          |                2 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/RST0                                                                                             |                2 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                          | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]          |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_dcommand[14]                                                                                                  |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][32]                                                                         |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                    |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                           | riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/rCtrValue_reg[0][0]                                                                                  |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                              |                1 |              4 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/rCtrValue                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/rCtrValue_reg[0]_0[0]               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/rCtrValue_reg[0][0]                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].perfifo_ctr_inst/rCtrValue                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rTagCurr_0                                                                                                                                            |                                                                                                                                                                   |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                     |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                        | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].perfifo_ctr_inst/rCtrValue                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                                                         | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                                                         | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                                                         | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                         | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                         | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                            | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                     |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                         | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/E[0]                                | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                3 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                3 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/hdr_register_127_64/WR_EN0                                                                                                       |                                                                                                                                                                   |                4 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                3 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                           | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                              | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                               |                                                                                                                                                                   |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[4]_i_1__4_n_0                                                                        |                1 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                                                         | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              5 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/_wTxMuxSelectReady                                          |                                                                                                                                                                   |                3 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/_wTxMuxSelectReady                  |                                                                                                                                                                   |                3 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                             | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                3 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                          | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |                2 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rShift_1                                                                                                                                              | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                2 |              6 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pl_ltssm_state_q_reg[0]                                                            |                3 |              7 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState0                                                                                              |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |                2 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                  | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |                3 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/provide_count.rCount_reg[5][0]                                                                        |                4 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/provide_count.rCount_reg[5][0]                                                                        |                4 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                        |                                                                                                                                                                   |                1 |              8 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rWords[7]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                   |                5 |              9 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0_0[0]                                                   | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                3 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][1]                                  |                2 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                2 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                2 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rAckCount_reg[0][0]                                                                                           |                3 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                4 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0[0]                                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                4 |             10 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/rRST                                                                                               |                3 |             11 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__0_n_0                                                                              |                3 |             11 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1_n_0                                                                                 |                3 |             11 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                             | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |                4 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                              | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                2 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/wRdEn                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                3 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                          | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |                5 |             12 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/hdr_register_127_64/WR_EN0                                                                                                       |                                                                                                                                                                   |                6 |             14 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                                                    |                                                                                                                                                                   |                5 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                  | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/clear |                4 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/sel                                                         | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/clear |                4 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                                                    |                                                                                                                                                                   |                5 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                       |                                                                                                                                                                   |                6 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                    |                                                                                                                                                                   |                6 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                    |                                                                                                                                                                   |                6 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                    |                                                                                                                                                                   |                5 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                                                    |                                                                                                                                                                   |                4 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                                                    |                                                                                                                                                                   |                7 |             15 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                 |                                                                                                                                                                   |                2 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                           |                                                                                                                                                                   |                2 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | PCIeGen1x8If64_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                            | PCIeGen1x8If64_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                   |                3 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/reorderQueue/data_input/p_0_in[4]                                                                                                                |                6 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |                8 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                                                      |                3 |             16 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/E[0]                                                                                               | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                5 |             17 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |                9 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |                9 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |                9 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |                8 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |                7 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |                8 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |                9 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                  | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |               10 |             19 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                         | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                  |                6 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                5 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                4 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/rMemory_reg_0[0]            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                6 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                        | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                6 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                5 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                4 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                        | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                5 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                5 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_1[0]                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                  |                6 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                6 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                6 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                        | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                4 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                            | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                4 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                        | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |                7 |             20 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                            |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                            |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                            |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rRdPtrPlus1_reg[10]_0[0]                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/provide_count.rCount_reg[5][0]                                                                        |                5 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                           |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/provide_count.rCount_reg[5][0]                                                                        |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                          | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/provide_count.rCount_reg[5][0]                                                                        |                5 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                            |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                          | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/provide_count.rCount_reg[5][0]                                                                        |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                            |                6 |             22 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][95]                                                                                                                | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][108]                                                                        |               15 |             23 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                  |               11 |             25 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out_0                                                                                                                 |                                                                                                                                                                   |               12 |             27 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                          |                                                                                                                                                                   |                6 |             31 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                     |                                                                                                                                                                   |                6 |             31 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                               |                8 |             31 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | test_channels[0].module1/rCount__1                                                                                                                                                              | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                9 |             31 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[95]_i_1_n_0                                                                        |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[31]_i_1_n_0                                                                        |                7 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[63]_i_1_n_0                                                                        |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                     |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[31]_i_1__0_n_0                                                                     |               11 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[1]                 |                                                                                                                                                                   |                7 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[63]_i_1__0_n_0                                                                     |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[95]_i_1__0_n_0                                                                     |                9 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[95]_i_1__1_n_0                                                                     |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[63]_i_1__1_n_0                                                                     |               12 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                      |                9 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[31]_i_1__1_n_0                                                                     |               14 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[2]                                         |                                                                                                                                                                   |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |               10 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | test_channels[0].module1/rLen__0                                                                                                                                                                | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                9 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[0]                 |                                                                                                                                                                   |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |                9 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rUse_reg[0][0]                                                                                                  |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[0]                                         |                                                                                                                                                                   |                4 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][6][0]                                                                                                              |                                                                                                                                                                   |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[3]                                         |                                                                                                                                                                   |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                          |                                                                                                                                                                   |               15 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[1]                                         |                                                                                                                                                                   |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]  |                                                                                                                                                                   |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[2]                 |                                                                                                                                                                   |                6 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][2][0]                    |                                                                                                                                                                   |                4 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_input/p_2_in                                                                                                                                                 |                                                                                                                                                                   |                4 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][37][0]                   |                                                                                                                                                                   |                7 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |                5 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[6]__0_0[0]                                                                              |                8 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                      |               10 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                         |                                                                                                                                                                   |                7 |             32 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                        |                                                                                                                                                                   |                5 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                  |                                                                                                                                                                   |                5 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                  |                                                                                                                                                                   |                7 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/gen_stages[1].rData_reg[1][1]_0[0]                  |                                                                                                                                                                   |                5 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 |                                                                                                                                                                   |                9 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_2[0]                          |                                                                                                                                                                   |                6 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState[1]_i_1__0_n_0                                                                                                             |                                                                                                                                                                   |                9 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                          |                                                                                                                                                                   |                5 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rData_reg[96]                                                        |               10 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33]_0[0] |                                                                                                                                                                   |               10 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33]_1[0] |                                                                                                                                                                   |                5 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0][0]    |                                                                                                                                                                   |                9 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][33][0]   |                                                                                                                                                                   |                9 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_1[0]                          |                                                                                                                                                                   |                6 |             33 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady              |                                                                                                                                                                   |                5 |             34 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out                                                                                                                   |                                                                                                                                                                   |               13 |             37 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][1][0]                                                                                                              |                                                                                                                                                                   |                9 |             37 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rData_reg[1][95]                                                                                                                |                                                                                                                                                                   |               12 |             46 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                          |                                                                                                                                                                   |               11 |             53 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                 |                                                                                                                                                                   |               11 |             53 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[6]__0_0[1]                                                                              |               16 |             62 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rEvent_reg[0]                                                                                                                 |                                                                                                                                                                   |               11 |             64 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                          |                                                                                                                                                                                                 |                                                                                                                                                                   |               32 |             72 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                 |                                                                                                                                                                   |               31 |             72 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rNotRequesting0                                                                                                                      |                                                                                                                                                                   |               20 |             72 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                                                               |               19 |             75 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCountIsWr_i_1_n_0                                                                                                                                 |                                                                                                                                                                   |               13 |             78 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                          |               45 |             79 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                   |                                                                                                                                                                   |               26 |             79 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                  |               22 |             84 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rCapState                                                                                                                     |                                                                                                                                                                   |               34 |             95 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/E[0]                                                                                         |                                                                                                                                                                   |               21 |             95 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/rAddr[63]_i_1__5_n_0                                                                                                           |                                                                                                                                                                   |               26 |             95 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                  |                                                                                                                                                                   |               30 |            111 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                          |                                                                                                                                                                   |               49 |            128 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                         |                                                                                                                                                                   |               33 |            128 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[127]                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[0]                                                                          |               42 |            128 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/E[0]                                                                                                                    | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |               40 |            128 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                  |                                                                                                                                                                   |               25 |            131 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                  |                                                                                                                                                                   |               21 |            131 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                        |                                                                                                                                                                   |               23 |            132 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/gen_stages[1].rData_reg[1][131][0]                                                                                   |                                                                                                                                                                   |               39 |            132 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady__0                                                                                                     |                                                                                                                                                                   |               42 |            132 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                        |                                                                                                                                                                   |               23 |            132 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/E[0]                                                                                                                 |                                                                                                                                                                   |               37 |            132 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                      |               41 |            144 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/gen_data_input_regs[3].packet_valid_register/pipeline_inst/E[0]                                |                                                                                                                                                                   |               27 |            157 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/E[0]                                |                                                                                                                                                                   |               28 |            157 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                  |               44 |            173 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                           |               97 |            309 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/user_reset_out                                                                                                                         |               85 |            317 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                     |              158 |            590 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                          |              268 |            723 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK     |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                          |              245 |            728 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK |                                                                                                                                                                                                 | PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                              |              460 |           1417 |
|  PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2 |                                                                                                                                                                                                 |                                                                                                                                                                   |             1022 |           3557 |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


