
nucleo-STM32G431-Final-Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b808  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000544  0800b9e8  0800b9e8  0001b9e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf2c  0800bf2c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf2c  0800bf2c  0001bf2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf34  0800bf34  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf34  0800bf34  0001bf34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf38  0800bf38  0001bf38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bf3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002180  200001e0  0800c11c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002360  0800c11c  00022360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002dbb1  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c64  00000000  00000000  0004ddc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb8  00000000  00000000  00052a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019f0  00000000  00000000  000545e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023495  00000000  00000000  00055fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fc3e  00000000  00000000  00079465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d80bb  00000000  00000000  000990a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017115e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008630  00000000  00000000  001711b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b9d0 	.word	0x0800b9d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800b9d0 	.word	0x0800b9d0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <print_to_console>:
#include "Globals.h"


/* Function prototypes -----------------------------------------------*/
void print_to_console(char *myString)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b09c      	sub	sp, #112	; 0x70
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
	uint8_t buffer[100];

	strcpy((char*)buffer, myString);
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	6879      	ldr	r1, [r7, #4]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f008 fcb7 	bl	8009912 <strcpy>
	strcat((char*)buffer, "\n");
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff f939 	bl	8000220 <strlen>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	f107 030c 	add.w	r3, r7, #12
 8000fb6:	4413      	add	r3, r2
 8000fb8:	4912      	ldr	r1, [pc, #72]	; (8001004 <print_to_console+0x74>)
 8000fba:	461a      	mov	r2, r3
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	881b      	ldrh	r3, [r3, #0]
 8000fc0:	8013      	strh	r3, [r2, #0]
	strcat((char*)buffer, "\r");
 8000fc2:	f107 030c 	add.w	r3, r7, #12
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff f92a 	bl	8000220 <strlen>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	461a      	mov	r2, r3
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	4413      	add	r3, r2
 8000fd6:	490c      	ldr	r1, [pc, #48]	; (8001008 <print_to_console+0x78>)
 8000fd8:	461a      	mov	r2, r3
 8000fda:	460b      	mov	r3, r1
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff f91b 	bl	8000220 <strlen>
 8000fea:	4603      	mov	r3, r0
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	f107 010c 	add.w	r1, r7, #12
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <print_to_console+0x7c>)
 8000ff8:	f003 ffd8 	bl	8004fac <HAL_UART_Transmit>

}
 8000ffc:	bf00      	nop
 8000ffe:	3770      	adds	r7, #112	; 0x70
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	0800b9e8 	.word	0x0800b9e8
 8001008:	0800b9ec 	.word	0x0800b9ec
 800100c:	2000227c 	.word	0x2000227c

08001010 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Controller */
  ControllerHandle = osThreadNew(Controller_handler, NULL, &Controller_attributes);
 8001014:	4a14      	ldr	r2, [pc, #80]	; (8001068 <MX_FREERTOS_Init+0x58>)
 8001016:	2100      	movs	r1, #0
 8001018:	4814      	ldr	r0, [pc, #80]	; (800106c <MX_FREERTOS_Init+0x5c>)
 800101a:	f004 fe3f 	bl	8005c9c <osThreadNew>
 800101e:	4603      	mov	r3, r0
 8001020:	4a13      	ldr	r2, [pc, #76]	; (8001070 <MX_FREERTOS_Init+0x60>)
 8001022:	6013      	str	r3, [r2, #0]

  /* creation of led_green */
  led_greenHandle = osThreadNew(led_green_handler, NULL, &led_green_attributes);
 8001024:	4a13      	ldr	r2, [pc, #76]	; (8001074 <MX_FREERTOS_Init+0x64>)
 8001026:	2100      	movs	r1, #0
 8001028:	4813      	ldr	r0, [pc, #76]	; (8001078 <MX_FREERTOS_Init+0x68>)
 800102a:	f004 fe37 	bl	8005c9c <osThreadNew>
 800102e:	4603      	mov	r3, r0
 8001030:	4a12      	ldr	r2, [pc, #72]	; (800107c <MX_FREERTOS_Init+0x6c>)
 8001032:	6013      	str	r3, [r2, #0]

  /* creation of ultra_sensor_tr */
  ultra_sensor_trHandle = osThreadNew(Start_ultra_sensor_tr, NULL, &ultra_sensor_tr_attributes);
 8001034:	4a12      	ldr	r2, [pc, #72]	; (8001080 <MX_FREERTOS_Init+0x70>)
 8001036:	2100      	movs	r1, #0
 8001038:	4812      	ldr	r0, [pc, #72]	; (8001084 <MX_FREERTOS_Init+0x74>)
 800103a:	f004 fe2f 	bl	8005c9c <osThreadNew>
 800103e:	4603      	mov	r3, r0
 8001040:	4a11      	ldr	r2, [pc, #68]	; (8001088 <MX_FREERTOS_Init+0x78>)
 8001042:	6013      	str	r3, [r2, #0]

  /* creation of led_yellow */
  led_yellowHandle = osThreadNew(led_yellow_handler, NULL, &led_yellow_attributes);
 8001044:	4a11      	ldr	r2, [pc, #68]	; (800108c <MX_FREERTOS_Init+0x7c>)
 8001046:	2100      	movs	r1, #0
 8001048:	4811      	ldr	r0, [pc, #68]	; (8001090 <MX_FREERTOS_Init+0x80>)
 800104a:	f004 fe27 	bl	8005c9c <osThreadNew>
 800104e:	4603      	mov	r3, r0
 8001050:	4a10      	ldr	r2, [pc, #64]	; (8001094 <MX_FREERTOS_Init+0x84>)
 8001052:	6013      	str	r3, [r2, #0]

  /* creation of led_red */
  led_redHandle = osThreadNew(led_red_handler, NULL, &led_red_attributes);
 8001054:	4a10      	ldr	r2, [pc, #64]	; (8001098 <MX_FREERTOS_Init+0x88>)
 8001056:	2100      	movs	r1, #0
 8001058:	4810      	ldr	r0, [pc, #64]	; (800109c <MX_FREERTOS_Init+0x8c>)
 800105a:	f004 fe1f 	bl	8005c9c <osThreadNew>
 800105e:	4603      	mov	r3, r0
 8001060:	4a0f      	ldr	r2, [pc, #60]	; (80010a0 <MX_FREERTOS_Init+0x90>)
 8001062:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	0800ba48 	.word	0x0800ba48
 800106c:	080010a9 	.word	0x080010a9
 8001070:	20002030 	.word	0x20002030
 8001074:	0800ba6c 	.word	0x0800ba6c
 8001078:	08001215 	.word	0x08001215
 800107c:	20002034 	.word	0x20002034
 8001080:	0800ba90 	.word	0x0800ba90
 8001084:	0800126d 	.word	0x0800126d
 8001088:	2000202c 	.word	0x2000202c
 800108c:	0800bab4 	.word	0x0800bab4
 8001090:	080012b5 	.word	0x080012b5
 8001094:	20002038 	.word	0x20002038
 8001098:	0800bad8 	.word	0x0800bad8
 800109c:	0800130b 	.word	0x0800130b
 80010a0:	2000203c 	.word	0x2000203c
 80010a4:	00000000 	.word	0x00000000

080010a8 <Controller_handler>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Controller_handler */
void Controller_handler(void *argument)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Controller_handler */
  uint32_t timer_ticks = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
  uint8_t reversed_array[8], reversed_array_size = 0, reversed_array_elem = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80010ba:	2300      	movs	r3, #0
 80010bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  float distance;
  char string_number[10];
  SM_STATES state = INIT;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  /* Infinite loop */
  for(;;)
  {
	  /* USER CODE BEGIN SM_Controller */
	  switch(state)
 80010c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d002      	beq.n	80010d4 <Controller_handler+0x2c>
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d019      	beq.n	8001106 <Controller_handler+0x5e>
					  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, CAN_Tx_Data); //Sends the distance to the CAN network.

					  state = IDLE;
					  break;

		  default:    break;
 80010d2:	e08a      	b.n	80011ea <Controller_handler+0x142>
			  	  	  xTaskNotify((TaskHandle_t)led_greenHandle, ON, eSetValueWithOverwrite);
 80010d4:	4b48      	ldr	r3, [pc, #288]	; (80011f8 <Controller_handler+0x150>)
 80010d6:	6818      	ldr	r0, [r3, #0]
 80010d8:	2300      	movs	r3, #0
 80010da:	2203      	movs	r2, #3
 80010dc:	2101      	movs	r1, #1
 80010de:	f006 fbc1 	bl	8007864 <xTaskGenericNotify>
			  	  	  xTaskNotify((TaskHandle_t)led_yellowHandle, OFF, eSetValueWithOverwrite);
 80010e2:	4b46      	ldr	r3, [pc, #280]	; (80011fc <Controller_handler+0x154>)
 80010e4:	6818      	ldr	r0, [r3, #0]
 80010e6:	2300      	movs	r3, #0
 80010e8:	2203      	movs	r2, #3
 80010ea:	2100      	movs	r1, #0
 80010ec:	f006 fbba 	bl	8007864 <xTaskGenericNotify>
			  	  	  xTaskNotify((TaskHandle_t)led_redHandle, OFF, eSetValueWithOverwrite);
 80010f0:	4b43      	ldr	r3, [pc, #268]	; (8001200 <Controller_handler+0x158>)
 80010f2:	6818      	ldr	r0, [r3, #0]
 80010f4:	2300      	movs	r3, #0
 80010f6:	2203      	movs	r2, #3
 80010f8:	2100      	movs	r1, #0
 80010fa:	f006 fbb3 	bl	8007864 <xTaskGenericNotify>
			  	  	  state = IDLE;
 80010fe:	2301      	movs	r3, #1
 8001100:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					  break;
 8001104:	e071      	b.n	80011ea <Controller_handler+0x142>
					   xTaskNotifyWait(0, 0, &timer_ticks, pdMS_TO_TICKS(10));
 8001106:	f107 021c 	add.w	r2, r7, #28
 800110a:	230a      	movs	r3, #10
 800110c:	2100      	movs	r1, #0
 800110e:	2000      	movs	r0, #0
 8001110:	f006 fb48 	bl	80077a4 <xTaskNotifyWait>
					  distance = (SPEED_OF_SOUND * TIMER_PERIOD * timer_ticks)/2;
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fa1c 	bl	8000554 <__aeabi_ui2d>
 800111c:	a334      	add	r3, pc, #208	; (adr r3, 80011f0 <Controller_handler+0x148>)
 800111e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001122:	f7ff fa91 	bl	8000648 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001136:	f7ff fbb1 	bl	800089c <__aeabi_ddiv>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4610      	mov	r0, r2
 8001140:	4619      	mov	r1, r3
 8001142:	f7ff fd59 	bl	8000bf8 <__aeabi_d2f>
 8001146:	4603      	mov	r3, r0
 8001148:	623b      	str	r3, [r7, #32]
					  sprintf(string_number, "%f", distance);
 800114a:	6a38      	ldr	r0, [r7, #32]
 800114c:	f7ff fa24 	bl	8000598 <__aeabi_f2d>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	f107 0008 	add.w	r0, r7, #8
 8001158:	492a      	ldr	r1, [pc, #168]	; (8001204 <Controller_handler+0x15c>)
 800115a:	f008 fb77 	bl	800984c <siprintf>
					  print_to_console(string_number);
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff14 	bl	8000f90 <print_to_console>
					  reversed_array_size = number_to_byte_arr(reversed_array, (uint8_t)distance);
 8001168:	edd7 7a08 	vldr	s15, [r7, #32]
 800116c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001170:	edc7 7a00 	vstr	s15, [r7]
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	b2db      	uxtb	r3, r3
 8001178:	461a      	mov	r2, r3
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4611      	mov	r1, r2
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f8ed 	bl	8001360 <number_to_byte_arr>
 8001186:	4603      	mov	r3, r0
 8001188:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					  reversed_array_elem = reversed_array_size;
 800118c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001190:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					  for(uint8_t counter = 0; counter <= reversed_array_size; counter++)
 8001194:	2300      	movs	r3, #0
 8001196:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800119a:	e014      	b.n	80011c6 <Controller_handler+0x11e>
						  CAN_Tx_Data[counter] = reversed_array[reversed_array_elem];
 800119c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80011a0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011a4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80011a8:	440a      	add	r2, r1
 80011aa:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80011ae:	4a16      	ldr	r2, [pc, #88]	; (8001208 <Controller_handler+0x160>)
 80011b0:	54d1      	strb	r1, [r2, r3]
						  reversed_array_elem--;
 80011b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011b6:	3b01      	subs	r3, #1
 80011b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					  for(uint8_t counter = 0; counter <= reversed_array_size; counter++)
 80011bc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011c0:	3301      	adds	r3, #1
 80011c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80011c6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80011ca:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d9e4      	bls.n	800119c <Controller_handler+0xf4>
					  reversed_array_size = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, CAN_Tx_Data); //Sends the distance to the CAN network.
 80011d8:	4a0b      	ldr	r2, [pc, #44]	; (8001208 <Controller_handler+0x160>)
 80011da:	490c      	ldr	r1, [pc, #48]	; (800120c <Controller_handler+0x164>)
 80011dc:	480c      	ldr	r0, [pc, #48]	; (8001210 <Controller_handler+0x168>)
 80011de:	f001 fa74 	bl	80026ca <HAL_FDCAN_AddMessageToTxFifoQ>
					  state = IDLE;
 80011e2:	2301      	movs	r3, #1
 80011e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					  break;
 80011e8:	bf00      	nop
	  switch(state)
 80011ea:	e76c      	b.n	80010c6 <Controller_handler+0x1e>
 80011ec:	f3af 8000 	nop.w
 80011f0:	3a68b19a 	.word	0x3a68b19a
 80011f4:	3f3c193b 	.word	0x3f3c193b
 80011f8:	20002034 	.word	0x20002034
 80011fc:	20002038 	.word	0x20002038
 8001200:	2000203c 	.word	0x2000203c
 8001204:	0800ba2c 	.word	0x0800ba2c
 8001208:	20002094 	.word	0x20002094
 800120c:	20002048 	.word	0x20002048
 8001210:	2000209c 	.word	0x2000209c

08001214 <led_green_handler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_led_green_handler */
void led_green_handler(void *argument)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	  //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
	  xTaskNotifyWait(0, 0, &flag, pdMS_TO_TICKS(1000));
 800121c:	f107 020c 	add.w	r2, r7, #12
 8001220:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001224:	2100      	movs	r1, #0
 8001226:	2000      	movs	r0, #0
 8001228:	f006 fabc 	bl	80077a4 <xTaskNotifyWait>

	  switch(flag)
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	2b02      	cmp	r3, #2
 8001230:	d013      	beq.n	800125a <led_green_handler+0x46>
 8001232:	2b02      	cmp	r3, #2
 8001234:	d817      	bhi.n	8001266 <led_green_handler+0x52>
 8001236:	2b00      	cmp	r3, #0
 8001238:	d008      	beq.n	800124c <led_green_handler+0x38>
 800123a:	2b01      	cmp	r3, #1
 800123c:	d113      	bne.n	8001266 <led_green_handler+0x52>
	  {
	  	  case ON: HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, ON);
 800123e:	2201      	movs	r2, #1
 8001240:	2101      	movs	r1, #1
 8001242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001246:	f002 f853 	bl	80032f0 <HAL_GPIO_WritePin>
	               break;
 800124a:	e00d      	b.n	8001268 <led_green_handler+0x54>

	  	  case OFF: HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, OFF);
 800124c:	2200      	movs	r2, #0
 800124e:	2101      	movs	r1, #1
 8001250:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001254:	f002 f84c 	bl	80032f0 <HAL_GPIO_WritePin>
	  	            break;
 8001258:	e006      	b.n	8001268 <led_green_handler+0x54>

	  	  case TOGGLE: HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 800125a:	2101      	movs	r1, #1
 800125c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001260:	f002 f85e 	bl	8003320 <HAL_GPIO_TogglePin>
	  	               break;
 8001264:	e000      	b.n	8001268 <led_green_handler+0x54>

	  	  default: break;
 8001266:	bf00      	nop
	  xTaskNotifyWait(0, 0, &flag, pdMS_TO_TICKS(1000));
 8001268:	e7d8      	b.n	800121c <led_green_handler+0x8>
	...

0800126c <Start_ultra_sensor_tr>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_ultra_sensor_tr */
void Start_ultra_sensor_tr(void *argument)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_ultra_sensor_tr */
  TickType_t xLastWakeTime;
  HAL_TIM_Base_Start(&htim8);
 8001274:	480e      	ldr	r0, [pc, #56]	; (80012b0 <Start_ultra_sensor_tr+0x44>)
 8001276:	f003 f8e7 	bl	8004448 <HAL_TIM_Base_Start>

  xLastWakeTime = xTaskGetTickCount();
 800127a:	f005 fec7 	bl	800700c <xTaskGetTickCount>
 800127e:	4603      	mov	r3, r0
 8001280:	60fb      	str	r3, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(ULTR_TRG_GPIO_Port, ULTR_TRG_Pin, GPIO_PIN_SET);
 8001282:	2201      	movs	r2, #1
 8001284:	2110      	movs	r1, #16
 8001286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800128a:	f002 f831 	bl	80032f0 <HAL_GPIO_WritePin>
	  delay_us(100);
 800128e:	2064      	movs	r0, #100	; 0x64
 8001290:	f000 fe10 	bl	8001eb4 <delay_us>
	  HAL_GPIO_WritePin(ULTR_TRG_GPIO_Port, ULTR_TRG_Pin, GPIO_PIN_RESET);
 8001294:	2200      	movs	r2, #0
 8001296:	2110      	movs	r1, #16
 8001298:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800129c:	f002 f828 	bl	80032f0 <HAL_GPIO_WritePin>

      vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	2164      	movs	r1, #100	; 0x64
 80012a6:	4618      	mov	r0, r3
 80012a8:	f005 fd16 	bl	8006cd8 <vTaskDelayUntil>
	  HAL_GPIO_WritePin(ULTR_TRG_GPIO_Port, ULTR_TRG_Pin, GPIO_PIN_SET);
 80012ac:	e7e9      	b.n	8001282 <Start_ultra_sensor_tr+0x16>
 80012ae:	bf00      	nop
 80012b0:	2000214c 	.word	0x2000214c

080012b4 <led_yellow_handler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_led_yellow_handler */
void led_yellow_handler(void *argument)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t flag;

  /* Infinite loop */
  for(;;)
  {
	  xTaskNotifyWait(0, 0, &flag, pdMS_TO_TICKS(1000));
 80012bc:	f107 020c 	add.w	r2, r7, #12
 80012c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c4:	2100      	movs	r1, #0
 80012c6:	2000      	movs	r0, #0
 80012c8:	f006 fa6c 	bl	80077a4 <xTaskNotifyWait>

	  switch(flag)
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d013      	beq.n	80012fa <led_yellow_handler+0x46>
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d817      	bhi.n	8001306 <led_yellow_handler+0x52>
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d008      	beq.n	80012ec <led_yellow_handler+0x38>
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d113      	bne.n	8001306 <led_yellow_handler+0x52>
	  {
		  case ON: HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, ON);
 80012de:	2201      	movs	r2, #1
 80012e0:	2120      	movs	r1, #32
 80012e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e6:	f002 f803 	bl	80032f0 <HAL_GPIO_WritePin>
				   break;
 80012ea:	e00d      	b.n	8001308 <led_yellow_handler+0x54>

		  case OFF: HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, OFF);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2120      	movs	r1, #32
 80012f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f4:	f001 fffc 	bl	80032f0 <HAL_GPIO_WritePin>
				    break;
 80012f8:	e006      	b.n	8001308 <led_yellow_handler+0x54>

		  case TOGGLE: HAL_GPIO_TogglePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin);
 80012fa:	2120      	movs	r1, #32
 80012fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001300:	f002 f80e 	bl	8003320 <HAL_GPIO_TogglePin>
				       break;
 8001304:	e000      	b.n	8001308 <led_yellow_handler+0x54>

		  default: break;
 8001306:	bf00      	nop
	  xTaskNotifyWait(0, 0, &flag, pdMS_TO_TICKS(1000));
 8001308:	e7d8      	b.n	80012bc <led_yellow_handler+0x8>

0800130a <led_red_handler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_led_red_handler */
void led_red_handler(void *argument)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b084      	sub	sp, #16
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
  uint32_t flag;

  /* Infinite loop */
  for(;;)
  {
	  xTaskNotifyWait(0, 0, &flag, pdMS_TO_TICKS(1000));
 8001312:	f107 020c 	add.w	r2, r7, #12
 8001316:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131a:	2100      	movs	r1, #0
 800131c:	2000      	movs	r0, #0
 800131e:	f006 fa41 	bl	80077a4 <xTaskNotifyWait>

	  switch(flag)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2b02      	cmp	r3, #2
 8001326:	d013      	beq.n	8001350 <led_red_handler+0x46>
 8001328:	2b02      	cmp	r3, #2
 800132a:	d817      	bhi.n	800135c <led_red_handler+0x52>
 800132c:	2b00      	cmp	r3, #0
 800132e:	d008      	beq.n	8001342 <led_red_handler+0x38>
 8001330:	2b01      	cmp	r3, #1
 8001332:	d113      	bne.n	800135c <led_red_handler+0x52>
	  {
		  case ON: HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, ON);
 8001334:	2201      	movs	r2, #1
 8001336:	2140      	movs	r1, #64	; 0x40
 8001338:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133c:	f001 ffd8 	bl	80032f0 <HAL_GPIO_WritePin>
				   break;
 8001340:	e00d      	b.n	800135e <led_red_handler+0x54>

		  case OFF: HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, OFF);
 8001342:	2200      	movs	r2, #0
 8001344:	2140      	movs	r1, #64	; 0x40
 8001346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134a:	f001 ffd1 	bl	80032f0 <HAL_GPIO_WritePin>
				    break;
 800134e:	e006      	b.n	800135e <led_red_handler+0x54>

		  case TOGGLE: HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8001350:	2140      	movs	r1, #64	; 0x40
 8001352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001356:	f001 ffe3 	bl	8003320 <HAL_GPIO_TogglePin>
				       break;
 800135a:	e000      	b.n	800135e <led_red_handler+0x54>

		  default: break;
 800135c:	bf00      	nop
	  xTaskNotifyWait(0, 0, &flag, pdMS_TO_TICKS(1000));
 800135e:	e7d8      	b.n	8001312 <led_red_handler+0x8>

08001360 <number_to_byte_arr>:
* @brief Function that converts a number to a byte array.
* @param argument: Array address, number to convert
* @retval Number or array elements
*/
uint8_t number_to_byte_arr(uint8_t *byte_array, uint32_t number_to_convert)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
	uint8_t arr_index = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	73fb      	strb	r3, [r7, #15]

	while(number_to_convert > 0)
 800136e:	e00b      	b.n	8001388 <number_to_byte_arr+0x28>
	{
		byte_array[arr_index] = number_to_convert & 0xFF;
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	4413      	add	r3, r2
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	701a      	strb	r2, [r3, #0]
	    number_to_convert >>= 8;
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	603b      	str	r3, [r7, #0]
	    arr_index++;
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	3301      	adds	r3, #1
 8001386:	73fb      	strb	r3, [r7, #15]
	while(number_to_convert > 0)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <number_to_byte_arr+0x10>
	}

	return arr_index - 1;  //Decrease 1 unit due to zero indexing.
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	3b01      	subs	r3, #1
 8001392:	b2db      	uxtb	r3, r3
}
 8001394:	4618      	mov	r0, r3
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80013a4:	4b20      	ldr	r3, [pc, #128]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013a6:	4a21      	ldr	r2, [pc, #132]	; (800142c <MX_FDCAN1_Init+0x8c>)
 80013a8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80013aa:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80013b0:	4b1d      	ldr	r3, [pc, #116]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013b2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013b6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80013b8:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80013be:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80013c4:	4b18      	ldr	r3, [pc, #96]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80013ca:	4b17      	ldr	r3, [pc, #92]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80013d0:	4b15      	ldr	r3, [pc, #84]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 80013d6:	4b14      	ldr	r3, [pc, #80]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013d8:	2210      	movs	r2, #16
 80013da:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 63;
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013de:	223f      	movs	r2, #63	; 0x3f
 80013e0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 16;
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013e4:	2210      	movs	r2, #16
 80013e6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013f0:	2204      	movs	r2, #4
 80013f2:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013f6:	2205      	movs	r2, #5
 80013f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <MX_FDCAN1_Init+0x88>)
 80013fc:	2204      	movs	r2, #4
 80013fe:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <MX_FDCAN1_Init+0x88>)
 8001402:	2201      	movs	r2, #1
 8001404:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <MX_FDCAN1_Init+0x88>)
 8001408:	2200      	movs	r2, #0
 800140a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800140c:	4b06      	ldr	r3, [pc, #24]	; (8001428 <MX_FDCAN1_Init+0x88>)
 800140e:	2200      	movs	r2, #0
 8001410:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001412:	4805      	ldr	r0, [pc, #20]	; (8001428 <MX_FDCAN1_Init+0x88>)
 8001414:	f000 ff4c 	bl	80022b0 <HAL_FDCAN_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 800141e:	f000 fa15 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	2000209c 	.word	0x2000209c
 800142c:	40006400 	.word	0x40006400

08001430 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b09a      	sub	sp, #104	; 0x68
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001448:	f107 0310 	add.w	r3, r7, #16
 800144c:	2244      	movs	r2, #68	; 0x44
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f007 fcb4 	bl	8008dbe <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a24      	ldr	r2, [pc, #144]	; (80014ec <HAL_FDCAN_MspInit+0xbc>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d141      	bne.n	80014e4 <HAL_FDCAN_MspInit+0xb4>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001464:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001466:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800146a:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800146c:	f107 0310 	add.w	r3, r7, #16
 8001470:	4618      	mov	r0, r3
 8001472:	f002 fda1 	bl	8003fb8 <HAL_RCCEx_PeriphCLKConfig>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800147c:	f000 f9e6 	bl	800184c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001480:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <HAL_FDCAN_MspInit+0xc0>)
 8001482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001484:	4a1a      	ldr	r2, [pc, #104]	; (80014f0 <HAL_FDCAN_MspInit+0xc0>)
 8001486:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800148a:	6593      	str	r3, [r2, #88]	; 0x58
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <HAL_FDCAN_MspInit+0xc0>)
 800148e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001498:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <HAL_FDCAN_MspInit+0xc0>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149c:	4a14      	ldr	r2, [pc, #80]	; (80014f0 <HAL_FDCAN_MspInit+0xc0>)
 800149e:	f043 0301 	orr.w	r3, r3, #1
 80014a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <HAL_FDCAN_MspInit+0xc0>)
 80014a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a8:	f003 0301 	and.w	r3, r3, #1
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80014b0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80014b4:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80014c2:	2309      	movs	r3, #9
 80014c4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d0:	f001 fd74 	bl	8002fbc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80014d4:	2200      	movs	r2, #0
 80014d6:	2105      	movs	r1, #5
 80014d8:	2015      	movs	r0, #21
 80014da:	f000 fec1 	bl	8002260 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80014de:	2015      	movs	r0, #21
 80014e0:	f000 fed8 	bl	8002294 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80014e4:	bf00      	nop
 80014e6:	3768      	adds	r7, #104	; 0x68
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40006400 	.word	0x40006400
 80014f0:	40021000 	.word	0x40021000

080014f4 <FDCAN1_MSG_config>:
  }
}

/* USER CODE BEGIN 1 */
void FDCAN1_MSG_config(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b088      	sub	sp, #32
 80014f8:	af02      	add	r7, sp, #8
	//CAN_Tx_Data[1] = 0x00;
	//CAN_Tx_Data[2] = 0x00;
	//CAN_Tx_Data[3] = 0x00;

	/* Configure Rx filter */
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80014fa:	2300      	movs	r3, #0
 80014fc:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001502:	2302      	movs	r3, #2
 8001504:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001506:	2301      	movs	r3, #1
 8001508:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x124;
 800150a:	f44f 7392 	mov.w	r3, #292	; 0x124
 800150e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x7FF;
 8001510:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001514:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001516:	463b      	mov	r3, r7
 8001518:	4619      	mov	r1, r3
 800151a:	4824      	ldr	r0, [pc, #144]	; (80015ac <FDCAN1_MSG_config+0xb8>)
 800151c:	f001 f822 	bl	8002564 <HAL_FDCAN_ConfigFilter>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <FDCAN1_MSG_config+0x36>
	{
	    Error_Handler();
 8001526:	f000 f991 	bl	800184c <Error_Handler>
	}

	/* Configure global filter to reject all non-matching frames */
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 800152a:	2300      	movs	r3, #0
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2300      	movs	r3, #0
 8001530:	2202      	movs	r2, #2
 8001532:	2102      	movs	r1, #2
 8001534:	481d      	ldr	r0, [pc, #116]	; (80015ac <FDCAN1_MSG_config+0xb8>)
 8001536:	f001 f86f 	bl	8002618 <HAL_FDCAN_ConfigGlobalFilter>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <FDCAN1_MSG_config+0x50>
	{
	    Error_Handler();
 8001540:	f000 f984 	bl	800184c <Error_Handler>
	}

	/* Activate Rx FIFO 0 watermark notification */
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8001544:	2200      	movs	r2, #0
 8001546:	2101      	movs	r1, #1
 8001548:	4818      	ldr	r0, [pc, #96]	; (80015ac <FDCAN1_MSG_config+0xb8>)
 800154a:	f001 f9dd 	bl	8002908 <HAL_FDCAN_ActivateNotification>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <FDCAN1_MSG_config+0x64>
	{
	    Error_Handler();
 8001554:	f000 f97a 	bl	800184c <Error_Handler>
	}

	/* Prepare Tx Header */
	TxHeader.Identifier = 0x322;
 8001558:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 800155a:	f240 3222 	movw	r2, #802	; 0x322
 800155e:	601a      	str	r2, [r3, #0]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8001560:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 8001562:	2200      	movs	r2, #0
 8001564:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800156c:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 800156e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001572:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001574:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 8001576:	2200      	movs	r2, #0
 8001578:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 800157c:	2200      	movs	r2, #0
 800157e:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001580:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 8001582:	2200      	movs	r2, #0
 8001584:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 8001588:	2200      	movs	r2, #0
 800158a:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <FDCAN1_MSG_config+0xbc>)
 800158e:	2200      	movs	r2, #0
 8001590:	621a      	str	r2, [r3, #32]

	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <FDCAN1_MSG_config+0xb8>)
 8001594:	f001 f871 	bl	800267a <HAL_FDCAN_Start>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <FDCAN1_MSG_config+0xae>
	{
	    Error_Handler();
 800159e:	f000 f955 	bl	800184c <Error_Handler>
	}
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000209c 	.word	0x2000209c
 80015b0:	20002048 	.word	0x20002048

080015b4 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
	/* Retrieve Rx messages from RX FIFO0 */
	HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, CAN_Rx_Data);
 80015be:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <HAL_FDCAN_RxFifo0Callback+0x44>)
 80015c0:	4a0e      	ldr	r2, [pc, #56]	; (80015fc <HAL_FDCAN_RxFifo0Callback+0x48>)
 80015c2:	2140      	movs	r1, #64	; 0x40
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f001 f8c5 	bl	8002754 <HAL_FDCAN_GetRxMessage>

	/* Display LEDx */
	if ((RxHeader.Identifier == 0x124) && (RxHeader.IdType == FDCAN_STANDARD_ID))
 80015ca:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <HAL_FDCAN_RxFifo0Callback+0x48>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f5b3 7f92 	cmp.w	r3, #292	; 0x124
 80015d2:	d10c      	bne.n	80015ee <HAL_FDCAN_RxFifo0Callback+0x3a>
 80015d4:	4b09      	ldr	r3, [pc, #36]	; (80015fc <HAL_FDCAN_RxFifo0Callback+0x48>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d108      	bne.n	80015ee <HAL_FDCAN_RxFifo0Callback+0x3a>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80015dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e0:	4807      	ldr	r0, [pc, #28]	; (8001600 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 80015e2:	f001 fe9d 	bl	8003320 <HAL_GPIO_TogglePin>
		distance_thershold = CAN_Rx_Data[0];       //Replace global variable with MUTEX.
 80015e6:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <HAL_FDCAN_RxFifo0Callback+0x44>)
 80015e8:	781a      	ldrb	r2, [r3, #0]
 80015ea:	4b06      	ldr	r3, [pc, #24]	; (8001604 <HAL_FDCAN_RxFifo0Callback+0x50>)
 80015ec:	701a      	strb	r2, [r3, #0]
	}

}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20002040 	.word	0x20002040
 80015fc:	2000206c 	.word	0x2000206c
 8001600:	48000400 	.word	0x48000400
 8001604:	20001fc0 	.word	0x20001fc0

08001608 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b088      	sub	sp, #32
 800160c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	60da      	str	r2, [r3, #12]
 800161c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161e:	4b2e      	ldr	r3, [pc, #184]	; (80016d8 <MX_GPIO_Init+0xd0>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001622:	4a2d      	ldr	r2, [pc, #180]	; (80016d8 <MX_GPIO_Init+0xd0>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	64d3      	str	r3, [r2, #76]	; 0x4c
 800162a:	4b2b      	ldr	r3, [pc, #172]	; (80016d8 <MX_GPIO_Init+0xd0>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001636:	4b28      	ldr	r3, [pc, #160]	; (80016d8 <MX_GPIO_Init+0xd0>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163a:	4a27      	ldr	r2, [pc, #156]	; (80016d8 <MX_GPIO_Init+0xd0>)
 800163c:	f043 0302 	orr.w	r3, r3, #2
 8001640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001642:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <MX_GPIO_Init+0xd0>)
 8001644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GREEN_LED_Pin|ULTR_TRG_Pin|YELLOW_LED_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	2171      	movs	r1, #113	; 0x71
 8001652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001656:	f001 fe4b 	bl	80032f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001660:	481e      	ldr	r0, [pc, #120]	; (80016dc <MX_GPIO_Init+0xd4>)
 8001662:	f001 fe45 	bl	80032f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|ULTR_TRG_Pin|YELLOW_LED_Pin|RED_LED_Pin;
 8001666:	2371      	movs	r3, #113	; 0x71
 8001668:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166a:	2301      	movs	r3, #1
 800166c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001676:	f107 030c 	add.w	r3, r7, #12
 800167a:	4619      	mov	r1, r3
 800167c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001680:	f001 fc9c 	bl	8002fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULRT_ECHO_Pin;
 8001684:	2302      	movs	r3, #2
 8001686:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001688:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800168c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ULRT_ECHO_GPIO_Port, &GPIO_InitStruct);
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	4619      	mov	r1, r3
 8001698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800169c:	f001 fc8e 	bl	8002fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a6:	2301      	movs	r3, #1
 80016a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	4619      	mov	r1, r3
 80016b8:	4808      	ldr	r0, [pc, #32]	; (80016dc <MX_GPIO_Init+0xd4>)
 80016ba:	f001 fc7f 	bl	8002fbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	2105      	movs	r1, #5
 80016c2:	2007      	movs	r0, #7
 80016c4:	f000 fdcc 	bl	8002260 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80016c8:	2007      	movs	r0, #7
 80016ca:	f000 fde3 	bl	8002294 <HAL_NVIC_EnableIRQ>

}
 80016ce:	bf00      	nop
 80016d0:	3720      	adds	r7, #32
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40021000 	.word	0x40021000
 80016dc:	48000400 	.word	0x48000400

080016e0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af02      	add	r7, sp, #8
 80016e6:	4603      	mov	r3, r0
 80016e8:	80fb      	strh	r3, [r7, #6]
	GPIO_PinState state;

	if(GPIO_Pin == ULRT_ECHO_Pin) /* Interrupt function for ECHO signal */
 80016ea:	88fb      	ldrh	r3, [r7, #6]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d11c      	bne.n	800172a <HAL_GPIO_EXTI_Callback+0x4a>
	{
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);

		state = HAL_GPIO_ReadPin(ULRT_ECHO_GPIO_Port, ULRT_ECHO_Pin);
 80016f0:	2102      	movs	r1, #2
 80016f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f6:	f001 fde3 	bl	80032c0 <HAL_GPIO_ReadPin>
 80016fa:	4603      	mov	r3, r0
 80016fc:	73fb      	strb	r3, [r7, #15]

		switch(state)
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d006      	beq.n	8001712 <HAL_GPIO_EXTI_Callback+0x32>
 8001704:	2b01      	cmp	r3, #1
 8001706:	d112      	bne.n	800172e <HAL_GPIO_EXTI_Callback+0x4e>
		{
			case GPIO_PIN_SET:  /*Rising Edge*/
								__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001708:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <HAL_GPIO_EXTI_Callback+0x58>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2200      	movs	r2, #0
 800170e:	625a      	str	r2, [r3, #36]	; 0x24
								break;
 8001710:	e00e      	b.n	8001730 <HAL_GPIO_EXTI_Callback+0x50>

			case GPIO_PIN_RESET: /*Falling Edge*/
								 xTaskNotifyFromISR((TaskHandle_t)ControllerHandle, __HAL_TIM_GET_COUNTER(&htim2), eSetValueWithOverwrite, NULL);
 8001712:	4b0a      	ldr	r3, [pc, #40]	; (800173c <HAL_GPIO_EXTI_Callback+0x5c>)
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <HAL_GPIO_EXTI_Callback+0x58>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800171c:	2300      	movs	r3, #0
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	2300      	movs	r3, #0
 8001722:	2203      	movs	r2, #3
 8001724:	f006 f95c 	bl	80079e0 <xTaskGenericNotifyFromISR>
								 break;
 8001728:	e002      	b.n	8001730 <HAL_GPIO_EXTI_Callback+0x50>

			default: break;
		}

	}
 800172a:	bf00      	nop
 800172c:	e000      	b.n	8001730 <HAL_GPIO_EXTI_Callback+0x50>
			default: break;
 800172e:	bf00      	nop

}
 8001730:	bf00      	nop
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	200021e4 	.word	0x200021e4
 800173c:	20002030 	.word	0x20002030

08001740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  distance_thershold = 10;
 8001744:	4b10      	ldr	r3, [pc, #64]	; (8001788 <main+0x48>)
 8001746:	220a      	movs	r2, #10
 8001748:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800174a:	f000 fc9a 	bl	8002082 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800174e:	f000 f81f 	bl	8001790 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001752:	f7ff ff59 	bl	8001608 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001756:	f000 fbc7 	bl	8001ee8 <MX_USART2_UART_Init>
  MX_FDCAN1_Init();
 800175a:	f7ff fe21 	bl	80013a0 <MX_FDCAN1_Init>
  MX_TIM6_Init();
 800175e:	f000 fa81 	bl	8001c64 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001762:	f000 fab5 	bl	8001cd0 <MX_TIM7_Init>
  MX_TIM8_Init();
 8001766:	f000 fae9 	bl	8001d3c <MX_TIM8_Init>
  MX_TIM2_Init();
 800176a:	f000 fa2d 	bl	8001bc8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  FDCAN1_MSG_config();
 800176e:	f7ff fec1 	bl	80014f4 <FDCAN1_MSG_config>
  HAL_TIM_Base_Start(&htim2);
 8001772:	4806      	ldr	r0, [pc, #24]	; (800178c <main+0x4c>)
 8001774:	f002 fe68 	bl	8004448 <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001778:	f004 fa46 	bl	8005c08 <osKernelInitialize>
  MX_FREERTOS_Init();
 800177c:	f7ff fc48 	bl	8001010 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001780:	f004 fa66 	bl	8005c50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001784:	e7fe      	b.n	8001784 <main+0x44>
 8001786:	bf00      	nop
 8001788:	20001fc0 	.word	0x20001fc0
 800178c:	200021e4 	.word	0x200021e4

08001790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b094      	sub	sp, #80	; 0x50
 8001794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001796:	f107 0318 	add.w	r3, r7, #24
 800179a:	2238      	movs	r2, #56	; 0x38
 800179c:	2100      	movs	r1, #0
 800179e:	4618      	mov	r0, r3
 80017a0:	f007 fb0d 	bl	8008dbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
 80017b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017b2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80017b6:	f001 fde5 	bl	8003384 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017ba:	2302      	movs	r3, #2
 80017bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017c2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017c4:	2340      	movs	r3, #64	; 0x40
 80017c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c8:	2302      	movs	r3, #2
 80017ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017cc:	2302      	movs	r3, #2
 80017ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80017d0:	2301      	movs	r3, #1
 80017d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80017d4:	230a      	movs	r3, #10
 80017d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017d8:	2302      	movs	r3, #2
 80017da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017dc:	2302      	movs	r3, #2
 80017de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017e0:	2302      	movs	r3, #2
 80017e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e4:	f107 0318 	add.w	r3, r7, #24
 80017e8:	4618      	mov	r0, r3
 80017ea:	f001 fe7f 	bl	80034ec <HAL_RCC_OscConfig>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80017f4:	f000 f82a 	bl	800184c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f8:	230f      	movs	r3, #15
 80017fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017fc:	2303      	movs	r3, #3
 80017fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	2102      	movs	r1, #2
 8001810:	4618      	mov	r0, r3
 8001812:	f002 f983 	bl	8003b1c <HAL_RCC_ClockConfig>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800181c:	f000 f816 	bl	800184c <Error_Handler>
  }
}
 8001820:	bf00      	nop
 8001822:	3750      	adds	r7, #80	; 0x50
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a04      	ldr	r2, [pc, #16]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d101      	bne.n	800183e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800183a:	f000 fc3b 	bl	80020b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40012c00 	.word	0x40012c00

0800184c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001850:	b672      	cpsid	i
}
 8001852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001854:	e7fe      	b.n	8001854 <Error_Handler+0x8>
	...

08001858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185e:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_MspInit+0x50>)
 8001860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001862:	4a11      	ldr	r2, [pc, #68]	; (80018a8 <HAL_MspInit+0x50>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6613      	str	r3, [r2, #96]	; 0x60
 800186a:	4b0f      	ldr	r3, [pc, #60]	; (80018a8 <HAL_MspInit+0x50>)
 800186c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <HAL_MspInit+0x50>)
 8001878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800187a:	4a0b      	ldr	r2, [pc, #44]	; (80018a8 <HAL_MspInit+0x50>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001880:	6593      	str	r3, [r2, #88]	; 0x58
 8001882:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <HAL_MspInit+0x50>)
 8001884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	603b      	str	r3, [r7, #0]
 800188c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	210f      	movs	r1, #15
 8001892:	f06f 0001 	mvn.w	r0, #1
 8001896:	f000 fce3 	bl	8002260 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800189a:	f001 fe17 	bl	80034cc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000

080018ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	; 0x30
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80018bc:	2300      	movs	r3, #0
 80018be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018c2:	4b2d      	ldr	r3, [pc, #180]	; (8001978 <HAL_InitTick+0xcc>)
 80018c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018c6:	4a2c      	ldr	r2, [pc, #176]	; (8001978 <HAL_InitTick+0xcc>)
 80018c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018cc:	6613      	str	r3, [r2, #96]	; 0x60
 80018ce:	4b2a      	ldr	r3, [pc, #168]	; (8001978 <HAL_InitTick+0xcc>)
 80018d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018da:	f107 020c 	add.w	r2, r7, #12
 80018de:	f107 0310 	add.w	r3, r7, #16
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f002 faef 	bl	8003ec8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018ea:	f002 fad7 	bl	8003e9c <HAL_RCC_GetPCLK2Freq>
 80018ee:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f2:	4a22      	ldr	r2, [pc, #136]	; (800197c <HAL_InitTick+0xd0>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	0c9b      	lsrs	r3, r3, #18
 80018fa:	3b01      	subs	r3, #1
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018fe:	4b20      	ldr	r3, [pc, #128]	; (8001980 <HAL_InitTick+0xd4>)
 8001900:	4a20      	ldr	r2, [pc, #128]	; (8001984 <HAL_InitTick+0xd8>)
 8001902:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001904:	4b1e      	ldr	r3, [pc, #120]	; (8001980 <HAL_InitTick+0xd4>)
 8001906:	f240 32e7 	movw	r2, #999	; 0x3e7
 800190a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800190c:	4a1c      	ldr	r2, [pc, #112]	; (8001980 <HAL_InitTick+0xd4>)
 800190e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001910:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001912:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <HAL_InitTick+0xd4>)
 8001914:	2200      	movs	r2, #0
 8001916:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_InitTick+0xd4>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 800191e:	4818      	ldr	r0, [pc, #96]	; (8001980 <HAL_InitTick+0xd4>)
 8001920:	f002 fd3a 	bl	8004398 <HAL_TIM_Base_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800192a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800192e:	2b00      	cmp	r3, #0
 8001930:	d11b      	bne.n	800196a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001932:	4813      	ldr	r0, [pc, #76]	; (8001980 <HAL_InitTick+0xd4>)
 8001934:	f002 fdea 	bl	800450c <HAL_TIM_Base_Start_IT>
 8001938:	4603      	mov	r3, r0
 800193a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800193e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001942:	2b00      	cmp	r3, #0
 8001944:	d111      	bne.n	800196a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001946:	2019      	movs	r0, #25
 8001948:	f000 fca4 	bl	8002294 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b0f      	cmp	r3, #15
 8001950:	d808      	bhi.n	8001964 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001952:	2200      	movs	r2, #0
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	2019      	movs	r0, #25
 8001958:	f000 fc82 	bl	8002260 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800195c:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <HAL_InitTick+0xdc>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	e002      	b.n	800196a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }
 /* Return function status */
  return status;
 800196a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800196e:	4618      	mov	r0, r3
 8001970:	3730      	adds	r7, #48	; 0x30
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40021000 	.word	0x40021000
 800197c:	431bde83 	.word	0x431bde83
 8001980:	20002100 	.word	0x20002100
 8001984:	40012c00 	.word	0x40012c00
 8001988:	20000004 	.word	0x20000004

0800198c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001990:	e7fe      	b.n	8001990 <NMI_Handler+0x4>

08001992 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001996:	e7fe      	b.n	8001996 <HardFault_Handler+0x4>

08001998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800199c:	e7fe      	b.n	800199c <MemManage_Handler+0x4>

0800199e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800199e:	b480      	push	{r7}
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a2:	e7fe      	b.n	80019a2 <BusFault_Handler+0x4>

080019a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <UsageFault_Handler+0x4>

080019aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ULRT_ECHO_Pin);
 80019bc:	2002      	movs	r0, #2
 80019be:	f001 fcc9 	bl	8003354 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <FDCAN1_IT0_IRQHandler+0x10>)
 80019ce:	f001 f881 	bl	8002ad4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	2000209c 	.word	0x2000209c

080019dc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <TIM1_UP_TIM16_IRQHandler+0x10>)
 80019e2:	f002 fdfd 	bl	80045e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20002100 	.word	0x20002100

080019f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <TIM6_DAC_IRQHandler+0x10>)
 80019f6:	f002 fdf3 	bl	80045e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20002198 	.word	0x20002198

08001a04 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001a08:	4802      	ldr	r0, [pc, #8]	; (8001a14 <TIM7_IRQHandler+0x10>)
 8001a0a:	f002 fde9 	bl	80045e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20002230 	.word	0x20002230

08001a18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
	return 1;
 8001a1c:	2301      	movs	r3, #1
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <_kill>:

int _kill(int pid, int sig)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a32:	f007 f893 	bl	8008b5c <__errno>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2216      	movs	r2, #22
 8001a3a:	601a      	str	r2, [r3, #0]
	return -1;
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_exit>:

void _exit (int status)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff ffe7 	bl	8001a28 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a5a:	e7fe      	b.n	8001a5a <_exit+0x12>

08001a5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	e00a      	b.n	8001a84 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a6e:	f3af 8000 	nop.w
 8001a72:	4601      	mov	r1, r0
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	1c5a      	adds	r2, r3, #1
 8001a78:	60ba      	str	r2, [r7, #8]
 8001a7a:	b2ca      	uxtb	r2, r1
 8001a7c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dbf0      	blt.n	8001a6e <_read+0x12>
	}

return len;
 8001a8c:	687b      	ldr	r3, [r7, #4]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	e009      	b.n	8001abc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	60ba      	str	r2, [r7, #8]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	dbf1      	blt.n	8001aa8 <_write+0x12>
	}
	return len;
 8001ac4:	687b      	ldr	r3, [r7, #4]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_close>:

int _close(int file)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
	return -1;
 8001ad6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001af6:	605a      	str	r2, [r3, #4]
	return 0;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_isatty>:

int _isatty(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
	return 1;
 8001b0e:	2301      	movs	r3, #1
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
	return 0;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
	...

08001b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b40:	4a14      	ldr	r2, [pc, #80]	; (8001b94 <_sbrk+0x5c>)
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <_sbrk+0x60>)
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b4c:	4b13      	ldr	r3, [pc, #76]	; (8001b9c <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b54:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <_sbrk+0x64>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	; (8001ba0 <_sbrk+0x68>)
 8001b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	; (8001b9c <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d207      	bcs.n	8001b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b68:	f006 fff8 	bl	8008b5c <__errno>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	220c      	movs	r2, #12
 8001b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	e009      	b.n	8001b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b78:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	; (8001b9c <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	4a05      	ldr	r2, [pc, #20]	; (8001b9c <_sbrk+0x64>)
 8001b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20008000 	.word	0x20008000
 8001b98:	00000400 	.word	0x00000400
 8001b9c:	200001fc 	.word	0x200001fc
 8001ba0:	20002360 	.word	0x20002360

08001ba4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	; (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bce:	f107 0310 	add.w	r3, r7, #16
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001be6:	4b1e      	ldr	r3, [pc, #120]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001be8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bee:	4b1c      	ldr	r3, [pc, #112]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf4:	4b1a      	ldr	r3, [pc, #104]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001bfa:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001c00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c02:	4b17      	ldr	r3, [pc, #92]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c08:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c0e:	4814      	ldr	r0, [pc, #80]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001c10:	f002 fbc2 	bl	8004398 <HAL_TIM_Base_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c1a:	f7ff fe17 	bl	800184c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	4619      	mov	r1, r3
 8001c2a:	480d      	ldr	r0, [pc, #52]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001c2c:	f002 fe58 	bl	80048e0 <HAL_TIM_ConfigClockSource>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c36:	f7ff fe09 	bl	800184c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	4619      	mov	r1, r3
 8001c46:	4806      	ldr	r0, [pc, #24]	; (8001c60 <MX_TIM2_Init+0x98>)
 8001c48:	f003 f898 	bl	8004d7c <HAL_TIMEx_MasterConfigSynchronization>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c52:	f7ff fdfb 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c56:	bf00      	nop
 8001c58:	3720      	adds	r7, #32
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200021e4 	.word	0x200021e4

08001c64 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c74:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <MX_TIM6_Init+0x64>)
 8001c76:	4a15      	ldr	r2, [pc, #84]	; (8001ccc <MX_TIM6_Init+0x68>)
 8001c78:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001c7a:	4b13      	ldr	r3, [pc, #76]	; (8001cc8 <MX_TIM6_Init+0x64>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c80:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <MX_TIM6_Init+0x64>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001c86:	4b10      	ldr	r3, [pc, #64]	; (8001cc8 <MX_TIM6_Init+0x64>)
 8001c88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c8c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <MX_TIM6_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c94:	480c      	ldr	r0, [pc, #48]	; (8001cc8 <MX_TIM6_Init+0x64>)
 8001c96:	f002 fb7f 	bl	8004398 <HAL_TIM_Base_Init>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001ca0:	f7ff fdd4 	bl	800184c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4805      	ldr	r0, [pc, #20]	; (8001cc8 <MX_TIM6_Init+0x64>)
 8001cb2:	f003 f863 	bl	8004d7c <HAL_TIMEx_MasterConfigSynchronization>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001cbc:	f7ff fdc6 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001cc0:	bf00      	nop
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20002198 	.word	0x20002198
 8001ccc:	40001000 	.word	0x40001000

08001cd0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001ce0:	4b14      	ldr	r3, [pc, #80]	; (8001d34 <MX_TIM7_Init+0x64>)
 8001ce2:	4a15      	ldr	r2, [pc, #84]	; (8001d38 <MX_TIM7_Init+0x68>)
 8001ce4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001ce6:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <MX_TIM7_Init+0x64>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cec:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <MX_TIM7_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001cf2:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <MX_TIM7_Init+0x64>)
 8001cf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cf8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	; (8001d34 <MX_TIM7_Init+0x64>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001d00:	480c      	ldr	r0, [pc, #48]	; (8001d34 <MX_TIM7_Init+0x64>)
 8001d02:	f002 fb49 	bl	8004398 <HAL_TIM_Base_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001d0c:	f7ff fd9e 	bl	800184c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d10:	2300      	movs	r3, #0
 8001d12:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001d18:	1d3b      	adds	r3, r7, #4
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4805      	ldr	r0, [pc, #20]	; (8001d34 <MX_TIM7_Init+0x64>)
 8001d1e:	f003 f82d 	bl	8004d7c <HAL_TIMEx_MasterConfigSynchronization>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001d28:	f7ff fd90 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20002230 	.word	0x20002230
 8001d38:	40001400 	.word	0x40001400

08001d3c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b088      	sub	sp, #32
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d42:	f107 0310 	add.w	r3, r7, #16
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d5a:	4b20      	ldr	r3, [pc, #128]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d5c:	4a20      	ldr	r2, [pc, #128]	; (8001de0 <MX_TIM8_Init+0xa4>)
 8001d5e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 80-1;
 8001d60:	4b1e      	ldr	r3, [pc, #120]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d62:	224f      	movs	r2, #79	; 0x4f
 8001d64:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d66:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65534;
 8001d6c:	4b1b      	ldr	r3, [pc, #108]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d6e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001d72:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d74:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d7a:	4b18      	ldr	r3, [pc, #96]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d80:	4b16      	ldr	r3, [pc, #88]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001d86:	4815      	ldr	r0, [pc, #84]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001d88:	f002 fb06 	bl	8004398 <HAL_TIM_Base_Init>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001d92:	f7ff fd5b 	bl	800184c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001d9c:	f107 0310 	add.w	r3, r7, #16
 8001da0:	4619      	mov	r1, r3
 8001da2:	480e      	ldr	r0, [pc, #56]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001da4:	f002 fd9c 	bl	80048e0 <HAL_TIM_ConfigClockSource>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001dae:	f7ff fd4d 	bl	800184c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4806      	ldr	r0, [pc, #24]	; (8001ddc <MX_TIM8_Init+0xa0>)
 8001dc4:	f002 ffda 	bl	8004d7c <HAL_TIMEx_MasterConfigSynchronization>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001dce:	f7ff fd3d 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001dd2:	bf00      	nop
 8001dd4:	3720      	adds	r7, #32
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	2000214c 	.word	0x2000214c
 8001de0:	40013400 	.word	0x40013400

08001de4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001df4:	d10c      	bne.n	8001e10 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001df6:	4b2b      	ldr	r3, [pc, #172]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfa:	4a2a      	ldr	r2, [pc, #168]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6593      	str	r3, [r2, #88]	; 0x58
 8001e02:	4b28      	ldr	r3, [pc, #160]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001e0e:	e044      	b.n	8001e9a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM6)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a24      	ldr	r2, [pc, #144]	; (8001ea8 <HAL_TIM_Base_MspInit+0xc4>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d114      	bne.n	8001e44 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e1a:	4b22      	ldr	r3, [pc, #136]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1e:	4a21      	ldr	r2, [pc, #132]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e20:	f043 0310 	orr.w	r3, r3, #16
 8001e24:	6593      	str	r3, [r2, #88]	; 0x58
 8001e26:	4b1f      	ldr	r3, [pc, #124]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2105      	movs	r1, #5
 8001e36:	2036      	movs	r0, #54	; 0x36
 8001e38:	f000 fa12 	bl	8002260 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e3c:	2036      	movs	r0, #54	; 0x36
 8001e3e:	f000 fa29 	bl	8002294 <HAL_NVIC_EnableIRQ>
}
 8001e42:	e02a      	b.n	8001e9a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM7)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a18      	ldr	r2, [pc, #96]	; (8001eac <HAL_TIM_Base_MspInit+0xc8>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d114      	bne.n	8001e78 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001e4e:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e52:	4a14      	ldr	r2, [pc, #80]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e54:	f043 0320 	orr.w	r3, r3, #32
 8001e58:	6593      	str	r3, [r2, #88]	; 0x58
 8001e5a:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001e66:	2200      	movs	r2, #0
 8001e68:	2105      	movs	r1, #5
 8001e6a:	2037      	movs	r0, #55	; 0x37
 8001e6c:	f000 f9f8 	bl	8002260 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e70:	2037      	movs	r0, #55	; 0x37
 8001e72:	f000 fa0f 	bl	8002294 <HAL_NVIC_EnableIRQ>
}
 8001e76:	e010      	b.n	8001e9a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM8)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a0c      	ldr	r2, [pc, #48]	; (8001eb0 <HAL_TIM_Base_MspInit+0xcc>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d10b      	bne.n	8001e9a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001e82:	4b08      	ldr	r3, [pc, #32]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e86:	4a07      	ldr	r2, [pc, #28]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e8c:	6613      	str	r3, [r2, #96]	; 0x60
 8001e8e:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <HAL_TIM_Base_MspInit+0xc0>)
 8001e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
}
 8001e9a:	bf00      	nop
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40001000 	.word	0x40001000
 8001eac:	40001400 	.word	0x40001400
 8001eb0:	40013400 	.word	0x40013400

08001eb4 <delay_us>:
  }
}

/* USER CODE BEGIN 1 */
void delay_us(uint16_t us)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8001ebe:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <delay_us+0x30>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim8) < us);
 8001ec6:	bf00      	nop
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <delay_us+0x30>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d3f9      	bcc.n	8001ec8 <delay_us+0x14>
}
 8001ed4:	bf00      	nop
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	2000214c 	.word	0x2000214c

08001ee8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eec:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001eee:	4a23      	ldr	r2, [pc, #140]	; (8001f7c <MX_USART2_UART_Init+0x94>)
 8001ef0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ef2:	4b21      	ldr	r3, [pc, #132]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001ef4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ef8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001efa:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f00:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f06:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f0c:	4b1a      	ldr	r3, [pc, #104]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f0e:	220c      	movs	r2, #12
 8001f10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f12:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f18:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f1e:	4b16      	ldr	r3, [pc, #88]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f24:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f2a:	4b13      	ldr	r3, [pc, #76]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f30:	4811      	ldr	r0, [pc, #68]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f32:	f002 ffeb 	bl	8004f0c <HAL_UART_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001f3c:	f7ff fc86 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f40:	2100      	movs	r1, #0
 8001f42:	480d      	ldr	r0, [pc, #52]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f44:	f003 fd52 	bl	80059ec <HAL_UARTEx_SetTxFifoThreshold>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001f4e:	f7ff fc7d 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f52:	2100      	movs	r1, #0
 8001f54:	4808      	ldr	r0, [pc, #32]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f56:	f003 fd87 	bl	8005a68 <HAL_UARTEx_SetRxFifoThreshold>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001f60:	f7ff fc74 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001f64:	4804      	ldr	r0, [pc, #16]	; (8001f78 <MX_USART2_UART_Init+0x90>)
 8001f66:	f003 fd08 	bl	800597a <HAL_UARTEx_DisableFifoMode>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001f70:	f7ff fc6c 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f74:	bf00      	nop
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	2000227c 	.word	0x2000227c
 8001f7c:	40004400 	.word	0x40004400

08001f80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b09a      	sub	sp, #104	; 0x68
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f88:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f98:	f107 0310 	add.w	r3, r7, #16
 8001f9c:	2244      	movs	r2, #68	; 0x44
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f006 ff0c 	bl	8008dbe <memset>
  if(uartHandle->Instance==USART2)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a1f      	ldr	r2, [pc, #124]	; (8002028 <HAL_UART_MspInit+0xa8>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d136      	bne.n	800201e <HAL_UART_MspInit+0x9e>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fb8:	f107 0310 	add.w	r3, r7, #16
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f001 fffb 	bl	8003fb8 <HAL_RCCEx_PeriphCLKConfig>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fc8:	f7ff fc40 	bl	800184c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fcc:	4b17      	ldr	r3, [pc, #92]	; (800202c <HAL_UART_MspInit+0xac>)
 8001fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd0:	4a16      	ldr	r2, [pc, #88]	; (800202c <HAL_UART_MspInit+0xac>)
 8001fd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fd6:	6593      	str	r3, [r2, #88]	; 0x58
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <HAL_UART_MspInit+0xac>)
 8001fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <HAL_UART_MspInit+0xac>)
 8001fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe8:	4a10      	ldr	r2, [pc, #64]	; (800202c <HAL_UART_MspInit+0xac>)
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff0:	4b0e      	ldr	r3, [pc, #56]	; (800202c <HAL_UART_MspInit+0xac>)
 8001ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	60bb      	str	r3, [r7, #8]
 8001ffa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001ffc:	230c      	movs	r3, #12
 8001ffe:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002000:	2302      	movs	r3, #2
 8002002:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002008:	2300      	movs	r3, #0
 800200a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800200c:	2307      	movs	r3, #7
 800200e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002010:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002014:	4619      	mov	r1, r3
 8002016:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800201a:	f000 ffcf 	bl	8002fbc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800201e:	bf00      	nop
 8002020:	3768      	adds	r7, #104	; 0x68
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40004400 	.word	0x40004400
 800202c:	40021000 	.word	0x40021000

08002030 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002030:	480d      	ldr	r0, [pc, #52]	; (8002068 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002032:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002034:	480d      	ldr	r0, [pc, #52]	; (800206c <LoopForever+0x6>)
  ldr r1, =_edata
 8002036:	490e      	ldr	r1, [pc, #56]	; (8002070 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002038:	4a0e      	ldr	r2, [pc, #56]	; (8002074 <LoopForever+0xe>)
  movs r3, #0
 800203a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800203c:	e002      	b.n	8002044 <LoopCopyDataInit>

0800203e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800203e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002042:	3304      	adds	r3, #4

08002044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002048:	d3f9      	bcc.n	800203e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800204a:	4a0b      	ldr	r2, [pc, #44]	; (8002078 <LoopForever+0x12>)
  ldr r4, =_ebss
 800204c:	4c0b      	ldr	r4, [pc, #44]	; (800207c <LoopForever+0x16>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002050:	e001      	b.n	8002056 <LoopFillZerobss>

08002052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002054:	3204      	adds	r2, #4

08002056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002058:	d3fb      	bcc.n	8002052 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800205a:	f7ff fda3 	bl	8001ba4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800205e:	f006 fe79 	bl	8008d54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002062:	f7ff fb6d 	bl	8001740 <main>

08002066 <LoopForever>:

LoopForever:
    b LoopForever
 8002066:	e7fe      	b.n	8002066 <LoopForever>
  ldr   r0, =_estack
 8002068:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800206c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002070:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002074:	0800bf3c 	.word	0x0800bf3c
  ldr r2, =_sbss
 8002078:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800207c:	20002360 	.word	0x20002360

08002080 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002080:	e7fe      	b.n	8002080 <ADC1_2_IRQHandler>

08002082 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002088:	2300      	movs	r3, #0
 800208a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800208c:	2003      	movs	r0, #3
 800208e:	f000 f8dc 	bl	800224a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002092:	2005      	movs	r0, #5
 8002094:	f7ff fc0a 	bl	80018ac <HAL_InitTick>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d002      	beq.n	80020a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	71fb      	strb	r3, [r7, #7]
 80020a2:	e001      	b.n	80020a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020a4:	f7ff fbd8 	bl	8001858 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020a8:	79fb      	ldrb	r3, [r7, #7]

}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_IncTick+0x1c>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <HAL_IncTick+0x20>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4413      	add	r3, r2
 80020c2:	4a03      	ldr	r2, [pc, #12]	; (80020d0 <HAL_IncTick+0x1c>)
 80020c4:	6013      	str	r3, [r2, #0]
}
 80020c6:	bf00      	nop
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	2000230c 	.word	0x2000230c
 80020d4:	20000008 	.word	0x20000008

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	2000230c 	.word	0x2000230c

080020f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002100:	4b0c      	ldr	r3, [pc, #48]	; (8002134 <__NVIC_SetPriorityGrouping+0x44>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002106:	68ba      	ldr	r2, [r7, #8]
 8002108:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800210c:	4013      	ands	r3, r2
 800210e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002118:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800211c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002122:	4a04      	ldr	r2, [pc, #16]	; (8002134 <__NVIC_SetPriorityGrouping+0x44>)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	60d3      	str	r3, [r2, #12]
}
 8002128:	bf00      	nop
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800213c:	4b04      	ldr	r3, [pc, #16]	; (8002150 <__NVIC_GetPriorityGrouping+0x18>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	0a1b      	lsrs	r3, r3, #8
 8002142:	f003 0307 	and.w	r3, r3, #7
}
 8002146:	4618      	mov	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	2b00      	cmp	r3, #0
 8002164:	db0b      	blt.n	800217e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	f003 021f 	and.w	r2, r3, #31
 800216c:	4907      	ldr	r1, [pc, #28]	; (800218c <__NVIC_EnableIRQ+0x38>)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	095b      	lsrs	r3, r3, #5
 8002174:	2001      	movs	r0, #1
 8002176:	fa00 f202 	lsl.w	r2, r0, r2
 800217a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100

08002190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	6039      	str	r1, [r7, #0]
 800219a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	db0a      	blt.n	80021ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	490c      	ldr	r1, [pc, #48]	; (80021dc <__NVIC_SetPriority+0x4c>)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	0112      	lsls	r2, r2, #4
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	440b      	add	r3, r1
 80021b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b8:	e00a      	b.n	80021d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4908      	ldr	r1, [pc, #32]	; (80021e0 <__NVIC_SetPriority+0x50>)
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	3b04      	subs	r3, #4
 80021c8:	0112      	lsls	r2, r2, #4
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	440b      	add	r3, r1
 80021ce:	761a      	strb	r2, [r3, #24]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	e000e100 	.word	0xe000e100
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	; 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f1c3 0307 	rsb	r3, r3, #7
 80021fe:	2b04      	cmp	r3, #4
 8002200:	bf28      	it	cs
 8002202:	2304      	movcs	r3, #4
 8002204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3304      	adds	r3, #4
 800220a:	2b06      	cmp	r3, #6
 800220c:	d902      	bls.n	8002214 <NVIC_EncodePriority+0x30>
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	3b03      	subs	r3, #3
 8002212:	e000      	b.n	8002216 <NVIC_EncodePriority+0x32>
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	f04f 32ff 	mov.w	r2, #4294967295
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43da      	mvns	r2, r3
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	401a      	ands	r2, r3
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800222c:	f04f 31ff 	mov.w	r1, #4294967295
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	fa01 f303 	lsl.w	r3, r1, r3
 8002236:	43d9      	mvns	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223c:	4313      	orrs	r3, r2
         );
}
 800223e:	4618      	mov	r0, r3
 8002240:	3724      	adds	r7, #36	; 0x24
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ff4c 	bl	80020f0 <__NVIC_SetPriorityGrouping>
}
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
 800226c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800226e:	f7ff ff63 	bl	8002138 <__NVIC_GetPriorityGrouping>
 8002272:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	68b9      	ldr	r1, [r7, #8]
 8002278:	6978      	ldr	r0, [r7, #20]
 800227a:	f7ff ffb3 	bl	80021e4 <NVIC_EncodePriority>
 800227e:	4602      	mov	r2, r0
 8002280:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002284:	4611      	mov	r1, r2
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff ff82 	bl	8002190 <__NVIC_SetPriority>
}
 800228c:	bf00      	nop
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff ff56 	bl	8002154 <__NVIC_EnableIRQ>
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e147      	b.n	8002552 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d106      	bne.n	80022dc <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f7ff f8aa 	bl	8001430 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	699a      	ldr	r2, [r3, #24]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0210 	bic.w	r2, r2, #16
 80022ea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022ec:	f7ff fef4 	bl	80020d8 <HAL_GetTick>
 80022f0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80022f2:	e012      	b.n	800231a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80022f4:	f7ff fef0 	bl	80020d8 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b0a      	cmp	r3, #10
 8002300:	d90b      	bls.n	800231a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002306:	f043 0201 	orr.w	r2, r3, #1
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2203      	movs	r2, #3
 8002312:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e11b      	b.n	8002552 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	2b08      	cmp	r3, #8
 8002326:	d0e5      	beq.n	80022f4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	699a      	ldr	r2, [r3, #24]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f042 0201 	orr.w	r2, r2, #1
 8002336:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002338:	f7ff fece 	bl	80020d8 <HAL_GetTick>
 800233c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800233e:	e012      	b.n	8002366 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002340:	f7ff feca 	bl	80020d8 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b0a      	cmp	r3, #10
 800234c:	d90b      	bls.n	8002366 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002352:	f043 0201 	orr.w	r2, r3, #1
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2203      	movs	r2, #3
 800235e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e0f5      	b.n	8002552 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0e5      	beq.n	8002340 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0202 	orr.w	r2, r2, #2
 8002382:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a74      	ldr	r2, [pc, #464]	; (800255c <HAL_FDCAN_Init+0x2ac>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d103      	bne.n	8002396 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800238e:	4a74      	ldr	r2, [pc, #464]	; (8002560 <HAL_FDCAN_Init+0x2b0>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	7c1b      	ldrb	r3, [r3, #16]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d108      	bne.n	80023b0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	699a      	ldr	r2, [r3, #24]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023ac:	619a      	str	r2, [r3, #24]
 80023ae:	e007      	b.n	80023c0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	699a      	ldr	r2, [r3, #24]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023be:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	7c5b      	ldrb	r3, [r3, #17]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d108      	bne.n	80023da <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	699a      	ldr	r2, [r3, #24]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023d6:	619a      	str	r2, [r3, #24]
 80023d8:	e007      	b.n	80023ea <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	699a      	ldr	r2, [r3, #24]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80023e8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	7c9b      	ldrb	r3, [r3, #18]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d108      	bne.n	8002404 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	699a      	ldr	r2, [r3, #24]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002400:	619a      	str	r2, [r3, #24]
 8002402:	e007      	b.n	8002414 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	699a      	ldr	r2, [r3, #24]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002412:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	699a      	ldr	r2, [r3, #24]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002438:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0210 	bic.w	r2, r2, #16
 8002448:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d108      	bne.n	8002464 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699a      	ldr	r2, [r3, #24]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f042 0204 	orr.w	r2, r2, #4
 8002460:	619a      	str	r2, [r3, #24]
 8002462:	e02c      	b.n	80024be <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d028      	beq.n	80024be <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	2b02      	cmp	r3, #2
 8002472:	d01c      	beq.n	80024ae <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699a      	ldr	r2, [r3, #24]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002482:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	691a      	ldr	r2, [r3, #16]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f042 0210 	orr.w	r2, r2, #16
 8002492:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	2b03      	cmp	r3, #3
 800249a:	d110      	bne.n	80024be <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	699a      	ldr	r2, [r3, #24]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0220 	orr.w	r2, r2, #32
 80024aa:	619a      	str	r2, [r3, #24]
 80024ac:	e007      	b.n	80024be <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	699a      	ldr	r2, [r3, #24]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f042 0220 	orr.w	r2, r2, #32
 80024bc:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	3b01      	subs	r3, #1
 80024c4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024ce:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80024d6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	3b01      	subs	r3, #1
 80024e0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80024e6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80024e8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024f2:	d115      	bne.n	8002520 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fe:	3b01      	subs	r3, #1
 8002500:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002502:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002508:	3b01      	subs	r3, #1
 800250a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800250c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	3b01      	subs	r3, #1
 8002516:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800251c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800251e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 fc6e 	bl	8002e18 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40006400 	.word	0x40006400
 8002560:	40006500 	.word	0x40006500

08002564 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8002564:	b480      	push	{r7}
 8002566:	b087      	sub	sp, #28
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002574:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002576:	7dfb      	ldrb	r3, [r7, #23]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d002      	beq.n	8002582 <HAL_FDCAN_ConfigFilter+0x1e>
 800257c:	7dfb      	ldrb	r3, [r7, #23]
 800257e:	2b02      	cmp	r3, #2
 8002580:	d13d      	bne.n	80025fe <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d119      	bne.n	80025be <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002596:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800259e:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80025a4:	4313      	orrs	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	e01d      	b.n	80025fa <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	075a      	lsls	r2, r3, #29
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	079a      	lsls	r2, r3, #30
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4413      	add	r3, r2
 80025e6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	3304      	adds	r3, #4
 80025f2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e006      	b.n	800260c <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002602:	f043 0202 	orr.w	r2, r3, #2
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
  }
}
 800260c:	4618      	mov	r0, r3
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
 8002624:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b01      	cmp	r3, #1
 8002630:	d116      	bne.n	8002660 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800263a:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	011a      	lsls	r2, r3, #4
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	431a      	orrs	r2, r3
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	431a      	orrs	r2, r3
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	431a      	orrs	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800265c:	2300      	movs	r3, #0
 800265e:	e006      	b.n	800266e <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002664:	f043 0204 	orr.w	r2, r3, #4
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
  }
}
 800266e:	4618      	mov	r0, r3
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b01      	cmp	r3, #1
 800268c:	d110      	bne.n	80026b0 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2202      	movs	r2, #2
 8002692:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	699a      	ldr	r2, [r3, #24]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f022 0201 	bic.w	r2, r2, #1
 80026a4:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80026ac:	2300      	movs	r3, #0
 80026ae:	e006      	b.n	80026be <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026b4:	f043 0204 	orr.w	r2, r3, #4
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
  }
}
 80026be:	4618      	mov	r0, r3
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b086      	sub	sp, #24
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	60f8      	str	r0, [r7, #12]
 80026d2:	60b9      	str	r1, [r7, #8]
 80026d4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d12c      	bne.n	800273c <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80026ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d007      	beq.n	8002702 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e023      	b.n	800274a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800270a:	0c1b      	lsrs	r3, r3, #16
 800270c:	f003 0303 	and.w	r3, r3, #3
 8002710:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	68b9      	ldr	r1, [r7, #8]
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 fbd3 	bl	8002ec4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2101      	movs	r1, #1
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	fa01 f202 	lsl.w	r2, r1, r2
 800272a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800272e:	2201      	movs	r2, #1
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	409a      	lsls	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	e006      	b.n	800274a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002740:	f043 0208 	orr.w	r2, r3, #8
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
  }
}
 800274a:	4618      	mov	r0, r3
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002754:	b480      	push	{r7}
 8002756:	b08b      	sub	sp, #44	; 0x2c
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
 8002760:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002768:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800276a:	7efb      	ldrb	r3, [r7, #27]
 800276c:	2b02      	cmp	r3, #2
 800276e:	f040 80bc 	bne.w	80028ea <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	2b40      	cmp	r3, #64	; 0x40
 8002776:	d121      	bne.n	80027bc <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	2b00      	cmp	r3, #0
 8002786:	d107      	bne.n	8002798 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800278c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0af      	b.n	80028f8 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0303 	and.w	r3, r3, #3
 80027a6:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80027ac:	69fa      	ldr	r2, [r7, #28]
 80027ae:	4613      	mov	r3, r2
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	4413      	add	r3, r2
 80027b4:	00db      	lsls	r3, r3, #3
 80027b6:	440b      	add	r3, r1
 80027b8:	627b      	str	r3, [r7, #36]	; 0x24
 80027ba:	e020      	b.n	80027fe <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027c4:	f003 030f 	and.w	r3, r3, #15
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d107      	bne.n	80027dc <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e08d      	b.n	80028f8 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027e4:	0a1b      	lsrs	r3, r3, #8
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80027f0:	69fa      	ldr	r2, [r7, #28]
 80027f2:	4613      	mov	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	4413      	add	r3, r2
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	440b      	add	r3, r1
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80027fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0c9b      	lsrs	r3, r3, #18
 8002818:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	e005      	b.n	800282e <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002848:	3304      	adds	r3, #4
 800284a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800284c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	b29a      	uxth	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	0e1b      	lsrs	r3, r3, #24
 8002880:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	0fda      	lsrs	r2, r3, #31
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002894:	3304      	adds	r3, #4
 8002896:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800289c:	2300      	movs	r3, #0
 800289e:	623b      	str	r3, [r7, #32]
 80028a0:	e00a      	b.n	80028b8 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	6a3b      	ldr	r3, [r7, #32]
 80028a6:	441a      	add	r2, r3
 80028a8:	6839      	ldr	r1, [r7, #0]
 80028aa:	6a3b      	ldr	r3, [r7, #32]
 80028ac:	440b      	add	r3, r1
 80028ae:	7812      	ldrb	r2, [r2, #0]
 80028b0:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	3301      	adds	r3, #1
 80028b6:	623b      	str	r3, [r7, #32]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	0c1b      	lsrs	r3, r3, #16
 80028be:	4a11      	ldr	r2, [pc, #68]	; (8002904 <HAL_FDCAN_GetRxMessage+0x1b0>)
 80028c0:	5cd3      	ldrb	r3, [r2, r3]
 80028c2:	461a      	mov	r2, r3
 80028c4:	6a3b      	ldr	r3, [r7, #32]
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d3eb      	bcc.n	80028a2 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2b40      	cmp	r3, #64	; 0x40
 80028ce:	d105      	bne.n	80028dc <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	69fa      	ldr	r2, [r7, #28]
 80028d6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80028da:	e004      	b.n	80028e6 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	69fa      	ldr	r2, [r7, #28]
 80028e2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	e006      	b.n	80028f8 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ee:	f043 0208 	orr.w	r2, r3, #8
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
  }
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	372c      	adds	r7, #44	; 0x2c
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	0800bb14 	.word	0x0800bb14

08002908 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800291a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800291c:	7dfb      	ldrb	r3, [r7, #23]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d003      	beq.n	800292a <HAL_FDCAN_ActivateNotification+0x22>
 8002922:	7dfb      	ldrb	r3, [r7, #23]
 8002924:	2b02      	cmp	r3, #2
 8002926:	f040 80c8 	bne.w	8002aba <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002930:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	2b00      	cmp	r3, #0
 800293a:	d004      	beq.n	8002946 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d03b      	beq.n	80029be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800294c:	2b00      	cmp	r3, #0
 800294e:	d004      	beq.n	800295a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d031      	beq.n	80029be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002960:	2b00      	cmp	r3, #0
 8002962:	d004      	beq.n	800296e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	2b00      	cmp	r3, #0
 800296c:	d027      	beq.n	80029be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002974:	2b00      	cmp	r3, #0
 8002976:	d004      	beq.n	8002982 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b00      	cmp	r3, #0
 8002980:	d01d      	beq.n	80029be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002988:	2b00      	cmp	r3, #0
 800298a:	d004      	beq.n	8002996 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	f003 0310 	and.w	r3, r3, #16
 8002992:	2b00      	cmp	r3, #0
 8002994:	d013      	beq.n	80029be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800299c:	2b00      	cmp	r3, #0
 800299e:	d004      	beq.n	80029aa <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	f003 0320 	and.w	r3, r3, #32
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d009      	beq.n	80029be <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00c      	beq.n	80029ce <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d107      	bne.n	80029ce <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 0201 	orr.w	r2, r2, #1
 80029cc:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d004      	beq.n	80029e2 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d13b      	bne.n	8002a5a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d004      	beq.n	80029f6 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d131      	bne.n	8002a5a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d004      	beq.n	8002a0a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d127      	bne.n	8002a5a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d004      	beq.n	8002a1e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	f003 0308 	and.w	r3, r3, #8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d11d      	bne.n	8002a5a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d004      	beq.n	8002a32 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	f003 0310 	and.w	r3, r3, #16
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d113      	bne.n	8002a5a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d004      	beq.n	8002a46 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	f003 0320 	and.w	r3, r3, #32
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d109      	bne.n	8002a5a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00c      	beq.n	8002a6a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d007      	beq.n	8002a6a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f042 0202 	orr.w	r2, r2, #2
 8002a68:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d009      	beq.n	8002a88 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d009      	beq.n	8002aa6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	e006      	b.n	8002ac8 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002abe:	f043 0202 	orr.w	r2, r3, #2
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
  }
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	371c      	adds	r7, #28
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	; 0x28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ae2:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002ae6:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af0:	4013      	ands	r3, r2
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b06:	6a3a      	ldr	r2, [r7, #32]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b16:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b2a:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8002b2e:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b42:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002b46:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	4013      	ands	r3, r2
 8002b52:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00d      	beq.n	8002b7e <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d006      	beq.n	8002b7e <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2240      	movs	r2, #64	; 0x40
 8002b76:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 f92e 	bl	8002dda <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d01b      	beq.n	8002bc4 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d014      	beq.n	8002bc4 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ba2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bba:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002bbc:	6939      	ldr	r1, [r7, #16]
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f000 f8ec 	bl	8002d9c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d007      	beq.n	8002bda <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bd0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002bd2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f8b6 	bl	8002d46 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8002bda:	6a3b      	ldr	r3, [r7, #32]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d007      	beq.n	8002bf0 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6a3a      	ldr	r2, [r7, #32]
 8002be6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002be8:	6a39      	ldr	r1, [r7, #32]
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7fe fce2 	bl	80015b4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d007      	beq.n	8002c06 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	69fa      	ldr	r2, [r7, #28]
 8002bfc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002bfe:	69f9      	ldr	r1, [r7, #28]
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 f8ab 	bl	8002d5c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00e      	beq.n	8002c32 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d007      	beq.n	8002c32 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c2a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f8a0 	bl	8002d72 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d01a      	beq.n	8002c76 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d013      	beq.n	8002c76 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002c56:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	4013      	ands	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2280      	movs	r2, #128	; 0x80
 8002c6c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002c6e:	68f9      	ldr	r1, [r7, #12]
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f888 	bl	8002d86 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00e      	beq.n	8002ca2 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d007      	beq.n	8002ca2 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c9a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 f888 	bl	8002db2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ca8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00e      	beq.n	8002cce <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d007      	beq.n	8002cce <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002cc6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f87c 	bl	8002dc6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d011      	beq.n	8002d00 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cf2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cf8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d007      	beq.n	8002d16 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	697a      	ldr	r2, [r7, #20]
 8002d0c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002d0e:	6979      	ldr	r1, [r7, #20]
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f876 	bl	8002e02 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d009      	beq.n	8002d30 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d002      	beq.n	8002d3e <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f858 	bl	8002dee <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002d3e:	bf00      	nop
 8002d40:	3728      	adds	r7, #40	; 0x28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
 8002d4e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002d7a:	bf00      	nop
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
 8002d8e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
 8002e0a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002e20:	4b27      	ldr	r3, [pc, #156]	; (8002ec0 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002e22:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e32:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e3a:	041a      	lsls	r2, r3, #16
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e58:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e60:	061a      	lsls	r2, r3, #24
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	60fb      	str	r3, [r7, #12]
 8002e98:	e005      	b.n	8002ea6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	3304      	adds	r3, #4
 8002ea4:	60fb      	str	r3, [r7, #12]
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d3f3      	bcc.n	8002e9a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002eb2:	bf00      	nop
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	4000a400 	.word	0x4000a400

08002ec4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b089      	sub	sp, #36	; 0x24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
 8002ed0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10a      	bne.n	8002ef0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002ee2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61fb      	str	r3, [r7, #28]
 8002eee:	e00a      	b.n	8002f06 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002ef8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002efe:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002f00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002f04:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002f10:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002f16:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002f1c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002f22:	4313      	orrs	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	4413      	add	r3, r2
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	440b      	add	r3, r1
 8002f36:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	69fa      	ldr	r2, [r7, #28]
 8002f3c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	3304      	adds	r3, #4
 8002f42:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
 8002f54:	e020      	b.n	8002f98 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	3303      	adds	r3, #3
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	3302      	adds	r3, #2
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	440b      	add	r3, r1
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002f6e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	3301      	adds	r3, #1
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	440b      	add	r3, r1
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002f7c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002f7e:	6879      	ldr	r1, [r7, #4]
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	440a      	add	r2, r1
 8002f84:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002f86:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	3304      	adds	r3, #4
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	0c1b      	lsrs	r3, r3, #16
 8002f9e:	4a06      	ldr	r2, [pc, #24]	; (8002fb8 <FDCAN_CopyMessageToRAM+0xf4>)
 8002fa0:	5cd3      	ldrb	r3, [r2, r3]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d3d5      	bcc.n	8002f56 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8002faa:	bf00      	nop
 8002fac:	bf00      	nop
 8002fae:	3724      	adds	r7, #36	; 0x24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	0800bb14 	.word	0x0800bb14

08002fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fca:	e15a      	b.n	8003282 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd8:	4013      	ands	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 814c 	beq.w	800327c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d005      	beq.n	8002ffc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d130      	bne.n	800305e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	2203      	movs	r2, #3
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4013      	ands	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	68da      	ldr	r2, [r3, #12]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	4313      	orrs	r3, r2
 8003024:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003032:	2201      	movs	r2, #1
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4013      	ands	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	f003 0201 	and.w	r2, r3, #1
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	2b03      	cmp	r3, #3
 8003068:	d017      	beq.n	800309a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	2203      	movs	r2, #3
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4013      	ands	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d123      	bne.n	80030ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	08da      	lsrs	r2, r3, #3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	3208      	adds	r2, #8
 80030ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	220f      	movs	r2, #15
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	43db      	mvns	r3, r3
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4013      	ands	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	691a      	ldr	r2, [r3, #16]
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4313      	orrs	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	08da      	lsrs	r2, r3, #3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3208      	adds	r2, #8
 80030e8:	6939      	ldr	r1, [r7, #16]
 80030ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	2203      	movs	r2, #3
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43db      	mvns	r3, r3
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	4013      	ands	r3, r2
 8003104:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 0203 	and.w	r2, r3, #3
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 80a6 	beq.w	800327c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003130:	4b5b      	ldr	r3, [pc, #364]	; (80032a0 <HAL_GPIO_Init+0x2e4>)
 8003132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003134:	4a5a      	ldr	r2, [pc, #360]	; (80032a0 <HAL_GPIO_Init+0x2e4>)
 8003136:	f043 0301 	orr.w	r3, r3, #1
 800313a:	6613      	str	r3, [r2, #96]	; 0x60
 800313c:	4b58      	ldr	r3, [pc, #352]	; (80032a0 <HAL_GPIO_Init+0x2e4>)
 800313e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	60bb      	str	r3, [r7, #8]
 8003146:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003148:	4a56      	ldr	r2, [pc, #344]	; (80032a4 <HAL_GPIO_Init+0x2e8>)
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	089b      	lsrs	r3, r3, #2
 800314e:	3302      	adds	r3, #2
 8003150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003154:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	220f      	movs	r2, #15
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	4013      	ands	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003172:	d01f      	beq.n	80031b4 <HAL_GPIO_Init+0x1f8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a4c      	ldr	r2, [pc, #304]	; (80032a8 <HAL_GPIO_Init+0x2ec>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d019      	beq.n	80031b0 <HAL_GPIO_Init+0x1f4>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a4b      	ldr	r2, [pc, #300]	; (80032ac <HAL_GPIO_Init+0x2f0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d013      	beq.n	80031ac <HAL_GPIO_Init+0x1f0>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a4a      	ldr	r2, [pc, #296]	; (80032b0 <HAL_GPIO_Init+0x2f4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d00d      	beq.n	80031a8 <HAL_GPIO_Init+0x1ec>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a49      	ldr	r2, [pc, #292]	; (80032b4 <HAL_GPIO_Init+0x2f8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d007      	beq.n	80031a4 <HAL_GPIO_Init+0x1e8>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a48      	ldr	r2, [pc, #288]	; (80032b8 <HAL_GPIO_Init+0x2fc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d101      	bne.n	80031a0 <HAL_GPIO_Init+0x1e4>
 800319c:	2305      	movs	r3, #5
 800319e:	e00a      	b.n	80031b6 <HAL_GPIO_Init+0x1fa>
 80031a0:	2306      	movs	r3, #6
 80031a2:	e008      	b.n	80031b6 <HAL_GPIO_Init+0x1fa>
 80031a4:	2304      	movs	r3, #4
 80031a6:	e006      	b.n	80031b6 <HAL_GPIO_Init+0x1fa>
 80031a8:	2303      	movs	r3, #3
 80031aa:	e004      	b.n	80031b6 <HAL_GPIO_Init+0x1fa>
 80031ac:	2302      	movs	r3, #2
 80031ae:	e002      	b.n	80031b6 <HAL_GPIO_Init+0x1fa>
 80031b0:	2301      	movs	r3, #1
 80031b2:	e000      	b.n	80031b6 <HAL_GPIO_Init+0x1fa>
 80031b4:	2300      	movs	r3, #0
 80031b6:	697a      	ldr	r2, [r7, #20]
 80031b8:	f002 0203 	and.w	r2, r2, #3
 80031bc:	0092      	lsls	r2, r2, #2
 80031be:	4093      	lsls	r3, r2
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031c6:	4937      	ldr	r1, [pc, #220]	; (80032a4 <HAL_GPIO_Init+0x2e8>)
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	089b      	lsrs	r3, r3, #2
 80031cc:	3302      	adds	r3, #2
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80031d4:	4b39      	ldr	r3, [pc, #228]	; (80032bc <HAL_GPIO_Init+0x300>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	43db      	mvns	r3, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4013      	ands	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80031f8:	4a30      	ldr	r2, [pc, #192]	; (80032bc <HAL_GPIO_Init+0x300>)
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80031fe:	4b2f      	ldr	r3, [pc, #188]	; (80032bc <HAL_GPIO_Init+0x300>)
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	43db      	mvns	r3, r3
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	4013      	ands	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	4313      	orrs	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003222:	4a26      	ldr	r2, [pc, #152]	; (80032bc <HAL_GPIO_Init+0x300>)
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003228:	4b24      	ldr	r3, [pc, #144]	; (80032bc <HAL_GPIO_Init+0x300>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	43db      	mvns	r3, r3
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	4013      	ands	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003244:	693a      	ldr	r2, [r7, #16]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	4313      	orrs	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800324c:	4a1b      	ldr	r2, [pc, #108]	; (80032bc <HAL_GPIO_Init+0x300>)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003252:	4b1a      	ldr	r3, [pc, #104]	; (80032bc <HAL_GPIO_Init+0x300>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	43db      	mvns	r3, r3
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003276:	4a11      	ldr	r2, [pc, #68]	; (80032bc <HAL_GPIO_Init+0x300>)
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	3301      	adds	r3, #1
 8003280:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	fa22 f303 	lsr.w	r3, r2, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	f47f ae9d 	bne.w	8002fcc <HAL_GPIO_Init+0x10>
  }
}
 8003292:	bf00      	nop
 8003294:	bf00      	nop
 8003296:	371c      	adds	r7, #28
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	40021000 	.word	0x40021000
 80032a4:	40010000 	.word	0x40010000
 80032a8:	48000400 	.word	0x48000400
 80032ac:	48000800 	.word	0x48000800
 80032b0:	48000c00 	.word	0x48000c00
 80032b4:	48001000 	.word	0x48001000
 80032b8:	48001400 	.word	0x48001400
 80032bc:	40010400 	.word	0x40010400

080032c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	460b      	mov	r3, r1
 80032ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	887b      	ldrh	r3, [r7, #2]
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d002      	beq.n	80032de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032d8:	2301      	movs	r3, #1
 80032da:	73fb      	strb	r3, [r7, #15]
 80032dc:	e001      	b.n	80032e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3714      	adds	r7, #20
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	460b      	mov	r3, r1
 80032fa:	807b      	strh	r3, [r7, #2]
 80032fc:	4613      	mov	r3, r2
 80032fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003300:	787b      	ldrb	r3, [r7, #1]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003306:	887a      	ldrh	r2, [r7, #2]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800330c:	e002      	b.n	8003314 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800330e:	887a      	ldrh	r2, [r7, #2]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003332:	887a      	ldrh	r2, [r7, #2]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4013      	ands	r3, r2
 8003338:	041a      	lsls	r2, r3, #16
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	43d9      	mvns	r1, r3
 800333e:	887b      	ldrh	r3, [r7, #2]
 8003340:	400b      	ands	r3, r1
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	619a      	str	r2, [r3, #24]
}
 8003348:	bf00      	nop
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	4603      	mov	r3, r0
 800335c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800335e:	4b08      	ldr	r3, [pc, #32]	; (8003380 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003360:	695a      	ldr	r2, [r3, #20]
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	4013      	ands	r3, r2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d006      	beq.n	8003378 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800336a:	4a05      	ldr	r2, [pc, #20]	; (8003380 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800336c:	88fb      	ldrh	r3, [r7, #6]
 800336e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003370:	88fb      	ldrh	r3, [r7, #6]
 8003372:	4618      	mov	r0, r3
 8003374:	f7fe f9b4 	bl	80016e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003378:	bf00      	nop
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40010400 	.word	0x40010400

08003384 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d141      	bne.n	8003416 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003392:	4b4b      	ldr	r3, [pc, #300]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800339a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800339e:	d131      	bne.n	8003404 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033a0:	4b47      	ldr	r3, [pc, #284]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033a6:	4a46      	ldr	r2, [pc, #280]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033b0:	4b43      	ldr	r3, [pc, #268]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80033b8:	4a41      	ldr	r2, [pc, #260]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033c0:	4b40      	ldr	r3, [pc, #256]	; (80034c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2232      	movs	r2, #50	; 0x32
 80033c6:	fb02 f303 	mul.w	r3, r2, r3
 80033ca:	4a3f      	ldr	r2, [pc, #252]	; (80034c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033cc:	fba2 2303 	umull	r2, r3, r2, r3
 80033d0:	0c9b      	lsrs	r3, r3, #18
 80033d2:	3301      	adds	r3, #1
 80033d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033d6:	e002      	b.n	80033de <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	3b01      	subs	r3, #1
 80033dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033de:	4b38      	ldr	r3, [pc, #224]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ea:	d102      	bne.n	80033f2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f2      	bne.n	80033d8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033f2:	4b33      	ldr	r3, [pc, #204]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033fe:	d158      	bne.n	80034b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e057      	b.n	80034b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003404:	4b2e      	ldr	r3, [pc, #184]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003406:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800340a:	4a2d      	ldr	r2, [pc, #180]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800340c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003410:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003414:	e04d      	b.n	80034b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800341c:	d141      	bne.n	80034a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800341e:	4b28      	ldr	r3, [pc, #160]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003426:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800342a:	d131      	bne.n	8003490 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800342c:	4b24      	ldr	r3, [pc, #144]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800342e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003432:	4a23      	ldr	r2, [pc, #140]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003438:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800343c:	4b20      	ldr	r3, [pc, #128]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003444:	4a1e      	ldr	r2, [pc, #120]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003446:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800344a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800344c:	4b1d      	ldr	r3, [pc, #116]	; (80034c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2232      	movs	r2, #50	; 0x32
 8003452:	fb02 f303 	mul.w	r3, r2, r3
 8003456:	4a1c      	ldr	r2, [pc, #112]	; (80034c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003458:	fba2 2303 	umull	r2, r3, r2, r3
 800345c:	0c9b      	lsrs	r3, r3, #18
 800345e:	3301      	adds	r3, #1
 8003460:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003462:	e002      	b.n	800346a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3b01      	subs	r3, #1
 8003468:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800346a:	4b15      	ldr	r3, [pc, #84]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003472:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003476:	d102      	bne.n	800347e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f2      	bne.n	8003464 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800347e:	4b10      	ldr	r3, [pc, #64]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800348a:	d112      	bne.n	80034b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e011      	b.n	80034b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003490:	4b0b      	ldr	r3, [pc, #44]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003492:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003496:	4a0a      	ldr	r2, [pc, #40]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800349c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80034a0:	e007      	b.n	80034b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80034a2:	4b07      	ldr	r3, [pc, #28]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034aa:	4a05      	ldr	r2, [pc, #20]	; (80034c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034b0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	40007000 	.word	0x40007000
 80034c4:	20000000 	.word	0x20000000
 80034c8:	431bde83 	.word	0x431bde83

080034cc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80034d0:	4b05      	ldr	r3, [pc, #20]	; (80034e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	4a04      	ldr	r2, [pc, #16]	; (80034e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80034d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034da:	6093      	str	r3, [r2, #8]
}
 80034dc:	bf00      	nop
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	40007000 	.word	0x40007000

080034ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b088      	sub	sp, #32
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e308      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d075      	beq.n	80035f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800350a:	4ba3      	ldr	r3, [pc, #652]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003514:	4ba0      	ldr	r3, [pc, #640]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	2b0c      	cmp	r3, #12
 8003522:	d102      	bne.n	800352a <HAL_RCC_OscConfig+0x3e>
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	2b03      	cmp	r3, #3
 8003528:	d002      	beq.n	8003530 <HAL_RCC_OscConfig+0x44>
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	2b08      	cmp	r3, #8
 800352e:	d10b      	bne.n	8003548 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003530:	4b99      	ldr	r3, [pc, #612]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d05b      	beq.n	80035f4 <HAL_RCC_OscConfig+0x108>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d157      	bne.n	80035f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e2e3      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003550:	d106      	bne.n	8003560 <HAL_RCC_OscConfig+0x74>
 8003552:	4b91      	ldr	r3, [pc, #580]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a90      	ldr	r2, [pc, #576]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	e01d      	b.n	800359c <HAL_RCC_OscConfig+0xb0>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003568:	d10c      	bne.n	8003584 <HAL_RCC_OscConfig+0x98>
 800356a:	4b8b      	ldr	r3, [pc, #556]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a8a      	ldr	r2, [pc, #552]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003570:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	4b88      	ldr	r3, [pc, #544]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a87      	ldr	r2, [pc, #540]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800357c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	e00b      	b.n	800359c <HAL_RCC_OscConfig+0xb0>
 8003584:	4b84      	ldr	r3, [pc, #528]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a83      	ldr	r2, [pc, #524]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800358a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	4b81      	ldr	r3, [pc, #516]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a80      	ldr	r2, [pc, #512]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003596:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800359a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d013      	beq.n	80035cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a4:	f7fe fd98 	bl	80020d8 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035ac:	f7fe fd94 	bl	80020d8 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b64      	cmp	r3, #100	; 0x64
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e2a8      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035be:	4b76      	ldr	r3, [pc, #472]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCC_OscConfig+0xc0>
 80035ca:	e014      	b.n	80035f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035cc:	f7fe fd84 	bl	80020d8 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d4:	f7fe fd80 	bl	80020d8 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b64      	cmp	r3, #100	; 0x64
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e294      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035e6:	4b6c      	ldr	r3, [pc, #432]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f0      	bne.n	80035d4 <HAL_RCC_OscConfig+0xe8>
 80035f2:	e000      	b.n	80035f6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d075      	beq.n	80036ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003602:	4b65      	ldr	r3, [pc, #404]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 030c 	and.w	r3, r3, #12
 800360a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800360c:	4b62      	ldr	r3, [pc, #392]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	f003 0303 	and.w	r3, r3, #3
 8003614:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	2b0c      	cmp	r3, #12
 800361a:	d102      	bne.n	8003622 <HAL_RCC_OscConfig+0x136>
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	2b02      	cmp	r3, #2
 8003620:	d002      	beq.n	8003628 <HAL_RCC_OscConfig+0x13c>
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2b04      	cmp	r3, #4
 8003626:	d11f      	bne.n	8003668 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003628:	4b5b      	ldr	r3, [pc, #364]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_RCC_OscConfig+0x154>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e267      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003640:	4b55      	ldr	r3, [pc, #340]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	061b      	lsls	r3, r3, #24
 800364e:	4952      	ldr	r1, [pc, #328]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003650:	4313      	orrs	r3, r2
 8003652:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003654:	4b51      	ldr	r3, [pc, #324]	; (800379c <HAL_RCC_OscConfig+0x2b0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f7fe f927 	bl	80018ac <HAL_InitTick>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d043      	beq.n	80036ec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e253      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d023      	beq.n	80036b8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003670:	4b49      	ldr	r3, [pc, #292]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a48      	ldr	r2, [pc, #288]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800367a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367c:	f7fe fd2c 	bl	80020d8 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003684:	f7fe fd28 	bl	80020d8 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e23c      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003696:	4b40      	ldr	r3, [pc, #256]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a2:	4b3d      	ldr	r3, [pc, #244]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	061b      	lsls	r3, r3, #24
 80036b0:	4939      	ldr	r1, [pc, #228]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	604b      	str	r3, [r1, #4]
 80036b6:	e01a      	b.n	80036ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036b8:	4b37      	ldr	r3, [pc, #220]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a36      	ldr	r2, [pc, #216]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 80036be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c4:	f7fe fd08 	bl	80020d8 <HAL_GetTick>
 80036c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036ca:	e008      	b.n	80036de <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036cc:	f7fe fd04 	bl	80020d8 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e218      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036de:	4b2e      	ldr	r3, [pc, #184]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1f0      	bne.n	80036cc <HAL_RCC_OscConfig+0x1e0>
 80036ea:	e000      	b.n	80036ee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d03c      	beq.n	8003774 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d01c      	beq.n	800373c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003702:	4b25      	ldr	r3, [pc, #148]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003704:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003708:	4a23      	ldr	r2, [pc, #140]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003712:	f7fe fce1 	bl	80020d8 <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800371a:	f7fe fcdd 	bl	80020d8 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e1f1      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800372c:	4b1a      	ldr	r3, [pc, #104]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800372e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d0ef      	beq.n	800371a <HAL_RCC_OscConfig+0x22e>
 800373a:	e01b      	b.n	8003774 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800373c:	4b16      	ldr	r3, [pc, #88]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 800373e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003742:	4a15      	ldr	r2, [pc, #84]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003744:	f023 0301 	bic.w	r3, r3, #1
 8003748:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374c:	f7fe fcc4 	bl	80020d8 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003754:	f7fe fcc0 	bl	80020d8 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e1d4      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003766:	4b0c      	ldr	r3, [pc, #48]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003768:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800376c:	f003 0302 	and.w	r3, r3, #2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1ef      	bne.n	8003754 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0304 	and.w	r3, r3, #4
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 80ab 	beq.w	80038d8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003782:	2300      	movs	r3, #0
 8003784:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003786:	4b04      	ldr	r3, [pc, #16]	; (8003798 <HAL_RCC_OscConfig+0x2ac>)
 8003788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d106      	bne.n	80037a0 <HAL_RCC_OscConfig+0x2b4>
 8003792:	2301      	movs	r3, #1
 8003794:	e005      	b.n	80037a2 <HAL_RCC_OscConfig+0x2b6>
 8003796:	bf00      	nop
 8003798:	40021000 	.word	0x40021000
 800379c:	20000004 	.word	0x20000004
 80037a0:	2300      	movs	r3, #0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00d      	beq.n	80037c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a6:	4baf      	ldr	r3, [pc, #700]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80037a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037aa:	4aae      	ldr	r2, [pc, #696]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80037ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037b0:	6593      	str	r3, [r2, #88]	; 0x58
 80037b2:	4bac      	ldr	r3, [pc, #688]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80037b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80037be:	2301      	movs	r3, #1
 80037c0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037c2:	4ba9      	ldr	r3, [pc, #676]	; (8003a68 <HAL_RCC_OscConfig+0x57c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d118      	bne.n	8003800 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037ce:	4ba6      	ldr	r3, [pc, #664]	; (8003a68 <HAL_RCC_OscConfig+0x57c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4aa5      	ldr	r2, [pc, #660]	; (8003a68 <HAL_RCC_OscConfig+0x57c>)
 80037d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037da:	f7fe fc7d 	bl	80020d8 <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037e0:	e008      	b.n	80037f4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037e2:	f7fe fc79 	bl	80020d8 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e18d      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037f4:	4b9c      	ldr	r3, [pc, #624]	; (8003a68 <HAL_RCC_OscConfig+0x57c>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0f0      	beq.n	80037e2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d108      	bne.n	800381a <HAL_RCC_OscConfig+0x32e>
 8003808:	4b96      	ldr	r3, [pc, #600]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800380a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800380e:	4a95      	ldr	r2, [pc, #596]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003818:	e024      	b.n	8003864 <HAL_RCC_OscConfig+0x378>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	2b05      	cmp	r3, #5
 8003820:	d110      	bne.n	8003844 <HAL_RCC_OscConfig+0x358>
 8003822:	4b90      	ldr	r3, [pc, #576]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003828:	4a8e      	ldr	r2, [pc, #568]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800382a:	f043 0304 	orr.w	r3, r3, #4
 800382e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003832:	4b8c      	ldr	r3, [pc, #560]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003838:	4a8a      	ldr	r2, [pc, #552]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800383a:	f043 0301 	orr.w	r3, r3, #1
 800383e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003842:	e00f      	b.n	8003864 <HAL_RCC_OscConfig+0x378>
 8003844:	4b87      	ldr	r3, [pc, #540]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384a:	4a86      	ldr	r2, [pc, #536]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800384c:	f023 0301 	bic.w	r3, r3, #1
 8003850:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003854:	4b83      	ldr	r3, [pc, #524]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800385a:	4a82      	ldr	r2, [pc, #520]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800385c:	f023 0304 	bic.w	r3, r3, #4
 8003860:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d016      	beq.n	800389a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800386c:	f7fe fc34 	bl	80020d8 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003872:	e00a      	b.n	800388a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003874:	f7fe fc30 	bl	80020d8 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003882:	4293      	cmp	r3, r2
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e142      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388a:	4b76      	ldr	r3, [pc, #472]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d0ed      	beq.n	8003874 <HAL_RCC_OscConfig+0x388>
 8003898:	e015      	b.n	80038c6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800389a:	f7fe fc1d 	bl	80020d8 <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038a0:	e00a      	b.n	80038b8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a2:	f7fe fc19 	bl	80020d8 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d901      	bls.n	80038b8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e12b      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038b8:	4b6a      	ldr	r3, [pc, #424]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80038ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1ed      	bne.n	80038a2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038c6:	7ffb      	ldrb	r3, [r7, #31]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d105      	bne.n	80038d8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038cc:	4b65      	ldr	r3, [pc, #404]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80038ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d0:	4a64      	ldr	r2, [pc, #400]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80038d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0320 	and.w	r3, r3, #32
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d03c      	beq.n	800395e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d01c      	beq.n	8003926 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80038ec:	4b5d      	ldr	r3, [pc, #372]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80038ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038f2:	4a5c      	ldr	r2, [pc, #368]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80038f4:	f043 0301 	orr.w	r3, r3, #1
 80038f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038fc:	f7fe fbec 	bl	80020d8 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003904:	f7fe fbe8 	bl	80020d8 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e0fc      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003916:	4b53      	ldr	r3, [pc, #332]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003918:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0ef      	beq.n	8003904 <HAL_RCC_OscConfig+0x418>
 8003924:	e01b      	b.n	800395e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003926:	4b4f      	ldr	r3, [pc, #316]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003928:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800392c:	4a4d      	ldr	r2, [pc, #308]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800392e:	f023 0301 	bic.w	r3, r3, #1
 8003932:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003936:	f7fe fbcf 	bl	80020d8 <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800393c:	e008      	b.n	8003950 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800393e:	f7fe fbcb 	bl	80020d8 <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e0df      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003950:	4b44      	ldr	r3, [pc, #272]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003952:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1ef      	bne.n	800393e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 80d3 	beq.w	8003b0e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003968:	4b3e      	ldr	r3, [pc, #248]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 030c 	and.w	r3, r3, #12
 8003970:	2b0c      	cmp	r3, #12
 8003972:	f000 808d 	beq.w	8003a90 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	2b02      	cmp	r3, #2
 800397c:	d15a      	bne.n	8003a34 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800397e:	4b39      	ldr	r3, [pc, #228]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a38      	ldr	r2, [pc, #224]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003984:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003988:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398a:	f7fe fba5 	bl	80020d8 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003992:	f7fe fba1 	bl	80020d8 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e0b5      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039a4:	4b2f      	ldr	r3, [pc, #188]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1f0      	bne.n	8003992 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039b0:	4b2c      	ldr	r3, [pc, #176]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	4b2d      	ldr	r3, [pc, #180]	; (8003a6c <HAL_RCC_OscConfig+0x580>)
 80039b6:	4013      	ands	r3, r2
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6a11      	ldr	r1, [r2, #32]
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039c0:	3a01      	subs	r2, #1
 80039c2:	0112      	lsls	r2, r2, #4
 80039c4:	4311      	orrs	r1, r2
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80039ca:	0212      	lsls	r2, r2, #8
 80039cc:	4311      	orrs	r1, r2
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80039d2:	0852      	lsrs	r2, r2, #1
 80039d4:	3a01      	subs	r2, #1
 80039d6:	0552      	lsls	r2, r2, #21
 80039d8:	4311      	orrs	r1, r2
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80039de:	0852      	lsrs	r2, r2, #1
 80039e0:	3a01      	subs	r2, #1
 80039e2:	0652      	lsls	r2, r2, #25
 80039e4:	4311      	orrs	r1, r2
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80039ea:	06d2      	lsls	r2, r2, #27
 80039ec:	430a      	orrs	r2, r1
 80039ee:	491d      	ldr	r1, [pc, #116]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039f4:	4b1b      	ldr	r3, [pc, #108]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a1a      	ldr	r2, [pc, #104]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 80039fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a00:	4b18      	ldr	r3, [pc, #96]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	4a17      	ldr	r2, [pc, #92]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0c:	f7fe fb64 	bl	80020d8 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a12:	e008      	b.n	8003a26 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a14:	f7fe fb60 	bl	80020d8 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e074      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a26:	4b0f      	ldr	r3, [pc, #60]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d0f0      	beq.n	8003a14 <HAL_RCC_OscConfig+0x528>
 8003a32:	e06c      	b.n	8003b0e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a34:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a0a      	ldr	r2, [pc, #40]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a3e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003a40:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	4a07      	ldr	r2, [pc, #28]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a46:	f023 0303 	bic.w	r3, r3, #3
 8003a4a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003a4c:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	4a04      	ldr	r2, [pc, #16]	; (8003a64 <HAL_RCC_OscConfig+0x578>)
 8003a52:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5c:	f7fe fb3c 	bl	80020d8 <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a62:	e00e      	b.n	8003a82 <HAL_RCC_OscConfig+0x596>
 8003a64:	40021000 	.word	0x40021000
 8003a68:	40007000 	.word	0x40007000
 8003a6c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fe fb32 	bl	80020d8 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e046      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a82:	4b25      	ldr	r3, [pc, #148]	; (8003b18 <HAL_RCC_OscConfig+0x62c>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x584>
 8003a8e:	e03e      	b.n	8003b0e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e039      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003a9c:	4b1e      	ldr	r3, [pc, #120]	; (8003b18 <HAL_RCC_OscConfig+0x62c>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f003 0203 	and.w	r2, r3, #3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d12c      	bne.n	8003b0a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	3b01      	subs	r3, #1
 8003abc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d123      	bne.n	8003b0a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003acc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d11b      	bne.n	8003b0a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003adc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d113      	bne.n	8003b0a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aec:	085b      	lsrs	r3, r3, #1
 8003aee:	3b01      	subs	r3, #1
 8003af0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d109      	bne.n	8003b0a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b00:	085b      	lsrs	r3, r3, #1
 8003b02:	3b01      	subs	r3, #1
 8003b04:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d001      	beq.n	8003b0e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e000      	b.n	8003b10 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3720      	adds	r7, #32
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40021000 	.word	0x40021000

08003b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e11e      	b.n	8003d72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b34:	4b91      	ldr	r3, [pc, #580]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 030f 	and.w	r3, r3, #15
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d910      	bls.n	8003b64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b42:	4b8e      	ldr	r3, [pc, #568]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f023 020f 	bic.w	r2, r3, #15
 8003b4a:	498c      	ldr	r1, [pc, #560]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b52:	4b8a      	ldr	r3, [pc, #552]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d001      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e106      	b.n	8003d72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d073      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	2b03      	cmp	r3, #3
 8003b76:	d129      	bne.n	8003bcc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b78:	4b81      	ldr	r3, [pc, #516]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0f4      	b.n	8003d72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003b88:	f000 f9d0 	bl	8003f2c <RCC_GetSysClockFreqFromPLLSource>
 8003b8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4a7c      	ldr	r2, [pc, #496]	; (8003d84 <HAL_RCC_ClockConfig+0x268>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d93f      	bls.n	8003c16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b96:	4b7a      	ldr	r3, [pc, #488]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d009      	beq.n	8003bb6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d033      	beq.n	8003c16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d12f      	bne.n	8003c16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003bb6:	4b72      	ldr	r3, [pc, #456]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bbe:	4a70      	ldr	r2, [pc, #448]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bc4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003bc6:	2380      	movs	r3, #128	; 0x80
 8003bc8:	617b      	str	r3, [r7, #20]
 8003bca:	e024      	b.n	8003c16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d107      	bne.n	8003be4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bd4:	4b6a      	ldr	r3, [pc, #424]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d109      	bne.n	8003bf4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e0c6      	b.n	8003d72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003be4:	4b66      	ldr	r3, [pc, #408]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d101      	bne.n	8003bf4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e0be      	b.n	8003d72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003bf4:	f000 f8ce 	bl	8003d94 <HAL_RCC_GetSysClockFreq>
 8003bf8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	4a61      	ldr	r2, [pc, #388]	; (8003d84 <HAL_RCC_ClockConfig+0x268>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d909      	bls.n	8003c16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c02:	4b5f      	ldr	r3, [pc, #380]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c0a:	4a5d      	ldr	r2, [pc, #372]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003c12:	2380      	movs	r3, #128	; 0x80
 8003c14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c16:	4b5a      	ldr	r3, [pc, #360]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f023 0203 	bic.w	r2, r3, #3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4957      	ldr	r1, [pc, #348]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c28:	f7fe fa56 	bl	80020d8 <HAL_GetTick>
 8003c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c2e:	e00a      	b.n	8003c46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c30:	f7fe fa52 	bl	80020d8 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e095      	b.n	8003d72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c46:	4b4e      	ldr	r3, [pc, #312]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 020c 	and.w	r2, r3, #12
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d1eb      	bne.n	8003c30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d023      	beq.n	8003cac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d005      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c70:	4b43      	ldr	r3, [pc, #268]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	4a42      	ldr	r2, [pc, #264]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0308 	and.w	r3, r3, #8
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d007      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003c88:	4b3d      	ldr	r3, [pc, #244]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003c90:	4a3b      	ldr	r2, [pc, #236]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c98:	4b39      	ldr	r3, [pc, #228]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	4936      	ldr	r1, [pc, #216]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	608b      	str	r3, [r1, #8]
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	2b80      	cmp	r3, #128	; 0x80
 8003cb0:	d105      	bne.n	8003cbe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003cb2:	4b33      	ldr	r3, [pc, #204]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	4a32      	ldr	r2, [pc, #200]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003cb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cbc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cbe:	4b2f      	ldr	r3, [pc, #188]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d21d      	bcs.n	8003d08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ccc:	4b2b      	ldr	r3, [pc, #172]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f023 020f 	bic.w	r2, r3, #15
 8003cd4:	4929      	ldr	r1, [pc, #164]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003cdc:	f7fe f9fc 	bl	80020d8 <HAL_GetTick>
 8003ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ce2:	e00a      	b.n	8003cfa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce4:	f7fe f9f8 	bl	80020d8 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e03b      	b.n	8003d72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cfa:	4b20      	ldr	r3, [pc, #128]	; (8003d7c <HAL_RCC_ClockConfig+0x260>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 030f 	and.w	r3, r3, #15
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d1ed      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d008      	beq.n	8003d26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d14:	4b1a      	ldr	r3, [pc, #104]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	4917      	ldr	r1, [pc, #92]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d009      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d32:	4b13      	ldr	r3, [pc, #76]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	00db      	lsls	r3, r3, #3
 8003d40:	490f      	ldr	r1, [pc, #60]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d46:	f000 f825 	bl	8003d94 <HAL_RCC_GetSysClockFreq>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	; (8003d80 <HAL_RCC_ClockConfig+0x264>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	091b      	lsrs	r3, r3, #4
 8003d52:	f003 030f 	and.w	r3, r3, #15
 8003d56:	490c      	ldr	r1, [pc, #48]	; (8003d88 <HAL_RCC_ClockConfig+0x26c>)
 8003d58:	5ccb      	ldrb	r3, [r1, r3]
 8003d5a:	f003 031f 	and.w	r3, r3, #31
 8003d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d62:	4a0a      	ldr	r2, [pc, #40]	; (8003d8c <HAL_RCC_ClockConfig+0x270>)
 8003d64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003d66:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <HAL_RCC_ClockConfig+0x274>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fd fd9e 	bl	80018ac <HAL_InitTick>
 8003d70:	4603      	mov	r3, r0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3718      	adds	r7, #24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	40022000 	.word	0x40022000
 8003d80:	40021000 	.word	0x40021000
 8003d84:	04c4b400 	.word	0x04c4b400
 8003d88:	0800bafc 	.word	0x0800bafc
 8003d8c:	20000000 	.word	0x20000000
 8003d90:	20000004 	.word	0x20000004

08003d94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d9a:	4b2c      	ldr	r3, [pc, #176]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 030c 	and.w	r3, r3, #12
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	d102      	bne.n	8003dac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003da6:	4b2a      	ldr	r3, [pc, #168]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003da8:	613b      	str	r3, [r7, #16]
 8003daa:	e047      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003dac:	4b27      	ldr	r3, [pc, #156]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f003 030c 	and.w	r3, r3, #12
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d102      	bne.n	8003dbe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003db8:	4b26      	ldr	r3, [pc, #152]	; (8003e54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	e03e      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003dbe:	4b23      	ldr	r3, [pc, #140]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 030c 	and.w	r3, r3, #12
 8003dc6:	2b0c      	cmp	r3, #12
 8003dc8:	d136      	bne.n	8003e38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dca:	4b20      	ldr	r3, [pc, #128]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	f003 0303 	and.w	r3, r3, #3
 8003dd2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dd4:	4b1d      	ldr	r3, [pc, #116]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	091b      	lsrs	r3, r3, #4
 8003dda:	f003 030f 	and.w	r3, r3, #15
 8003dde:	3301      	adds	r3, #1
 8003de0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2b03      	cmp	r3, #3
 8003de6:	d10c      	bne.n	8003e02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003de8:	4a1a      	ldr	r2, [pc, #104]	; (8003e54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df0:	4a16      	ldr	r2, [pc, #88]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003df2:	68d2      	ldr	r2, [r2, #12]
 8003df4:	0a12      	lsrs	r2, r2, #8
 8003df6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003dfa:	fb02 f303 	mul.w	r3, r2, r3
 8003dfe:	617b      	str	r3, [r7, #20]
      break;
 8003e00:	e00c      	b.n	8003e1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e02:	4a13      	ldr	r2, [pc, #76]	; (8003e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0a:	4a10      	ldr	r2, [pc, #64]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e0c:	68d2      	ldr	r2, [r2, #12]
 8003e0e:	0a12      	lsrs	r2, r2, #8
 8003e10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e14:	fb02 f303 	mul.w	r3, r2, r3
 8003e18:	617b      	str	r3, [r7, #20]
      break;
 8003e1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	0e5b      	lsrs	r3, r3, #25
 8003e22:	f003 0303 	and.w	r3, r3, #3
 8003e26:	3301      	adds	r3, #1
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	e001      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003e3c:	693b      	ldr	r3, [r7, #16]
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	371c      	adds	r7, #28
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	00f42400 	.word	0x00f42400
 8003e54:	007a1200 	.word	0x007a1200

08003e58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e5c:	4b03      	ldr	r3, [pc, #12]	; (8003e6c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	20000000 	.word	0x20000000

08003e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e74:	f7ff fff0 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	4b06      	ldr	r3, [pc, #24]	; (8003e94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	0a1b      	lsrs	r3, r3, #8
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	4904      	ldr	r1, [pc, #16]	; (8003e98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e86:	5ccb      	ldrb	r3, [r1, r3]
 8003e88:	f003 031f 	and.w	r3, r3, #31
 8003e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40021000 	.word	0x40021000
 8003e98:	0800bb0c 	.word	0x0800bb0c

08003e9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ea0:	f7ff ffda 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	4b06      	ldr	r3, [pc, #24]	; (8003ec0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	0adb      	lsrs	r3, r3, #11
 8003eac:	f003 0307 	and.w	r3, r3, #7
 8003eb0:	4904      	ldr	r1, [pc, #16]	; (8003ec4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003eb2:	5ccb      	ldrb	r3, [r1, r3]
 8003eb4:	f003 031f 	and.w	r3, r3, #31
 8003eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	0800bb0c 	.word	0x0800bb0c

08003ec8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	220f      	movs	r2, #15
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003ed8:	4b12      	ldr	r3, [pc, #72]	; (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f003 0203 	and.w	r2, r3, #3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003ee4:	4b0f      	ldr	r3, [pc, #60]	; (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003ef0:	4b0c      	ldr	r3, [pc, #48]	; (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003efc:	4b09      	ldr	r3, [pc, #36]	; (8003f24 <HAL_RCC_GetClockConfig+0x5c>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	08db      	lsrs	r3, r3, #3
 8003f02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003f0a:	4b07      	ldr	r3, [pc, #28]	; (8003f28 <HAL_RCC_GetClockConfig+0x60>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 020f 	and.w	r2, r3, #15
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	601a      	str	r2, [r3, #0]
}
 8003f16:	bf00      	nop
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	40021000 	.word	0x40021000
 8003f28:	40022000 	.word	0x40022000

08003f2c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b087      	sub	sp, #28
 8003f30:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f32:	4b1e      	ldr	r3, [pc, #120]	; (8003fac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f3c:	4b1b      	ldr	r3, [pc, #108]	; (8003fac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	091b      	lsrs	r3, r3, #4
 8003f42:	f003 030f 	and.w	r3, r3, #15
 8003f46:	3301      	adds	r3, #1
 8003f48:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d10c      	bne.n	8003f6a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f50:	4a17      	ldr	r2, [pc, #92]	; (8003fb0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f58:	4a14      	ldr	r2, [pc, #80]	; (8003fac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f5a:	68d2      	ldr	r2, [r2, #12]
 8003f5c:	0a12      	lsrs	r2, r2, #8
 8003f5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f62:	fb02 f303 	mul.w	r3, r2, r3
 8003f66:	617b      	str	r3, [r7, #20]
    break;
 8003f68:	e00c      	b.n	8003f84 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f6a:	4a12      	ldr	r2, [pc, #72]	; (8003fb4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f72:	4a0e      	ldr	r2, [pc, #56]	; (8003fac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f74:	68d2      	ldr	r2, [r2, #12]
 8003f76:	0a12      	lsrs	r2, r2, #8
 8003f78:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f7c:	fb02 f303 	mul.w	r3, r2, r3
 8003f80:	617b      	str	r3, [r7, #20]
    break;
 8003f82:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f84:	4b09      	ldr	r3, [pc, #36]	; (8003fac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	0e5b      	lsrs	r3, r3, #25
 8003f8a:	f003 0303 	and.w	r3, r3, #3
 8003f8e:	3301      	adds	r3, #1
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f9c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003f9e:	687b      	ldr	r3, [r7, #4]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	371c      	adds	r7, #28
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	007a1200 	.word	0x007a1200
 8003fb4:	00f42400 	.word	0x00f42400

08003fb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 8098 	beq.w	8004106 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fda:	4b43      	ldr	r3, [pc, #268]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d10d      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fe6:	4b40      	ldr	r3, [pc, #256]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fea:	4a3f      	ldr	r2, [pc, #252]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	6593      	str	r3, [r2, #88]	; 0x58
 8003ff2:	4b3d      	ldr	r3, [pc, #244]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffe:	2301      	movs	r3, #1
 8004000:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004002:	4b3a      	ldr	r3, [pc, #232]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a39      	ldr	r2, [pc, #228]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800400c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800400e:	f7fe f863 	bl	80020d8 <HAL_GetTick>
 8004012:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004014:	e009      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004016:	f7fe f85f 	bl	80020d8 <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d902      	bls.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	74fb      	strb	r3, [r7, #19]
        break;
 8004028:	e005      	b.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800402a:	4b30      	ldr	r3, [pc, #192]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004032:	2b00      	cmp	r3, #0
 8004034:	d0ef      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004036:	7cfb      	ldrb	r3, [r7, #19]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d159      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800403c:	4b2a      	ldr	r3, [pc, #168]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800403e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004046:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d01e      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	429a      	cmp	r2, r3
 8004056:	d019      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004058:	4b23      	ldr	r3, [pc, #140]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800405a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004062:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004064:	4b20      	ldr	r3, [pc, #128]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406a:	4a1f      	ldr	r2, [pc, #124]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800406c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004070:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004074:	4b1c      	ldr	r3, [pc, #112]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407a:	4a1b      	ldr	r2, [pc, #108]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800407c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004084:	4a18      	ldr	r2, [pc, #96]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b00      	cmp	r3, #0
 8004094:	d016      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004096:	f7fe f81f 	bl	80020d8 <HAL_GetTick>
 800409a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800409c:	e00b      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409e:	f7fe f81b 	bl	80020d8 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d902      	bls.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	74fb      	strb	r3, [r7, #19]
            break;
 80040b4:	e006      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040b6:	4b0c      	ldr	r3, [pc, #48]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0ec      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80040c4:	7cfb      	ldrb	r3, [r7, #19]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10b      	bne.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040ca:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d8:	4903      	ldr	r1, [pc, #12]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80040e0:	e008      	b.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040e2:	7cfb      	ldrb	r3, [r7, #19]
 80040e4:	74bb      	strb	r3, [r7, #18]
 80040e6:	e005      	b.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80040e8:	40021000 	.word	0x40021000
 80040ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040f0:	7cfb      	ldrb	r3, [r7, #19]
 80040f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040f4:	7c7b      	ldrb	r3, [r7, #17]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d105      	bne.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040fa:	4ba6      	ldr	r3, [pc, #664]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fe:	4aa5      	ldr	r2, [pc, #660]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004100:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004104:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00a      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004112:	4ba0      	ldr	r3, [pc, #640]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004118:	f023 0203 	bic.w	r2, r3, #3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	499c      	ldr	r1, [pc, #624]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004122:	4313      	orrs	r3, r2
 8004124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00a      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004134:	4b97      	ldr	r3, [pc, #604]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413a:	f023 020c 	bic.w	r2, r3, #12
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	4994      	ldr	r1, [pc, #592]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0304 	and.w	r3, r3, #4
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00a      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004156:	4b8f      	ldr	r3, [pc, #572]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	498b      	ldr	r1, [pc, #556]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00a      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004178:	4b86      	ldr	r3, [pc, #536]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800417a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	4983      	ldr	r1, [pc, #524]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004188:	4313      	orrs	r3, r2
 800418a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0320 	and.w	r3, r3, #32
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00a      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800419a:	4b7e      	ldr	r3, [pc, #504]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800419c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	497a      	ldr	r1, [pc, #488]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00a      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041bc:	4b75      	ldr	r3, [pc, #468]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041c2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	4972      	ldr	r1, [pc, #456]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00a      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041de:	4b6d      	ldr	r3, [pc, #436]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	69db      	ldr	r3, [r3, #28]
 80041ec:	4969      	ldr	r1, [pc, #420]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00a      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004200:	4b64      	ldr	r3, [pc, #400]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004206:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	4961      	ldr	r1, [pc, #388]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004210:	4313      	orrs	r3, r2
 8004212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00a      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004222:	4b5c      	ldr	r3, [pc, #368]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004228:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004230:	4958      	ldr	r1, [pc, #352]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004232:	4313      	orrs	r3, r2
 8004234:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004240:	2b00      	cmp	r3, #0
 8004242:	d015      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004244:	4b53      	ldr	r3, [pc, #332]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004252:	4950      	ldr	r1, [pc, #320]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004254:	4313      	orrs	r3, r2
 8004256:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800425e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004262:	d105      	bne.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004264:	4b4b      	ldr	r3, [pc, #300]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	4a4a      	ldr	r2, [pc, #296]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800426a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800426e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004278:	2b00      	cmp	r3, #0
 800427a:	d015      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800427c:	4b45      	ldr	r3, [pc, #276]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800427e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004282:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428a:	4942      	ldr	r1, [pc, #264]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800428c:	4313      	orrs	r3, r2
 800428e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004296:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800429a:	d105      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800429c:	4b3d      	ldr	r3, [pc, #244]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	4a3c      	ldr	r2, [pc, #240]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042a6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d015      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80042b4:	4b37      	ldr	r3, [pc, #220]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c2:	4934      	ldr	r1, [pc, #208]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042d2:	d105      	bne.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042d4:	4b2f      	ldr	r3, [pc, #188]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	4a2e      	ldr	r2, [pc, #184]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042de:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d015      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042ec:	4b29      	ldr	r3, [pc, #164]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042fa:	4926      	ldr	r1, [pc, #152]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042fc:	4313      	orrs	r3, r2
 80042fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004306:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800430a:	d105      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800430c:	4b21      	ldr	r3, [pc, #132]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	4a20      	ldr	r2, [pc, #128]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004312:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004316:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d015      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004324:	4b1b      	ldr	r3, [pc, #108]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800432a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004332:	4918      	ldr	r1, [pc, #96]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004334:	4313      	orrs	r3, r2
 8004336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004342:	d105      	bne.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004344:	4b13      	ldr	r3, [pc, #76]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	4a12      	ldr	r2, [pc, #72]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800434a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800434e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d015      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800435c:	4b0d      	ldr	r3, [pc, #52]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800435e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004362:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800436a:	490a      	ldr	r1, [pc, #40]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800436c:	4313      	orrs	r3, r2
 800436e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004376:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800437a:	d105      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800437c:	4b05      	ldr	r3, [pc, #20]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	4a04      	ldr	r2, [pc, #16]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004382:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004386:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004388:	7cbb      	ldrb	r3, [r7, #18]
}
 800438a:	4618      	mov	r0, r3
 800438c:	3718      	adds	r7, #24
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	40021000 	.word	0x40021000

08004398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e049      	b.n	800443e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d106      	bne.n	80043c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7fd fd10 	bl	8001de4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2202      	movs	r2, #2
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3304      	adds	r3, #4
 80043d4:	4619      	mov	r1, r3
 80043d6:	4610      	mov	r0, r2
 80043d8:	f000 fba4 	bl	8004b24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b01      	cmp	r3, #1
 800445a:	d001      	beq.n	8004460 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e042      	b.n	80044e6 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a21      	ldr	r2, [pc, #132]	; (80044f4 <HAL_TIM_Base_Start+0xac>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d018      	beq.n	80044a4 <HAL_TIM_Base_Start+0x5c>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800447a:	d013      	beq.n	80044a4 <HAL_TIM_Base_Start+0x5c>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a1d      	ldr	r2, [pc, #116]	; (80044f8 <HAL_TIM_Base_Start+0xb0>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00e      	beq.n	80044a4 <HAL_TIM_Base_Start+0x5c>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a1c      	ldr	r2, [pc, #112]	; (80044fc <HAL_TIM_Base_Start+0xb4>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d009      	beq.n	80044a4 <HAL_TIM_Base_Start+0x5c>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1a      	ldr	r2, [pc, #104]	; (8004500 <HAL_TIM_Base_Start+0xb8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d004      	beq.n	80044a4 <HAL_TIM_Base_Start+0x5c>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a19      	ldr	r2, [pc, #100]	; (8004504 <HAL_TIM_Base_Start+0xbc>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d115      	bne.n	80044d0 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689a      	ldr	r2, [r3, #8]
 80044aa:	4b17      	ldr	r3, [pc, #92]	; (8004508 <HAL_TIM_Base_Start+0xc0>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b06      	cmp	r3, #6
 80044b4:	d015      	beq.n	80044e2 <HAL_TIM_Base_Start+0x9a>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044bc:	d011      	beq.n	80044e2 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0201 	orr.w	r2, r2, #1
 80044cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ce:	e008      	b.n	80044e2 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]
 80044e0:	e000      	b.n	80044e4 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40012c00 	.word	0x40012c00
 80044f8:	40000400 	.word	0x40000400
 80044fc:	40000800 	.word	0x40000800
 8004500:	40013400 	.word	0x40013400
 8004504:	40014000 	.word	0x40014000
 8004508:	00010007 	.word	0x00010007

0800450c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800451a:	b2db      	uxtb	r3, r3
 800451c:	2b01      	cmp	r3, #1
 800451e:	d001      	beq.n	8004524 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e04a      	b.n	80045ba <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68da      	ldr	r2, [r3, #12]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a21      	ldr	r2, [pc, #132]	; (80045c8 <HAL_TIM_Base_Start_IT+0xbc>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d018      	beq.n	8004578 <HAL_TIM_Base_Start_IT+0x6c>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800454e:	d013      	beq.n	8004578 <HAL_TIM_Base_Start_IT+0x6c>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a1d      	ldr	r2, [pc, #116]	; (80045cc <HAL_TIM_Base_Start_IT+0xc0>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d00e      	beq.n	8004578 <HAL_TIM_Base_Start_IT+0x6c>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a1c      	ldr	r2, [pc, #112]	; (80045d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d009      	beq.n	8004578 <HAL_TIM_Base_Start_IT+0x6c>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a1a      	ldr	r2, [pc, #104]	; (80045d4 <HAL_TIM_Base_Start_IT+0xc8>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d004      	beq.n	8004578 <HAL_TIM_Base_Start_IT+0x6c>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a19      	ldr	r2, [pc, #100]	; (80045d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d115      	bne.n	80045a4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	4b17      	ldr	r3, [pc, #92]	; (80045dc <HAL_TIM_Base_Start_IT+0xd0>)
 8004580:	4013      	ands	r3, r2
 8004582:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2b06      	cmp	r3, #6
 8004588:	d015      	beq.n	80045b6 <HAL_TIM_Base_Start_IT+0xaa>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004590:	d011      	beq.n	80045b6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f042 0201 	orr.w	r2, r2, #1
 80045a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045a2:	e008      	b.n	80045b6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f042 0201 	orr.w	r2, r2, #1
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	e000      	b.n	80045b8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	40000400 	.word	0x40000400
 80045d0:	40000800 	.word	0x40000800
 80045d4:	40013400 	.word	0x40013400
 80045d8:	40014000 	.word	0x40014000
 80045dc:	00010007 	.word	0x00010007

080045e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d122      	bne.n	800463c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f003 0302 	and.w	r3, r3, #2
 8004600:	2b02      	cmp	r3, #2
 8004602:	d11b      	bne.n	800463c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f06f 0202 	mvn.w	r2, #2
 800460c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	f003 0303 	and.w	r3, r3, #3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 fa60 	bl	8004ae8 <HAL_TIM_IC_CaptureCallback>
 8004628:	e005      	b.n	8004636 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 fa52 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 fa63 	bl	8004afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	f003 0304 	and.w	r3, r3, #4
 8004646:	2b04      	cmp	r3, #4
 8004648:	d122      	bne.n	8004690 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b04      	cmp	r3, #4
 8004656:	d11b      	bne.n	8004690 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f06f 0204 	mvn.w	r2, #4
 8004660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2202      	movs	r2, #2
 8004666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fa36 	bl	8004ae8 <HAL_TIM_IC_CaptureCallback>
 800467c:	e005      	b.n	800468a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fa28 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 fa39 	bl	8004afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	f003 0308 	and.w	r3, r3, #8
 800469a:	2b08      	cmp	r3, #8
 800469c:	d122      	bne.n	80046e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f003 0308 	and.w	r3, r3, #8
 80046a8:	2b08      	cmp	r3, #8
 80046aa:	d11b      	bne.n	80046e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f06f 0208 	mvn.w	r2, #8
 80046b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2204      	movs	r2, #4
 80046ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 fa0c 	bl	8004ae8 <HAL_TIM_IC_CaptureCallback>
 80046d0:	e005      	b.n	80046de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f9fe 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 fa0f 	bl	8004afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	f003 0310 	and.w	r3, r3, #16
 80046ee:	2b10      	cmp	r3, #16
 80046f0:	d122      	bne.n	8004738 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f003 0310 	and.w	r3, r3, #16
 80046fc:	2b10      	cmp	r3, #16
 80046fe:	d11b      	bne.n	8004738 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f06f 0210 	mvn.w	r2, #16
 8004708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2208      	movs	r2, #8
 800470e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f9e2 	bl	8004ae8 <HAL_TIM_IC_CaptureCallback>
 8004724:	e005      	b.n	8004732 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f9d4 	bl	8004ad4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f9e5 	bl	8004afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b01      	cmp	r3, #1
 8004744:	d10e      	bne.n	8004764 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	2b01      	cmp	r3, #1
 8004752:	d107      	bne.n	8004764 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f06f 0201 	mvn.w	r2, #1
 800475c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fd f862 	bl	8001828 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800476e:	2b80      	cmp	r3, #128	; 0x80
 8004770:	d10e      	bne.n	8004790 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800477c:	2b80      	cmp	r3, #128	; 0x80
 800477e:	d107      	bne.n	8004790 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fb82 	bl	8004e94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800479a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800479e:	d10e      	bne.n	80047be <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047aa:	2b80      	cmp	r3, #128	; 0x80
 80047ac:	d107      	bne.n	80047be <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80047b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fb75 	bl	8004ea8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c8:	2b40      	cmp	r3, #64	; 0x40
 80047ca:	d10e      	bne.n	80047ea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d6:	2b40      	cmp	r3, #64	; 0x40
 80047d8:	d107      	bne.n	80047ea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80047e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 f993 	bl	8004b10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	f003 0320 	and.w	r3, r3, #32
 80047f4:	2b20      	cmp	r3, #32
 80047f6:	d10e      	bne.n	8004816 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f003 0320 	and.w	r3, r3, #32
 8004802:	2b20      	cmp	r3, #32
 8004804:	d107      	bne.n	8004816 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f06f 0220 	mvn.w	r2, #32
 800480e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 fb35 	bl	8004e80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004820:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004824:	d10f      	bne.n	8004846 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004830:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004834:	d107      	bne.n	8004846 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800483e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 fb3b 	bl	8004ebc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	691b      	ldr	r3, [r3, #16]
 800484c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004850:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004854:	d10f      	bne.n	8004876 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004860:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004864:	d107      	bne.n	8004876 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800486e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 fb2d 	bl	8004ed0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004880:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004884:	d10f      	bne.n	80048a6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004890:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004894:	d107      	bne.n	80048a6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800489e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 fb1f 	bl	8004ee4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048b4:	d10f      	bne.n	80048d6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048c4:	d107      	bne.n	80048d6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80048ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 fb11 	bl	8004ef8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048d6:	bf00      	nop
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
	...

080048e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ea:	2300      	movs	r3, #0
 80048ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d101      	bne.n	80048fc <HAL_TIM_ConfigClockSource+0x1c>
 80048f8:	2302      	movs	r3, #2
 80048fa:	e0de      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x1da>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2202      	movs	r2, #2
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800491a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800491e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004926:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a63      	ldr	r2, [pc, #396]	; (8004ac4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004936:	4293      	cmp	r3, r2
 8004938:	f000 80a9 	beq.w	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 800493c:	4a61      	ldr	r2, [pc, #388]	; (8004ac4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800493e:	4293      	cmp	r3, r2
 8004940:	f200 80ae 	bhi.w	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004944:	4a60      	ldr	r2, [pc, #384]	; (8004ac8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004946:	4293      	cmp	r3, r2
 8004948:	f000 80a1 	beq.w	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 800494c:	4a5e      	ldr	r2, [pc, #376]	; (8004ac8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800494e:	4293      	cmp	r3, r2
 8004950:	f200 80a6 	bhi.w	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004954:	4a5d      	ldr	r2, [pc, #372]	; (8004acc <HAL_TIM_ConfigClockSource+0x1ec>)
 8004956:	4293      	cmp	r3, r2
 8004958:	f000 8099 	beq.w	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 800495c:	4a5b      	ldr	r2, [pc, #364]	; (8004acc <HAL_TIM_ConfigClockSource+0x1ec>)
 800495e:	4293      	cmp	r3, r2
 8004960:	f200 809e 	bhi.w	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004964:	4a5a      	ldr	r2, [pc, #360]	; (8004ad0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	f000 8091 	beq.w	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 800496c:	4a58      	ldr	r2, [pc, #352]	; (8004ad0 <HAL_TIM_ConfigClockSource+0x1f0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	f200 8096 	bhi.w	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004974:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004978:	f000 8089 	beq.w	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 800497c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004980:	f200 808e 	bhi.w	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004984:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004988:	d03e      	beq.n	8004a08 <HAL_TIM_ConfigClockSource+0x128>
 800498a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800498e:	f200 8087 	bhi.w	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004996:	f000 8086 	beq.w	8004aa6 <HAL_TIM_ConfigClockSource+0x1c6>
 800499a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800499e:	d87f      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 80049a0:	2b70      	cmp	r3, #112	; 0x70
 80049a2:	d01a      	beq.n	80049da <HAL_TIM_ConfigClockSource+0xfa>
 80049a4:	2b70      	cmp	r3, #112	; 0x70
 80049a6:	d87b      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 80049a8:	2b60      	cmp	r3, #96	; 0x60
 80049aa:	d050      	beq.n	8004a4e <HAL_TIM_ConfigClockSource+0x16e>
 80049ac:	2b60      	cmp	r3, #96	; 0x60
 80049ae:	d877      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 80049b0:	2b50      	cmp	r3, #80	; 0x50
 80049b2:	d03c      	beq.n	8004a2e <HAL_TIM_ConfigClockSource+0x14e>
 80049b4:	2b50      	cmp	r3, #80	; 0x50
 80049b6:	d873      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 80049b8:	2b40      	cmp	r3, #64	; 0x40
 80049ba:	d058      	beq.n	8004a6e <HAL_TIM_ConfigClockSource+0x18e>
 80049bc:	2b40      	cmp	r3, #64	; 0x40
 80049be:	d86f      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 80049c0:	2b30      	cmp	r3, #48	; 0x30
 80049c2:	d064      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 80049c4:	2b30      	cmp	r3, #48	; 0x30
 80049c6:	d86b      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 80049c8:	2b20      	cmp	r3, #32
 80049ca:	d060      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 80049cc:	2b20      	cmp	r3, #32
 80049ce:	d867      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d05c      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 80049d4:	2b10      	cmp	r3, #16
 80049d6:	d05a      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x1ae>
 80049d8:	e062      	b.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6818      	ldr	r0, [r3, #0]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	6899      	ldr	r1, [r3, #8]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f000 f9a7 	bl	8004d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68ba      	ldr	r2, [r7, #8]
 8004a04:	609a      	str	r2, [r3, #8]
      break;
 8004a06:	e04f      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	6899      	ldr	r1, [r3, #8]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f000 f990 	bl	8004d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a2a:	609a      	str	r2, [r3, #8]
      break;
 8004a2c:	e03c      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6859      	ldr	r1, [r3, #4]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	f000 f902 	bl	8004c44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2150      	movs	r1, #80	; 0x50
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f95b 	bl	8004d02 <TIM_ITRx_SetConfig>
      break;
 8004a4c:	e02c      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6818      	ldr	r0, [r3, #0]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	6859      	ldr	r1, [r3, #4]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	f000 f921 	bl	8004ca2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2160      	movs	r1, #96	; 0x60
 8004a66:	4618      	mov	r0, r3
 8004a68:	f000 f94b 	bl	8004d02 <TIM_ITRx_SetConfig>
      break;
 8004a6c:	e01c      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	6859      	ldr	r1, [r3, #4]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	f000 f8e2 	bl	8004c44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2140      	movs	r1, #64	; 0x40
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 f93b 	bl	8004d02 <TIM_ITRx_SetConfig>
      break;
 8004a8c:	e00c      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4619      	mov	r1, r3
 8004a98:	4610      	mov	r0, r2
 8004a9a:	f000 f932 	bl	8004d02 <TIM_ITRx_SetConfig>
      break;
 8004a9e:	e003      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	73fb      	strb	r3, [r7, #15]
      break;
 8004aa4:	e000      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004aa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	00100070 	.word	0x00100070
 8004ac8:	00100040 	.word	0x00100040
 8004acc:	00100030 	.word	0x00100030
 8004ad0:	00100020 	.word	0x00100020

08004ad4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b085      	sub	sp, #20
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a3c      	ldr	r2, [pc, #240]	; (8004c28 <TIM_Base_SetConfig+0x104>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d00f      	beq.n	8004b5c <TIM_Base_SetConfig+0x38>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b42:	d00b      	beq.n	8004b5c <TIM_Base_SetConfig+0x38>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a39      	ldr	r2, [pc, #228]	; (8004c2c <TIM_Base_SetConfig+0x108>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d007      	beq.n	8004b5c <TIM_Base_SetConfig+0x38>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a38      	ldr	r2, [pc, #224]	; (8004c30 <TIM_Base_SetConfig+0x10c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d003      	beq.n	8004b5c <TIM_Base_SetConfig+0x38>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a37      	ldr	r2, [pc, #220]	; (8004c34 <TIM_Base_SetConfig+0x110>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d108      	bne.n	8004b6e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a2d      	ldr	r2, [pc, #180]	; (8004c28 <TIM_Base_SetConfig+0x104>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d01b      	beq.n	8004bae <TIM_Base_SetConfig+0x8a>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b7c:	d017      	beq.n	8004bae <TIM_Base_SetConfig+0x8a>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a2a      	ldr	r2, [pc, #168]	; (8004c2c <TIM_Base_SetConfig+0x108>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d013      	beq.n	8004bae <TIM_Base_SetConfig+0x8a>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a29      	ldr	r2, [pc, #164]	; (8004c30 <TIM_Base_SetConfig+0x10c>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d00f      	beq.n	8004bae <TIM_Base_SetConfig+0x8a>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a28      	ldr	r2, [pc, #160]	; (8004c34 <TIM_Base_SetConfig+0x110>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00b      	beq.n	8004bae <TIM_Base_SetConfig+0x8a>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a27      	ldr	r2, [pc, #156]	; (8004c38 <TIM_Base_SetConfig+0x114>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d007      	beq.n	8004bae <TIM_Base_SetConfig+0x8a>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a26      	ldr	r2, [pc, #152]	; (8004c3c <TIM_Base_SetConfig+0x118>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d003      	beq.n	8004bae <TIM_Base_SetConfig+0x8a>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a25      	ldr	r2, [pc, #148]	; (8004c40 <TIM_Base_SetConfig+0x11c>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d108      	bne.n	8004bc0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a10      	ldr	r2, [pc, #64]	; (8004c28 <TIM_Base_SetConfig+0x104>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d00f      	beq.n	8004c0c <TIM_Base_SetConfig+0xe8>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a11      	ldr	r2, [pc, #68]	; (8004c34 <TIM_Base_SetConfig+0x110>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d00b      	beq.n	8004c0c <TIM_Base_SetConfig+0xe8>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a10      	ldr	r2, [pc, #64]	; (8004c38 <TIM_Base_SetConfig+0x114>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d007      	beq.n	8004c0c <TIM_Base_SetConfig+0xe8>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a0f      	ldr	r2, [pc, #60]	; (8004c3c <TIM_Base_SetConfig+0x118>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d003      	beq.n	8004c0c <TIM_Base_SetConfig+0xe8>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a0e      	ldr	r2, [pc, #56]	; (8004c40 <TIM_Base_SetConfig+0x11c>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d103      	bne.n	8004c14 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	615a      	str	r2, [r3, #20]
}
 8004c1a:	bf00      	nop
 8004c1c:	3714      	adds	r7, #20
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40012c00 	.word	0x40012c00
 8004c2c:	40000400 	.word	0x40000400
 8004c30:	40000800 	.word	0x40000800
 8004c34:	40013400 	.word	0x40013400
 8004c38:	40014000 	.word	0x40014000
 8004c3c:	40014400 	.word	0x40014400
 8004c40:	40014800 	.word	0x40014800

08004c44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	60b9      	str	r1, [r7, #8]
 8004c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	f023 0201 	bic.w	r2, r3, #1
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	011b      	lsls	r3, r3, #4
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f023 030a 	bic.w	r3, r3, #10
 8004c80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	621a      	str	r2, [r3, #32]
}
 8004c96:	bf00      	nop
 8004c98:	371c      	adds	r7, #28
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr

08004ca2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b087      	sub	sp, #28
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	60f8      	str	r0, [r7, #12]
 8004caa:	60b9      	str	r1, [r7, #8]
 8004cac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	f023 0210 	bic.w	r2, r3, #16
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
 8004cc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ccc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	031b      	lsls	r3, r3, #12
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004cde:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	693a      	ldr	r2, [r7, #16]
 8004cf4:	621a      	str	r2, [r3, #32]
}
 8004cf6:	bf00      	nop
 8004cf8:	371c      	adds	r7, #28
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr

08004d02 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b085      	sub	sp, #20
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
 8004d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	f043 0307 	orr.w	r3, r3, #7
 8004d28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	609a      	str	r2, [r3, #8]
}
 8004d30:	bf00      	nop
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
 8004d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	021a      	lsls	r2, r3, #8
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	609a      	str	r2, [r3, #8]
}
 8004d70:	bf00      	nop
 8004d72:	371c      	adds	r7, #28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d90:	2302      	movs	r3, #2
 8004d92:	e065      	b.n	8004e60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2202      	movs	r2, #2
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a2c      	ldr	r2, [pc, #176]	; (8004e6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d004      	beq.n	8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a2b      	ldr	r2, [pc, #172]	; (8004e70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d108      	bne.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004dce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1b      	ldr	r2, [pc, #108]	; (8004e6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d018      	beq.n	8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0a:	d013      	beq.n	8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a18      	ldr	r2, [pc, #96]	; (8004e74 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00e      	beq.n	8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a17      	ldr	r2, [pc, #92]	; (8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d009      	beq.n	8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a12      	ldr	r2, [pc, #72]	; (8004e70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d004      	beq.n	8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a13      	ldr	r2, [pc, #76]	; (8004e7c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d10c      	bne.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3714      	adds	r7, #20
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	40012c00 	.word	0x40012c00
 8004e70:	40013400 	.word	0x40013400
 8004e74:	40000400 	.word	0x40000400
 8004e78:	40000800 	.word	0x40000800
 8004e7c:	40014000 	.word	0x40014000

08004e80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e042      	b.n	8004fa4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d106      	bne.n	8004f36 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f7fd f825 	bl	8001f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2224      	movs	r2, #36	; 0x24
 8004f3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 0201 	bic.w	r2, r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f8c2 	bl	80050d8 <UART_SetConfig>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d101      	bne.n	8004f5e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e022      	b.n	8004fa4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d002      	beq.n	8004f6c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 fb52 	bl	8005610 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685a      	ldr	r2, [r3, #4]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689a      	ldr	r2, [r3, #8]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 fbd9 	bl	8005754 <UART_CheckIdleState>
 8004fa2:	4603      	mov	r3, r0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3708      	adds	r7, #8
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b08a      	sub	sp, #40	; 0x28
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	603b      	str	r3, [r7, #0]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fc2:	2b20      	cmp	r3, #32
 8004fc4:	f040 8083 	bne.w	80050ce <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <HAL_UART_Transmit+0x28>
 8004fce:	88fb      	ldrh	r3, [r7, #6]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e07b      	b.n	80050d0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d101      	bne.n	8004fe6 <HAL_UART_Transmit+0x3a>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e074      	b.n	80050d0 <HAL_UART_Transmit+0x124>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2221      	movs	r2, #33	; 0x21
 8004ffa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ffe:	f7fd f86b 	bl	80020d8 <HAL_GetTick>
 8005002:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	88fa      	ldrh	r2, [r7, #6]
 8005008:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	88fa      	ldrh	r2, [r7, #6]
 8005010:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800501c:	d108      	bne.n	8005030 <HAL_UART_Transmit+0x84>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d104      	bne.n	8005030 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005026:	2300      	movs	r3, #0
 8005028:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	61bb      	str	r3, [r7, #24]
 800502e:	e003      	b.n	8005038 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005034:	2300      	movs	r3, #0
 8005036:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005040:	e02c      	b.n	800509c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	9300      	str	r3, [sp, #0]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2200      	movs	r2, #0
 800504a:	2180      	movs	r1, #128	; 0x80
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	f000 fbcc 	bl	80057ea <UART_WaitOnFlagUntilTimeout>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d001      	beq.n	800505c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e039      	b.n	80050d0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d10b      	bne.n	800507a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	881b      	ldrh	r3, [r3, #0]
 8005066:	461a      	mov	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005070:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	3302      	adds	r3, #2
 8005076:	61bb      	str	r3, [r7, #24]
 8005078:	e007      	b.n	800508a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	781a      	ldrb	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	3301      	adds	r3, #1
 8005088:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1cc      	bne.n	8005042 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	2200      	movs	r2, #0
 80050b0:	2140      	movs	r1, #64	; 0x40
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 fb99 	bl	80057ea <UART_WaitOnFlagUntilTimeout>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e006      	b.n	80050d0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2220      	movs	r2, #32
 80050c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	e000      	b.n	80050d0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80050ce:	2302      	movs	r3, #2
  }
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3720      	adds	r7, #32
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050d8:	b5b0      	push	{r4, r5, r7, lr}
 80050da:	b088      	sub	sp, #32
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	689a      	ldr	r2, [r3, #8]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	431a      	orrs	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	4baf      	ldr	r3, [pc, #700]	; (80053c0 <UART_SetConfig+0x2e8>)
 8005104:	4013      	ands	r3, r2
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6812      	ldr	r2, [r2, #0]
 800510a:	69f9      	ldr	r1, [r7, #28]
 800510c:	430b      	orrs	r3, r1
 800510e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68da      	ldr	r2, [r3, #12]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	430a      	orrs	r2, r1
 8005124:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4aa4      	ldr	r2, [pc, #656]	; (80053c4 <UART_SetConfig+0x2ec>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d004      	beq.n	8005140 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	69fa      	ldr	r2, [r7, #28]
 800513c:	4313      	orrs	r3, r2
 800513e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800514a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	6812      	ldr	r2, [r2, #0]
 8005152:	69f9      	ldr	r1, [r7, #28]
 8005154:	430b      	orrs	r3, r1
 8005156:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515e:	f023 010f 	bic.w	r1, r3, #15
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a95      	ldr	r2, [pc, #596]	; (80053c8 <UART_SetConfig+0x2f0>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d120      	bne.n	80051ba <UART_SetConfig+0xe2>
 8005178:	4b94      	ldr	r3, [pc, #592]	; (80053cc <UART_SetConfig+0x2f4>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517e:	f003 0303 	and.w	r3, r3, #3
 8005182:	2b03      	cmp	r3, #3
 8005184:	d816      	bhi.n	80051b4 <UART_SetConfig+0xdc>
 8005186:	a201      	add	r2, pc, #4	; (adr r2, 800518c <UART_SetConfig+0xb4>)
 8005188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518c:	0800519d 	.word	0x0800519d
 8005190:	080051a9 	.word	0x080051a9
 8005194:	080051a3 	.word	0x080051a3
 8005198:	080051af 	.word	0x080051af
 800519c:	2301      	movs	r3, #1
 800519e:	76fb      	strb	r3, [r7, #27]
 80051a0:	e0bc      	b.n	800531c <UART_SetConfig+0x244>
 80051a2:	2302      	movs	r3, #2
 80051a4:	76fb      	strb	r3, [r7, #27]
 80051a6:	e0b9      	b.n	800531c <UART_SetConfig+0x244>
 80051a8:	2304      	movs	r3, #4
 80051aa:	76fb      	strb	r3, [r7, #27]
 80051ac:	e0b6      	b.n	800531c <UART_SetConfig+0x244>
 80051ae:	2308      	movs	r3, #8
 80051b0:	76fb      	strb	r3, [r7, #27]
 80051b2:	e0b3      	b.n	800531c <UART_SetConfig+0x244>
 80051b4:	2310      	movs	r3, #16
 80051b6:	76fb      	strb	r3, [r7, #27]
 80051b8:	e0b0      	b.n	800531c <UART_SetConfig+0x244>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a84      	ldr	r2, [pc, #528]	; (80053d0 <UART_SetConfig+0x2f8>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d132      	bne.n	800522a <UART_SetConfig+0x152>
 80051c4:	4b81      	ldr	r3, [pc, #516]	; (80053cc <UART_SetConfig+0x2f4>)
 80051c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ca:	f003 030c 	and.w	r3, r3, #12
 80051ce:	2b0c      	cmp	r3, #12
 80051d0:	d828      	bhi.n	8005224 <UART_SetConfig+0x14c>
 80051d2:	a201      	add	r2, pc, #4	; (adr r2, 80051d8 <UART_SetConfig+0x100>)
 80051d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051d8:	0800520d 	.word	0x0800520d
 80051dc:	08005225 	.word	0x08005225
 80051e0:	08005225 	.word	0x08005225
 80051e4:	08005225 	.word	0x08005225
 80051e8:	08005219 	.word	0x08005219
 80051ec:	08005225 	.word	0x08005225
 80051f0:	08005225 	.word	0x08005225
 80051f4:	08005225 	.word	0x08005225
 80051f8:	08005213 	.word	0x08005213
 80051fc:	08005225 	.word	0x08005225
 8005200:	08005225 	.word	0x08005225
 8005204:	08005225 	.word	0x08005225
 8005208:	0800521f 	.word	0x0800521f
 800520c:	2300      	movs	r3, #0
 800520e:	76fb      	strb	r3, [r7, #27]
 8005210:	e084      	b.n	800531c <UART_SetConfig+0x244>
 8005212:	2302      	movs	r3, #2
 8005214:	76fb      	strb	r3, [r7, #27]
 8005216:	e081      	b.n	800531c <UART_SetConfig+0x244>
 8005218:	2304      	movs	r3, #4
 800521a:	76fb      	strb	r3, [r7, #27]
 800521c:	e07e      	b.n	800531c <UART_SetConfig+0x244>
 800521e:	2308      	movs	r3, #8
 8005220:	76fb      	strb	r3, [r7, #27]
 8005222:	e07b      	b.n	800531c <UART_SetConfig+0x244>
 8005224:	2310      	movs	r3, #16
 8005226:	76fb      	strb	r3, [r7, #27]
 8005228:	e078      	b.n	800531c <UART_SetConfig+0x244>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a69      	ldr	r2, [pc, #420]	; (80053d4 <UART_SetConfig+0x2fc>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d120      	bne.n	8005276 <UART_SetConfig+0x19e>
 8005234:	4b65      	ldr	r3, [pc, #404]	; (80053cc <UART_SetConfig+0x2f4>)
 8005236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800523a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800523e:	2b30      	cmp	r3, #48	; 0x30
 8005240:	d013      	beq.n	800526a <UART_SetConfig+0x192>
 8005242:	2b30      	cmp	r3, #48	; 0x30
 8005244:	d814      	bhi.n	8005270 <UART_SetConfig+0x198>
 8005246:	2b20      	cmp	r3, #32
 8005248:	d009      	beq.n	800525e <UART_SetConfig+0x186>
 800524a:	2b20      	cmp	r3, #32
 800524c:	d810      	bhi.n	8005270 <UART_SetConfig+0x198>
 800524e:	2b00      	cmp	r3, #0
 8005250:	d002      	beq.n	8005258 <UART_SetConfig+0x180>
 8005252:	2b10      	cmp	r3, #16
 8005254:	d006      	beq.n	8005264 <UART_SetConfig+0x18c>
 8005256:	e00b      	b.n	8005270 <UART_SetConfig+0x198>
 8005258:	2300      	movs	r3, #0
 800525a:	76fb      	strb	r3, [r7, #27]
 800525c:	e05e      	b.n	800531c <UART_SetConfig+0x244>
 800525e:	2302      	movs	r3, #2
 8005260:	76fb      	strb	r3, [r7, #27]
 8005262:	e05b      	b.n	800531c <UART_SetConfig+0x244>
 8005264:	2304      	movs	r3, #4
 8005266:	76fb      	strb	r3, [r7, #27]
 8005268:	e058      	b.n	800531c <UART_SetConfig+0x244>
 800526a:	2308      	movs	r3, #8
 800526c:	76fb      	strb	r3, [r7, #27]
 800526e:	e055      	b.n	800531c <UART_SetConfig+0x244>
 8005270:	2310      	movs	r3, #16
 8005272:	76fb      	strb	r3, [r7, #27]
 8005274:	e052      	b.n	800531c <UART_SetConfig+0x244>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a57      	ldr	r2, [pc, #348]	; (80053d8 <UART_SetConfig+0x300>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d120      	bne.n	80052c2 <UART_SetConfig+0x1ea>
 8005280:	4b52      	ldr	r3, [pc, #328]	; (80053cc <UART_SetConfig+0x2f4>)
 8005282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005286:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800528a:	2bc0      	cmp	r3, #192	; 0xc0
 800528c:	d013      	beq.n	80052b6 <UART_SetConfig+0x1de>
 800528e:	2bc0      	cmp	r3, #192	; 0xc0
 8005290:	d814      	bhi.n	80052bc <UART_SetConfig+0x1e4>
 8005292:	2b80      	cmp	r3, #128	; 0x80
 8005294:	d009      	beq.n	80052aa <UART_SetConfig+0x1d2>
 8005296:	2b80      	cmp	r3, #128	; 0x80
 8005298:	d810      	bhi.n	80052bc <UART_SetConfig+0x1e4>
 800529a:	2b00      	cmp	r3, #0
 800529c:	d002      	beq.n	80052a4 <UART_SetConfig+0x1cc>
 800529e:	2b40      	cmp	r3, #64	; 0x40
 80052a0:	d006      	beq.n	80052b0 <UART_SetConfig+0x1d8>
 80052a2:	e00b      	b.n	80052bc <UART_SetConfig+0x1e4>
 80052a4:	2300      	movs	r3, #0
 80052a6:	76fb      	strb	r3, [r7, #27]
 80052a8:	e038      	b.n	800531c <UART_SetConfig+0x244>
 80052aa:	2302      	movs	r3, #2
 80052ac:	76fb      	strb	r3, [r7, #27]
 80052ae:	e035      	b.n	800531c <UART_SetConfig+0x244>
 80052b0:	2304      	movs	r3, #4
 80052b2:	76fb      	strb	r3, [r7, #27]
 80052b4:	e032      	b.n	800531c <UART_SetConfig+0x244>
 80052b6:	2308      	movs	r3, #8
 80052b8:	76fb      	strb	r3, [r7, #27]
 80052ba:	e02f      	b.n	800531c <UART_SetConfig+0x244>
 80052bc:	2310      	movs	r3, #16
 80052be:	76fb      	strb	r3, [r7, #27]
 80052c0:	e02c      	b.n	800531c <UART_SetConfig+0x244>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a3f      	ldr	r2, [pc, #252]	; (80053c4 <UART_SetConfig+0x2ec>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d125      	bne.n	8005318 <UART_SetConfig+0x240>
 80052cc:	4b3f      	ldr	r3, [pc, #252]	; (80053cc <UART_SetConfig+0x2f4>)
 80052ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80052d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80052da:	d017      	beq.n	800530c <UART_SetConfig+0x234>
 80052dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80052e0:	d817      	bhi.n	8005312 <UART_SetConfig+0x23a>
 80052e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052e6:	d00b      	beq.n	8005300 <UART_SetConfig+0x228>
 80052e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052ec:	d811      	bhi.n	8005312 <UART_SetConfig+0x23a>
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <UART_SetConfig+0x222>
 80052f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052f6:	d006      	beq.n	8005306 <UART_SetConfig+0x22e>
 80052f8:	e00b      	b.n	8005312 <UART_SetConfig+0x23a>
 80052fa:	2300      	movs	r3, #0
 80052fc:	76fb      	strb	r3, [r7, #27]
 80052fe:	e00d      	b.n	800531c <UART_SetConfig+0x244>
 8005300:	2302      	movs	r3, #2
 8005302:	76fb      	strb	r3, [r7, #27]
 8005304:	e00a      	b.n	800531c <UART_SetConfig+0x244>
 8005306:	2304      	movs	r3, #4
 8005308:	76fb      	strb	r3, [r7, #27]
 800530a:	e007      	b.n	800531c <UART_SetConfig+0x244>
 800530c:	2308      	movs	r3, #8
 800530e:	76fb      	strb	r3, [r7, #27]
 8005310:	e004      	b.n	800531c <UART_SetConfig+0x244>
 8005312:	2310      	movs	r3, #16
 8005314:	76fb      	strb	r3, [r7, #27]
 8005316:	e001      	b.n	800531c <UART_SetConfig+0x244>
 8005318:	2310      	movs	r3, #16
 800531a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a28      	ldr	r2, [pc, #160]	; (80053c4 <UART_SetConfig+0x2ec>)
 8005322:	4293      	cmp	r3, r2
 8005324:	f040 809e 	bne.w	8005464 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005328:	7efb      	ldrb	r3, [r7, #27]
 800532a:	2b08      	cmp	r3, #8
 800532c:	d823      	bhi.n	8005376 <UART_SetConfig+0x29e>
 800532e:	a201      	add	r2, pc, #4	; (adr r2, 8005334 <UART_SetConfig+0x25c>)
 8005330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005334:	08005359 	.word	0x08005359
 8005338:	08005377 	.word	0x08005377
 800533c:	08005361 	.word	0x08005361
 8005340:	08005377 	.word	0x08005377
 8005344:	08005367 	.word	0x08005367
 8005348:	08005377 	.word	0x08005377
 800534c:	08005377 	.word	0x08005377
 8005350:	08005377 	.word	0x08005377
 8005354:	0800536f 	.word	0x0800536f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005358:	f7fe fd8a 	bl	8003e70 <HAL_RCC_GetPCLK1Freq>
 800535c:	6178      	str	r0, [r7, #20]
        break;
 800535e:	e00f      	b.n	8005380 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005360:	4b1e      	ldr	r3, [pc, #120]	; (80053dc <UART_SetConfig+0x304>)
 8005362:	617b      	str	r3, [r7, #20]
        break;
 8005364:	e00c      	b.n	8005380 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005366:	f7fe fd15 	bl	8003d94 <HAL_RCC_GetSysClockFreq>
 800536a:	6178      	str	r0, [r7, #20]
        break;
 800536c:	e008      	b.n	8005380 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800536e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005372:	617b      	str	r3, [r7, #20]
        break;
 8005374:	e004      	b.n	8005380 <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 8005376:	2300      	movs	r3, #0
 8005378:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	76bb      	strb	r3, [r7, #26]
        break;
 800537e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2b00      	cmp	r3, #0
 8005384:	f000 812c 	beq.w	80055e0 <UART_SetConfig+0x508>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538c:	4a14      	ldr	r2, [pc, #80]	; (80053e0 <UART_SetConfig+0x308>)
 800538e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005392:	461a      	mov	r2, r3
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	fbb3 f3f2 	udiv	r3, r3, r2
 800539a:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	4613      	mov	r3, r2
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	4413      	add	r3, r2
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d305      	bcc.n	80053b8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053b2:	68ba      	ldr	r2, [r7, #8]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d915      	bls.n	80053e4 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	76bb      	strb	r3, [r7, #26]
 80053bc:	e110      	b.n	80055e0 <UART_SetConfig+0x508>
 80053be:	bf00      	nop
 80053c0:	cfff69f3 	.word	0xcfff69f3
 80053c4:	40008000 	.word	0x40008000
 80053c8:	40013800 	.word	0x40013800
 80053cc:	40021000 	.word	0x40021000
 80053d0:	40004400 	.word	0x40004400
 80053d4:	40004800 	.word	0x40004800
 80053d8:	40004c00 	.word	0x40004c00
 80053dc:	00f42400 	.word	0x00f42400
 80053e0:	0800bb24 	.word	0x0800bb24
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f04f 0100 	mov.w	r1, #0
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f0:	4a85      	ldr	r2, [pc, #532]	; (8005608 <UART_SetConfig+0x530>)
 80053f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	f04f 0300 	mov.w	r3, #0
 80053fc:	f7fb fc4c 	bl	8000c98 <__aeabi_uldivmod>
 8005400:	4602      	mov	r2, r0
 8005402:	460b      	mov	r3, r1
 8005404:	4610      	mov	r0, r2
 8005406:	4619      	mov	r1, r3
 8005408:	f04f 0200 	mov.w	r2, #0
 800540c:	f04f 0300 	mov.w	r3, #0
 8005410:	020b      	lsls	r3, r1, #8
 8005412:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005416:	0202      	lsls	r2, r0, #8
 8005418:	6879      	ldr	r1, [r7, #4]
 800541a:	6849      	ldr	r1, [r1, #4]
 800541c:	0849      	lsrs	r1, r1, #1
 800541e:	4608      	mov	r0, r1
 8005420:	f04f 0100 	mov.w	r1, #0
 8005424:	1814      	adds	r4, r2, r0
 8005426:	eb43 0501 	adc.w	r5, r3, r1
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	461a      	mov	r2, r3
 8005430:	f04f 0300 	mov.w	r3, #0
 8005434:	4620      	mov	r0, r4
 8005436:	4629      	mov	r1, r5
 8005438:	f7fb fc2e 	bl	8000c98 <__aeabi_uldivmod>
 800543c:	4602      	mov	r2, r0
 800543e:	460b      	mov	r3, r1
 8005440:	4613      	mov	r3, r2
 8005442:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800544a:	d308      	bcc.n	800545e <UART_SetConfig+0x386>
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005452:	d204      	bcs.n	800545e <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	60da      	str	r2, [r3, #12]
 800545c:	e0c0      	b.n	80055e0 <UART_SetConfig+0x508>
        }
        else
        {
          ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	76bb      	strb	r3, [r7, #26]
 8005462:	e0bd      	b.n	80055e0 <UART_SetConfig+0x508>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	69db      	ldr	r3, [r3, #28]
 8005468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800546c:	d164      	bne.n	8005538 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800546e:	7efb      	ldrb	r3, [r7, #27]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d828      	bhi.n	80054c6 <UART_SetConfig+0x3ee>
 8005474:	a201      	add	r2, pc, #4	; (adr r2, 800547c <UART_SetConfig+0x3a4>)
 8005476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800547a:	bf00      	nop
 800547c:	080054a1 	.word	0x080054a1
 8005480:	080054a9 	.word	0x080054a9
 8005484:	080054b1 	.word	0x080054b1
 8005488:	080054c7 	.word	0x080054c7
 800548c:	080054b7 	.word	0x080054b7
 8005490:	080054c7 	.word	0x080054c7
 8005494:	080054c7 	.word	0x080054c7
 8005498:	080054c7 	.word	0x080054c7
 800549c:	080054bf 	.word	0x080054bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054a0:	f7fe fce6 	bl	8003e70 <HAL_RCC_GetPCLK1Freq>
 80054a4:	6178      	str	r0, [r7, #20]
        break;
 80054a6:	e013      	b.n	80054d0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054a8:	f7fe fcf8 	bl	8003e9c <HAL_RCC_GetPCLK2Freq>
 80054ac:	6178      	str	r0, [r7, #20]
        break;
 80054ae:	e00f      	b.n	80054d0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054b0:	4b56      	ldr	r3, [pc, #344]	; (800560c <UART_SetConfig+0x534>)
 80054b2:	617b      	str	r3, [r7, #20]
        break;
 80054b4:	e00c      	b.n	80054d0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054b6:	f7fe fc6d 	bl	8003d94 <HAL_RCC_GetSysClockFreq>
 80054ba:	6178      	str	r0, [r7, #20]
        break;
 80054bc:	e008      	b.n	80054d0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054c2:	617b      	str	r3, [r7, #20]
        break;
 80054c4:	e004      	b.n	80054d0 <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 80054c6:	2300      	movs	r3, #0
 80054c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	76bb      	strb	r3, [r7, #26]
        break;
 80054ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f000 8084 	beq.w	80055e0 <UART_SetConfig+0x508>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054dc:	4a4a      	ldr	r2, [pc, #296]	; (8005608 <UART_SetConfig+0x530>)
 80054de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054e2:	461a      	mov	r2, r3
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80054ea:	005a      	lsls	r2, r3, #1
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	085b      	lsrs	r3, r3, #1
 80054f2:	441a      	add	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054fc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	2b0f      	cmp	r3, #15
 8005502:	d916      	bls.n	8005532 <UART_SetConfig+0x45a>
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800550a:	d212      	bcs.n	8005532 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	b29b      	uxth	r3, r3
 8005510:	f023 030f 	bic.w	r3, r3, #15
 8005514:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	085b      	lsrs	r3, r3, #1
 800551a:	b29b      	uxth	r3, r3
 800551c:	f003 0307 	and.w	r3, r3, #7
 8005520:	b29a      	uxth	r2, r3
 8005522:	89fb      	ldrh	r3, [r7, #14]
 8005524:	4313      	orrs	r3, r2
 8005526:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	89fa      	ldrh	r2, [r7, #14]
 800552e:	60da      	str	r2, [r3, #12]
 8005530:	e056      	b.n	80055e0 <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	76bb      	strb	r3, [r7, #26]
 8005536:	e053      	b.n	80055e0 <UART_SetConfig+0x508>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005538:	7efb      	ldrb	r3, [r7, #27]
 800553a:	2b08      	cmp	r3, #8
 800553c:	d827      	bhi.n	800558e <UART_SetConfig+0x4b6>
 800553e:	a201      	add	r2, pc, #4	; (adr r2, 8005544 <UART_SetConfig+0x46c>)
 8005540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005544:	08005569 	.word	0x08005569
 8005548:	08005571 	.word	0x08005571
 800554c:	08005579 	.word	0x08005579
 8005550:	0800558f 	.word	0x0800558f
 8005554:	0800557f 	.word	0x0800557f
 8005558:	0800558f 	.word	0x0800558f
 800555c:	0800558f 	.word	0x0800558f
 8005560:	0800558f 	.word	0x0800558f
 8005564:	08005587 	.word	0x08005587
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005568:	f7fe fc82 	bl	8003e70 <HAL_RCC_GetPCLK1Freq>
 800556c:	6178      	str	r0, [r7, #20]
        break;
 800556e:	e013      	b.n	8005598 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005570:	f7fe fc94 	bl	8003e9c <HAL_RCC_GetPCLK2Freq>
 8005574:	6178      	str	r0, [r7, #20]
        break;
 8005576:	e00f      	b.n	8005598 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005578:	4b24      	ldr	r3, [pc, #144]	; (800560c <UART_SetConfig+0x534>)
 800557a:	617b      	str	r3, [r7, #20]
        break;
 800557c:	e00c      	b.n	8005598 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800557e:	f7fe fc09 	bl	8003d94 <HAL_RCC_GetSysClockFreq>
 8005582:	6178      	str	r0, [r7, #20]
        break;
 8005584:	e008      	b.n	8005598 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005586:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800558a:	617b      	str	r3, [r7, #20]
        break;
 800558c:	e004      	b.n	8005598 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	76bb      	strb	r3, [r7, #26]
        break;
 8005596:	bf00      	nop
    }

    if (pclk != 0U)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d020      	beq.n	80055e0 <UART_SetConfig+0x508>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a2:	4a19      	ldr	r2, [pc, #100]	; (8005608 <UART_SetConfig+0x530>)
 80055a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055a8:	461a      	mov	r2, r3
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	fbb3 f2f2 	udiv	r2, r3, r2
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	085b      	lsrs	r3, r3, #1
 80055b6:	441a      	add	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	2b0f      	cmp	r3, #15
 80055c6:	d909      	bls.n	80055dc <UART_SetConfig+0x504>
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055ce:	d205      	bcs.n	80055dc <UART_SetConfig+0x504>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	60da      	str	r2, [r3, #12]
 80055da:	e001      	b.n	80055e0 <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80055fc:	7ebb      	ldrb	r3, [r7, #26]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3720      	adds	r7, #32
 8005602:	46bd      	mov	sp, r7
 8005604:	bdb0      	pop	{r4, r5, r7, pc}
 8005606:	bf00      	nop
 8005608:	0800bb24 	.word	0x0800bb24
 800560c:	00f42400 	.word	0x00f42400

08005610 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00a      	beq.n	800563a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00a      	beq.n	800565c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	430a      	orrs	r2, r1
 800565a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005660:	f003 0304 	and.w	r3, r3, #4
 8005664:	2b00      	cmp	r3, #0
 8005666:	d00a      	beq.n	800567e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	430a      	orrs	r2, r1
 800567c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005682:	f003 0308 	and.w	r3, r3, #8
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00a      	beq.n	80056a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	430a      	orrs	r2, r1
 800569e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a4:	f003 0310 	and.w	r3, r3, #16
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d00a      	beq.n	80056c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	430a      	orrs	r2, r1
 80056c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c6:	f003 0320 	and.w	r3, r3, #32
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00a      	beq.n	80056e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d01a      	beq.n	8005726 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800570e:	d10a      	bne.n	8005726 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00a      	beq.n	8005748 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	605a      	str	r2, [r3, #4]
  }
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af02      	add	r7, sp, #8
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005764:	f7fc fcb8 	bl	80020d8 <HAL_GetTick>
 8005768:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0308 	and.w	r3, r3, #8
 8005774:	2b08      	cmp	r3, #8
 8005776:	d10e      	bne.n	8005796 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005778:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 f82f 	bl	80057ea <UART_WaitOnFlagUntilTimeout>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e025      	b.n	80057e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0304 	and.w	r3, r3, #4
 80057a0:	2b04      	cmp	r3, #4
 80057a2:	d10e      	bne.n	80057c2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f819 	bl	80057ea <UART_WaitOnFlagUntilTimeout>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e00f      	b.n	80057e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2220      	movs	r2, #32
 80057c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2220      	movs	r2, #32
 80057ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b09c      	sub	sp, #112	; 0x70
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	60f8      	str	r0, [r7, #12]
 80057f2:	60b9      	str	r1, [r7, #8]
 80057f4:	603b      	str	r3, [r7, #0]
 80057f6:	4613      	mov	r3, r2
 80057f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057fa:	e0a9      	b.n	8005950 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005802:	f000 80a5 	beq.w	8005950 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005806:	f7fc fc67 	bl	80020d8 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005812:	429a      	cmp	r2, r3
 8005814:	d302      	bcc.n	800581c <UART_WaitOnFlagUntilTimeout+0x32>
 8005816:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005818:	2b00      	cmp	r3, #0
 800581a:	d140      	bne.n	800589e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800582a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800582c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005830:	667b      	str	r3, [r7, #100]	; 0x64
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	461a      	mov	r2, r3
 8005838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800583a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800583c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005840:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005848:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e6      	bne.n	800581c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3308      	adds	r3, #8
 8005854:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005856:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005858:	e853 3f00 	ldrex	r3, [r3]
 800585c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800585e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005860:	f023 0301 	bic.w	r3, r3, #1
 8005864:	663b      	str	r3, [r7, #96]	; 0x60
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	3308      	adds	r3, #8
 800586c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800586e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005870:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005872:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005874:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800587c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1e5      	bne.n	800584e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2220      	movs	r2, #32
 8005886:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2220      	movs	r2, #32
 800588e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e069      	b.n	8005972 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0304 	and.w	r3, r3, #4
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d051      	beq.n	8005950 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	69db      	ldr	r3, [r3, #28]
 80058b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058ba:	d149      	bne.n	8005950 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058c4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ce:	e853 3f00 	ldrex	r3, [r3]
 80058d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	461a      	mov	r2, r3
 80058e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058e4:	637b      	str	r3, [r7, #52]	; 0x34
 80058e6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058ec:	e841 2300 	strex	r3, r2, [r1]
 80058f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1e6      	bne.n	80058c6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3308      	adds	r3, #8
 80058fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	e853 3f00 	ldrex	r3, [r3]
 8005906:	613b      	str	r3, [r7, #16]
   return(result);
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f023 0301 	bic.w	r3, r3, #1
 800590e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	3308      	adds	r3, #8
 8005916:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005918:	623a      	str	r2, [r7, #32]
 800591a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591c:	69f9      	ldr	r1, [r7, #28]
 800591e:	6a3a      	ldr	r2, [r7, #32]
 8005920:	e841 2300 	strex	r3, r2, [r1]
 8005924:	61bb      	str	r3, [r7, #24]
   return(result);
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1e5      	bne.n	80058f8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2220      	movs	r2, #32
 8005930:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2220      	movs	r2, #32
 8005938:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2220      	movs	r2, #32
 8005940:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e010      	b.n	8005972 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	69da      	ldr	r2, [r3, #28]
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	4013      	ands	r3, r2
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	429a      	cmp	r2, r3
 800595e:	bf0c      	ite	eq
 8005960:	2301      	moveq	r3, #1
 8005962:	2300      	movne	r3, #0
 8005964:	b2db      	uxtb	r3, r3
 8005966:	461a      	mov	r2, r3
 8005968:	79fb      	ldrb	r3, [r7, #7]
 800596a:	429a      	cmp	r2, r3
 800596c:	f43f af46 	beq.w	80057fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3770      	adds	r7, #112	; 0x70
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}

0800597a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800597a:	b480      	push	{r7}
 800597c:	b085      	sub	sp, #20
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005988:	2b01      	cmp	r3, #1
 800598a:	d101      	bne.n	8005990 <HAL_UARTEx_DisableFifoMode+0x16>
 800598c:	2302      	movs	r3, #2
 800598e:	e027      	b.n	80059e0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2224      	movs	r2, #36	; 0x24
 800599c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f022 0201 	bic.w	r2, r2, #1
 80059b6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80059be:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3714      	adds	r7, #20
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d101      	bne.n	8005a04 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005a00:	2302      	movs	r3, #2
 8005a02:	e02d      	b.n	8005a60 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2224      	movs	r2, #36	; 0x24
 8005a10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 0201 	bic.w	r2, r2, #1
 8005a2a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	683a      	ldr	r2, [r7, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f84f 	bl	8005ae4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2220      	movs	r2, #32
 8005a52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d101      	bne.n	8005a80 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	e02d      	b.n	8005adc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2224      	movs	r2, #36	; 0x24
 8005a8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0201 	bic.w	r2, r2, #1
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	683a      	ldr	r2, [r7, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 f811 	bl	8005ae4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2220      	movs	r2, #32
 8005ace:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3710      	adds	r7, #16
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d108      	bne.n	8005b06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005b04:	e031      	b.n	8005b6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005b06:	2308      	movs	r3, #8
 8005b08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005b0a:	2308      	movs	r3, #8
 8005b0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	0e5b      	lsrs	r3, r3, #25
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	f003 0307 	and.w	r3, r3, #7
 8005b1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	0f5b      	lsrs	r3, r3, #29
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b2e:	7bbb      	ldrb	r3, [r7, #14]
 8005b30:	7b3a      	ldrb	r2, [r7, #12]
 8005b32:	4911      	ldr	r1, [pc, #68]	; (8005b78 <UARTEx_SetNbDataToProcess+0x94>)
 8005b34:	5c8a      	ldrb	r2, [r1, r2]
 8005b36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b3a:	7b3a      	ldrb	r2, [r7, #12]
 8005b3c:	490f      	ldr	r1, [pc, #60]	; (8005b7c <UARTEx_SetNbDataToProcess+0x98>)
 8005b3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b40:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
 8005b4e:	7b7a      	ldrb	r2, [r7, #13]
 8005b50:	4909      	ldr	r1, [pc, #36]	; (8005b78 <UARTEx_SetNbDataToProcess+0x94>)
 8005b52:	5c8a      	ldrb	r2, [r1, r2]
 8005b54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b58:	7b7a      	ldrb	r2, [r7, #13]
 8005b5a:	4908      	ldr	r1, [pc, #32]	; (8005b7c <UARTEx_SetNbDataToProcess+0x98>)
 8005b5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b62:	b29a      	uxth	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005b6a:	bf00      	nop
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	0800bb3c 	.word	0x0800bb3c
 8005b7c:	0800bb44 	.word	0x0800bb44

08005b80 <__NVIC_SetPriority>:
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	4603      	mov	r3, r0
 8005b88:	6039      	str	r1, [r7, #0]
 8005b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	db0a      	blt.n	8005baa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	b2da      	uxtb	r2, r3
 8005b98:	490c      	ldr	r1, [pc, #48]	; (8005bcc <__NVIC_SetPriority+0x4c>)
 8005b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b9e:	0112      	lsls	r2, r2, #4
 8005ba0:	b2d2      	uxtb	r2, r2
 8005ba2:	440b      	add	r3, r1
 8005ba4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005ba8:	e00a      	b.n	8005bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	4908      	ldr	r1, [pc, #32]	; (8005bd0 <__NVIC_SetPriority+0x50>)
 8005bb0:	79fb      	ldrb	r3, [r7, #7]
 8005bb2:	f003 030f 	and.w	r3, r3, #15
 8005bb6:	3b04      	subs	r3, #4
 8005bb8:	0112      	lsls	r2, r2, #4
 8005bba:	b2d2      	uxtb	r2, r2
 8005bbc:	440b      	add	r3, r1
 8005bbe:	761a      	strb	r2, [r3, #24]
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	e000e100 	.word	0xe000e100
 8005bd0:	e000ed00 	.word	0xe000ed00

08005bd4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <SysTick_Handler+0x1c>)
 8005bda:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005bdc:	f001 fd56 	bl	800768c <xTaskGetSchedulerState>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d001      	beq.n	8005bea <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005be6:	f002 fd3f 	bl	8008668 <xPortSysTickHandler>
  }
}
 8005bea:	bf00      	nop
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	e000e010 	.word	0xe000e010

08005bf4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	f06f 0004 	mvn.w	r0, #4
 8005bfe:	f7ff ffbf 	bl	8005b80 <__NVIC_SetPriority>
#endif
}
 8005c02:	bf00      	nop
 8005c04:	bd80      	pop	{r7, pc}
	...

08005c08 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c0e:	f3ef 8305 	mrs	r3, IPSR
 8005c12:	603b      	str	r3, [r7, #0]
  return(result);
 8005c14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005c1a:	f06f 0305 	mvn.w	r3, #5
 8005c1e:	607b      	str	r3, [r7, #4]
 8005c20:	e00c      	b.n	8005c3c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005c22:	4b0a      	ldr	r3, [pc, #40]	; (8005c4c <osKernelInitialize+0x44>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d105      	bne.n	8005c36 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005c2a:	4b08      	ldr	r3, [pc, #32]	; (8005c4c <osKernelInitialize+0x44>)
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005c30:	2300      	movs	r3, #0
 8005c32:	607b      	str	r3, [r7, #4]
 8005c34:	e002      	b.n	8005c3c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005c36:	f04f 33ff 	mov.w	r3, #4294967295
 8005c3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005c3c:	687b      	ldr	r3, [r7, #4]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	20000200 	.word	0x20000200

08005c50 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c56:	f3ef 8305 	mrs	r3, IPSR
 8005c5a:	603b      	str	r3, [r7, #0]
  return(result);
 8005c5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d003      	beq.n	8005c6a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005c62:	f06f 0305 	mvn.w	r3, #5
 8005c66:	607b      	str	r3, [r7, #4]
 8005c68:	e010      	b.n	8005c8c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005c6a:	4b0b      	ldr	r3, [pc, #44]	; (8005c98 <osKernelStart+0x48>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d109      	bne.n	8005c86 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005c72:	f7ff ffbf 	bl	8005bf4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005c76:	4b08      	ldr	r3, [pc, #32]	; (8005c98 <osKernelStart+0x48>)
 8005c78:	2202      	movs	r2, #2
 8005c7a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005c7c:	f001 f8aa 	bl	8006dd4 <vTaskStartScheduler>
      stat = osOK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	607b      	str	r3, [r7, #4]
 8005c84:	e002      	b.n	8005c8c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005c86:	f04f 33ff 	mov.w	r3, #4294967295
 8005c8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005c8c:	687b      	ldr	r3, [r7, #4]
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	20000200 	.word	0x20000200

08005c9c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b08e      	sub	sp, #56	; 0x38
 8005ca0:	af04      	add	r7, sp, #16
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cac:	f3ef 8305 	mrs	r3, IPSR
 8005cb0:	617b      	str	r3, [r7, #20]
  return(result);
 8005cb2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d17e      	bne.n	8005db6 <osThreadNew+0x11a>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d07b      	beq.n	8005db6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005cbe:	2380      	movs	r3, #128	; 0x80
 8005cc0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005cc2:	2318      	movs	r3, #24
 8005cc4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005cca:	f04f 33ff 	mov.w	r3, #4294967295
 8005cce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d045      	beq.n	8005d62 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d002      	beq.n	8005ce4 <osThreadNew+0x48>
        name = attr->name;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d008      	beq.n	8005d0a <osThreadNew+0x6e>
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	2b38      	cmp	r3, #56	; 0x38
 8005cfc:	d805      	bhi.n	8005d0a <osThreadNew+0x6e>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <osThreadNew+0x72>
        return (NULL);
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	e054      	b.n	8005db8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	089b      	lsrs	r3, r3, #2
 8005d1c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00e      	beq.n	8005d44 <osThreadNew+0xa8>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	2bbb      	cmp	r3, #187	; 0xbb
 8005d2c:	d90a      	bls.n	8005d44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d006      	beq.n	8005d44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d002      	beq.n	8005d44 <osThreadNew+0xa8>
        mem = 1;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	61bb      	str	r3, [r7, #24]
 8005d42:	e010      	b.n	8005d66 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d10c      	bne.n	8005d66 <osThreadNew+0xca>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d108      	bne.n	8005d66 <osThreadNew+0xca>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d104      	bne.n	8005d66 <osThreadNew+0xca>
          mem = 0;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	61bb      	str	r3, [r7, #24]
 8005d60:	e001      	b.n	8005d66 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005d62:	2300      	movs	r3, #0
 8005d64:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d110      	bne.n	8005d8e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d74:	9202      	str	r2, [sp, #8]
 8005d76:	9301      	str	r3, [sp, #4]
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	6a3a      	ldr	r2, [r7, #32]
 8005d80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f000 fdf0 	bl	8006968 <xTaskCreateStatic>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	613b      	str	r3, [r7, #16]
 8005d8c:	e013      	b.n	8005db6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d110      	bne.n	8005db6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005d94:	6a3b      	ldr	r3, [r7, #32]
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	f107 0310 	add.w	r3, r7, #16
 8005d9c:	9301      	str	r3, [sp, #4]
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 fe3b 	bl	8006a22 <xTaskCreate>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d001      	beq.n	8005db6 <osThreadNew+0x11a>
            hTask = NULL;
 8005db2:	2300      	movs	r3, #0
 8005db4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005db6:	693b      	ldr	r3, [r7, #16]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3728      	adds	r7, #40	; 0x28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005dc0:	b480      	push	{r7}
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	4a07      	ldr	r2, [pc, #28]	; (8005dec <vApplicationGetIdleTaskMemory+0x2c>)
 8005dd0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	4a06      	ldr	r2, [pc, #24]	; (8005df0 <vApplicationGetIdleTaskMemory+0x30>)
 8005dd6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2280      	movs	r2, #128	; 0x80
 8005ddc:	601a      	str	r2, [r3, #0]
}
 8005dde:	bf00      	nop
 8005de0:	3714      	adds	r7, #20
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	20000204 	.word	0x20000204
 8005df0:	200002c0 	.word	0x200002c0

08005df4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4a07      	ldr	r2, [pc, #28]	; (8005e20 <vApplicationGetTimerTaskMemory+0x2c>)
 8005e04:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	4a06      	ldr	r2, [pc, #24]	; (8005e24 <vApplicationGetTimerTaskMemory+0x30>)
 8005e0a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e12:	601a      	str	r2, [r3, #0]
}
 8005e14:	bf00      	nop
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	200004c0 	.word	0x200004c0
 8005e24:	2000057c 	.word	0x2000057c

08005e28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f103 0208 	add.w	r2, r3, #8
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f103 0208 	add.w	r2, r3, #8
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f103 0208 	add.w	r2, r3, #8
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e82:	b480      	push	{r7}
 8005e84:	b085      	sub	sp, #20
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	601a      	str	r2, [r3, #0]
}
 8005ebe:	bf00      	nop
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr

08005eca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b085      	sub	sp, #20
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
 8005ed2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee0:	d103      	bne.n	8005eea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	60fb      	str	r3, [r7, #12]
 8005ee8:	e00c      	b.n	8005f04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	3308      	adds	r3, #8
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	e002      	b.n	8005ef8 <vListInsert+0x2e>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	60fb      	str	r3, [r7, #12]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d2f6      	bcs.n	8005ef2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	683a      	ldr	r2, [r7, #0]
 8005f1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	601a      	str	r2, [r3, #0]
}
 8005f30:	bf00      	nop
 8005f32:	3714      	adds	r7, #20
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	6892      	ldr	r2, [r2, #8]
 8005f52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	6852      	ldr	r2, [r2, #4]
 8005f5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d103      	bne.n	8005f70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	1e5a      	subs	r2, r3, #1
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3714      	adds	r7, #20
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10a      	bne.n	8005fba <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fa8:	f383 8811 	msr	BASEPRI, r3
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005fb6:	bf00      	nop
 8005fb8:	e7fe      	b.n	8005fb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005fba:	f002 fac3 	bl	8008544 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fc6:	68f9      	ldr	r1, [r7, #12]
 8005fc8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005fca:	fb01 f303 	mul.w	r3, r1, r3
 8005fce:	441a      	add	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fea:	3b01      	subs	r3, #1
 8005fec:	68f9      	ldr	r1, [r7, #12]
 8005fee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ff0:	fb01 f303 	mul.w	r3, r1, r3
 8005ff4:	441a      	add	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	22ff      	movs	r2, #255	; 0xff
 8005ffe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	22ff      	movs	r2, #255	; 0xff
 8006006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d114      	bne.n	800603a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d01a      	beq.n	800604e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	3310      	adds	r3, #16
 800601c:	4618      	mov	r0, r3
 800601e:	f001 f973 	bl	8007308 <xTaskRemoveFromEventList>
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d012      	beq.n	800604e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006028:	4b0c      	ldr	r3, [pc, #48]	; (800605c <xQueueGenericReset+0xcc>)
 800602a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	f3bf 8f4f 	dsb	sy
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	e009      	b.n	800604e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	3310      	adds	r3, #16
 800603e:	4618      	mov	r0, r3
 8006040:	f7ff fef2 	bl	8005e28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	3324      	adds	r3, #36	; 0x24
 8006048:	4618      	mov	r0, r3
 800604a:	f7ff feed 	bl	8005e28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800604e:	f002 faa9 	bl	80085a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006052:	2301      	movs	r3, #1
}
 8006054:	4618      	mov	r0, r3
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	e000ed04 	.word	0xe000ed04

08006060 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006060:	b580      	push	{r7, lr}
 8006062:	b08e      	sub	sp, #56	; 0x38
 8006064:	af02      	add	r7, sp, #8
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
 800606c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10a      	bne.n	800608a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006078:	f383 8811 	msr	BASEPRI, r3
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f3bf 8f4f 	dsb	sy
 8006084:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006086:	bf00      	nop
 8006088:	e7fe      	b.n	8006088 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10a      	bne.n	80060a6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006094:	f383 8811 	msr	BASEPRI, r3
 8006098:	f3bf 8f6f 	isb	sy
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80060a2:	bf00      	nop
 80060a4:	e7fe      	b.n	80060a4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d002      	beq.n	80060b2 <xQueueGenericCreateStatic+0x52>
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d001      	beq.n	80060b6 <xQueueGenericCreateStatic+0x56>
 80060b2:	2301      	movs	r3, #1
 80060b4:	e000      	b.n	80060b8 <xQueueGenericCreateStatic+0x58>
 80060b6:	2300      	movs	r3, #0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10a      	bne.n	80060d2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80060bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c0:	f383 8811 	msr	BASEPRI, r3
 80060c4:	f3bf 8f6f 	isb	sy
 80060c8:	f3bf 8f4f 	dsb	sy
 80060cc:	623b      	str	r3, [r7, #32]
}
 80060ce:	bf00      	nop
 80060d0:	e7fe      	b.n	80060d0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d102      	bne.n	80060de <xQueueGenericCreateStatic+0x7e>
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <xQueueGenericCreateStatic+0x82>
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <xQueueGenericCreateStatic+0x84>
 80060e2:	2300      	movs	r3, #0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10a      	bne.n	80060fe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80060e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ec:	f383 8811 	msr	BASEPRI, r3
 80060f0:	f3bf 8f6f 	isb	sy
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	61fb      	str	r3, [r7, #28]
}
 80060fa:	bf00      	nop
 80060fc:	e7fe      	b.n	80060fc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80060fe:	2350      	movs	r3, #80	; 0x50
 8006100:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	2b50      	cmp	r3, #80	; 0x50
 8006106:	d00a      	beq.n	800611e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800610c:	f383 8811 	msr	BASEPRI, r3
 8006110:	f3bf 8f6f 	isb	sy
 8006114:	f3bf 8f4f 	dsb	sy
 8006118:	61bb      	str	r3, [r7, #24]
}
 800611a:	bf00      	nop
 800611c:	e7fe      	b.n	800611c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800611e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00d      	beq.n	8006146 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800612a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800612c:	2201      	movs	r2, #1
 800612e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006132:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	4613      	mov	r3, r2
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	68b9      	ldr	r1, [r7, #8]
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f000 f805 	bl	8006150 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006148:	4618      	mov	r0, r3
 800614a:	3730      	adds	r7, #48	; 0x30
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
 800615c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d103      	bne.n	800616c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	69ba      	ldr	r2, [r7, #24]
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	e002      	b.n	8006172 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800617e:	2101      	movs	r1, #1
 8006180:	69b8      	ldr	r0, [r7, #24]
 8006182:	f7ff ff05 	bl	8005f90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	78fa      	ldrb	r2, [r7, #3]
 800618a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800618e:	bf00      	nop
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
	...

08006198 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b08e      	sub	sp, #56	; 0x38
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
 80061a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061a6:	2300      	movs	r3, #0
 80061a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10a      	bne.n	80061ca <xQueueGenericSend+0x32>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061c6:	bf00      	nop
 80061c8:	e7fe      	b.n	80061c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d103      	bne.n	80061d8 <xQueueGenericSend+0x40>
 80061d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d101      	bne.n	80061dc <xQueueGenericSend+0x44>
 80061d8:	2301      	movs	r3, #1
 80061da:	e000      	b.n	80061de <xQueueGenericSend+0x46>
 80061dc:	2300      	movs	r3, #0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10a      	bne.n	80061f8 <xQueueGenericSend+0x60>
	__asm volatile
 80061e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e6:	f383 8811 	msr	BASEPRI, r3
 80061ea:	f3bf 8f6f 	isb	sy
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061f4:	bf00      	nop
 80061f6:	e7fe      	b.n	80061f6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d103      	bne.n	8006206 <xQueueGenericSend+0x6e>
 80061fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006202:	2b01      	cmp	r3, #1
 8006204:	d101      	bne.n	800620a <xQueueGenericSend+0x72>
 8006206:	2301      	movs	r3, #1
 8006208:	e000      	b.n	800620c <xQueueGenericSend+0x74>
 800620a:	2300      	movs	r3, #0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10a      	bne.n	8006226 <xQueueGenericSend+0x8e>
	__asm volatile
 8006210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006214:	f383 8811 	msr	BASEPRI, r3
 8006218:	f3bf 8f6f 	isb	sy
 800621c:	f3bf 8f4f 	dsb	sy
 8006220:	623b      	str	r3, [r7, #32]
}
 8006222:	bf00      	nop
 8006224:	e7fe      	b.n	8006224 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006226:	f001 fa31 	bl	800768c <xTaskGetSchedulerState>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d102      	bne.n	8006236 <xQueueGenericSend+0x9e>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <xQueueGenericSend+0xa2>
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <xQueueGenericSend+0xa4>
 800623a:	2300      	movs	r3, #0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d10a      	bne.n	8006256 <xQueueGenericSend+0xbe>
	__asm volatile
 8006240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	61fb      	str	r3, [r7, #28]
}
 8006252:	bf00      	nop
 8006254:	e7fe      	b.n	8006254 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006256:	f002 f975 	bl	8008544 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800625a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800625e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006262:	429a      	cmp	r2, r3
 8006264:	d302      	bcc.n	800626c <xQueueGenericSend+0xd4>
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b02      	cmp	r3, #2
 800626a:	d129      	bne.n	80062c0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	68b9      	ldr	r1, [r7, #8]
 8006270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006272:	f000 fa0b 	bl	800668c <prvCopyDataToQueue>
 8006276:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627c:	2b00      	cmp	r3, #0
 800627e:	d010      	beq.n	80062a2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006282:	3324      	adds	r3, #36	; 0x24
 8006284:	4618      	mov	r0, r3
 8006286:	f001 f83f 	bl	8007308 <xTaskRemoveFromEventList>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d013      	beq.n	80062b8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006290:	4b3f      	ldr	r3, [pc, #252]	; (8006390 <xQueueGenericSend+0x1f8>)
 8006292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	f3bf 8f6f 	isb	sy
 80062a0:	e00a      	b.n	80062b8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80062a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d007      	beq.n	80062b8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062a8:	4b39      	ldr	r3, [pc, #228]	; (8006390 <xQueueGenericSend+0x1f8>)
 80062aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062ae:	601a      	str	r2, [r3, #0]
 80062b0:	f3bf 8f4f 	dsb	sy
 80062b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062b8:	f002 f974 	bl	80085a4 <vPortExitCritical>
				return pdPASS;
 80062bc:	2301      	movs	r3, #1
 80062be:	e063      	b.n	8006388 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d103      	bne.n	80062ce <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062c6:	f002 f96d 	bl	80085a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062ca:	2300      	movs	r3, #0
 80062cc:	e05c      	b.n	8006388 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d106      	bne.n	80062e2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062d4:	f107 0314 	add.w	r3, r7, #20
 80062d8:	4618      	mov	r0, r3
 80062da:	f001 f879 	bl	80073d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062de:	2301      	movs	r3, #1
 80062e0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062e2:	f002 f95f 	bl	80085a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062e6:	f000 fde5 	bl	8006eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ea:	f002 f92b 	bl	8008544 <vPortEnterCritical>
 80062ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80062f4:	b25b      	sxtb	r3, r3
 80062f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fa:	d103      	bne.n	8006304 <xQueueGenericSend+0x16c>
 80062fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006306:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800630a:	b25b      	sxtb	r3, r3
 800630c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006310:	d103      	bne.n	800631a <xQueueGenericSend+0x182>
 8006312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006314:	2200      	movs	r2, #0
 8006316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800631a:	f002 f943 	bl	80085a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800631e:	1d3a      	adds	r2, r7, #4
 8006320:	f107 0314 	add.w	r3, r7, #20
 8006324:	4611      	mov	r1, r2
 8006326:	4618      	mov	r0, r3
 8006328:	f001 f868 	bl	80073fc <xTaskCheckForTimeOut>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d124      	bne.n	800637c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006332:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006334:	f000 faa2 	bl	800687c <prvIsQueueFull>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d018      	beq.n	8006370 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800633e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006340:	3310      	adds	r3, #16
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	4611      	mov	r1, r2
 8006346:	4618      	mov	r0, r3
 8006348:	f000 ff8e 	bl	8007268 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800634c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800634e:	f000 fa2d 	bl	80067ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006352:	f000 fdbd 	bl	8006ed0 <xTaskResumeAll>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	f47f af7c 	bne.w	8006256 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800635e:	4b0c      	ldr	r3, [pc, #48]	; (8006390 <xQueueGenericSend+0x1f8>)
 8006360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	f3bf 8f6f 	isb	sy
 800636e:	e772      	b.n	8006256 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006370:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006372:	f000 fa1b 	bl	80067ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006376:	f000 fdab 	bl	8006ed0 <xTaskResumeAll>
 800637a:	e76c      	b.n	8006256 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800637c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800637e:	f000 fa15 	bl	80067ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006382:	f000 fda5 	bl	8006ed0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006386:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006388:	4618      	mov	r0, r3
 800638a:	3738      	adds	r7, #56	; 0x38
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	e000ed04 	.word	0xe000ed04

08006394 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b090      	sub	sp, #64	; 0x40
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
 80063a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80063a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d10a      	bne.n	80063c2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80063ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b0:	f383 8811 	msr	BASEPRI, r3
 80063b4:	f3bf 8f6f 	isb	sy
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80063be:	bf00      	nop
 80063c0:	e7fe      	b.n	80063c0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d103      	bne.n	80063d0 <xQueueGenericSendFromISR+0x3c>
 80063c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <xQueueGenericSendFromISR+0x40>
 80063d0:	2301      	movs	r3, #1
 80063d2:	e000      	b.n	80063d6 <xQueueGenericSendFromISR+0x42>
 80063d4:	2300      	movs	r3, #0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10a      	bne.n	80063f0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80063da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063de:	f383 8811 	msr	BASEPRI, r3
 80063e2:	f3bf 8f6f 	isb	sy
 80063e6:	f3bf 8f4f 	dsb	sy
 80063ea:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063ec:	bf00      	nop
 80063ee:	e7fe      	b.n	80063ee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d103      	bne.n	80063fe <xQueueGenericSendFromISR+0x6a>
 80063f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d101      	bne.n	8006402 <xQueueGenericSendFromISR+0x6e>
 80063fe:	2301      	movs	r3, #1
 8006400:	e000      	b.n	8006404 <xQueueGenericSendFromISR+0x70>
 8006402:	2300      	movs	r3, #0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d10a      	bne.n	800641e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	623b      	str	r3, [r7, #32]
}
 800641a:	bf00      	nop
 800641c:	e7fe      	b.n	800641c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800641e:	f002 f973 	bl	8008708 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006422:	f3ef 8211 	mrs	r2, BASEPRI
 8006426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	61fa      	str	r2, [r7, #28]
 8006438:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800643a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800643c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800643e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006446:	429a      	cmp	r2, r3
 8006448:	d302      	bcc.n	8006450 <xQueueGenericSendFromISR+0xbc>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b02      	cmp	r3, #2
 800644e:	d12f      	bne.n	80064b0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006452:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800645a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800645c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006460:	683a      	ldr	r2, [r7, #0]
 8006462:	68b9      	ldr	r1, [r7, #8]
 8006464:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006466:	f000 f911 	bl	800668c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800646a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006472:	d112      	bne.n	800649a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006478:	2b00      	cmp	r3, #0
 800647a:	d016      	beq.n	80064aa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800647c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647e:	3324      	adds	r3, #36	; 0x24
 8006480:	4618      	mov	r0, r3
 8006482:	f000 ff41 	bl	8007308 <xTaskRemoveFromEventList>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00e      	beq.n	80064aa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00b      	beq.n	80064aa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	601a      	str	r2, [r3, #0]
 8006498:	e007      	b.n	80064aa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800649a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800649e:	3301      	adds	r3, #1
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	b25a      	sxtb	r2, r3
 80064a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80064aa:	2301      	movs	r3, #1
 80064ac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80064ae:	e001      	b.n	80064b4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064b0:	2300      	movs	r3, #0
 80064b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064be:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3740      	adds	r7, #64	; 0x40
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
	...

080064cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b08c      	sub	sp, #48	; 0x30
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064d8:	2300      	movs	r3, #0
 80064da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10a      	bne.n	80064fc <xQueueReceive+0x30>
	__asm volatile
 80064e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ea:	f383 8811 	msr	BASEPRI, r3
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	f3bf 8f4f 	dsb	sy
 80064f6:	623b      	str	r3, [r7, #32]
}
 80064f8:	bf00      	nop
 80064fa:	e7fe      	b.n	80064fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d103      	bne.n	800650a <xQueueReceive+0x3e>
 8006502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <xQueueReceive+0x42>
 800650a:	2301      	movs	r3, #1
 800650c:	e000      	b.n	8006510 <xQueueReceive+0x44>
 800650e:	2300      	movs	r3, #0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10a      	bne.n	800652a <xQueueReceive+0x5e>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	61fb      	str	r3, [r7, #28]
}
 8006526:	bf00      	nop
 8006528:	e7fe      	b.n	8006528 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800652a:	f001 f8af 	bl	800768c <xTaskGetSchedulerState>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d102      	bne.n	800653a <xQueueReceive+0x6e>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <xQueueReceive+0x72>
 800653a:	2301      	movs	r3, #1
 800653c:	e000      	b.n	8006540 <xQueueReceive+0x74>
 800653e:	2300      	movs	r3, #0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10a      	bne.n	800655a <xQueueReceive+0x8e>
	__asm volatile
 8006544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006548:	f383 8811 	msr	BASEPRI, r3
 800654c:	f3bf 8f6f 	isb	sy
 8006550:	f3bf 8f4f 	dsb	sy
 8006554:	61bb      	str	r3, [r7, #24]
}
 8006556:	bf00      	nop
 8006558:	e7fe      	b.n	8006558 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800655a:	f001 fff3 	bl	8008544 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800655e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006562:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006566:	2b00      	cmp	r3, #0
 8006568:	d01f      	beq.n	80065aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800656a:	68b9      	ldr	r1, [r7, #8]
 800656c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800656e:	f000 f8f7 	bl	8006760 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006574:	1e5a      	subs	r2, r3, #1
 8006576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006578:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800657a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00f      	beq.n	80065a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006584:	3310      	adds	r3, #16
 8006586:	4618      	mov	r0, r3
 8006588:	f000 febe 	bl	8007308 <xTaskRemoveFromEventList>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d007      	beq.n	80065a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006592:	4b3d      	ldr	r3, [pc, #244]	; (8006688 <xQueueReceive+0x1bc>)
 8006594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006598:	601a      	str	r2, [r3, #0]
 800659a:	f3bf 8f4f 	dsb	sy
 800659e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80065a2:	f001 ffff 	bl	80085a4 <vPortExitCritical>
				return pdPASS;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e069      	b.n	800667e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d103      	bne.n	80065b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065b0:	f001 fff8 	bl	80085a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065b4:	2300      	movs	r3, #0
 80065b6:	e062      	b.n	800667e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d106      	bne.n	80065cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065be:	f107 0310 	add.w	r3, r7, #16
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 ff04 	bl	80073d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065c8:	2301      	movs	r3, #1
 80065ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065cc:	f001 ffea 	bl	80085a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065d0:	f000 fc70 	bl	8006eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065d4:	f001 ffb6 	bl	8008544 <vPortEnterCritical>
 80065d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065de:	b25b      	sxtb	r3, r3
 80065e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065e4:	d103      	bne.n	80065ee <xQueueReceive+0x122>
 80065e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065f4:	b25b      	sxtb	r3, r3
 80065f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fa:	d103      	bne.n	8006604 <xQueueReceive+0x138>
 80065fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006604:	f001 ffce 	bl	80085a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006608:	1d3a      	adds	r2, r7, #4
 800660a:	f107 0310 	add.w	r3, r7, #16
 800660e:	4611      	mov	r1, r2
 8006610:	4618      	mov	r0, r3
 8006612:	f000 fef3 	bl	80073fc <xTaskCheckForTimeOut>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d123      	bne.n	8006664 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800661c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800661e:	f000 f917 	bl	8006850 <prvIsQueueEmpty>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d017      	beq.n	8006658 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662a:	3324      	adds	r3, #36	; 0x24
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	4611      	mov	r1, r2
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fe19 	bl	8007268 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006636:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006638:	f000 f8b8 	bl	80067ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800663c:	f000 fc48 	bl	8006ed0 <xTaskResumeAll>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d189      	bne.n	800655a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006646:	4b10      	ldr	r3, [pc, #64]	; (8006688 <xQueueReceive+0x1bc>)
 8006648:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800664c:	601a      	str	r2, [r3, #0]
 800664e:	f3bf 8f4f 	dsb	sy
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	e780      	b.n	800655a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800665a:	f000 f8a7 	bl	80067ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800665e:	f000 fc37 	bl	8006ed0 <xTaskResumeAll>
 8006662:	e77a      	b.n	800655a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006666:	f000 f8a1 	bl	80067ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800666a:	f000 fc31 	bl	8006ed0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800666e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006670:	f000 f8ee 	bl	8006850 <prvIsQueueEmpty>
 8006674:	4603      	mov	r3, r0
 8006676:	2b00      	cmp	r3, #0
 8006678:	f43f af6f 	beq.w	800655a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800667c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800667e:	4618      	mov	r0, r3
 8006680:	3730      	adds	r7, #48	; 0x30
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop
 8006688:	e000ed04 	.word	0xe000ed04

0800668c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006698:	2300      	movs	r3, #0
 800669a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10d      	bne.n	80066c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d14d      	bne.n	800674e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f001 f806 	bl	80076c8 <xTaskPriorityDisinherit>
 80066bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2200      	movs	r2, #0
 80066c2:	609a      	str	r2, [r3, #8]
 80066c4:	e043      	b.n	800674e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d119      	bne.n	8006700 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6858      	ldr	r0, [r3, #4]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d4:	461a      	mov	r2, r3
 80066d6:	68b9      	ldr	r1, [r7, #8]
 80066d8:	f002 fb63 	bl	8008da2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e4:	441a      	add	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d32b      	bcc.n	800674e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	605a      	str	r2, [r3, #4]
 80066fe:	e026      	b.n	800674e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	68d8      	ldr	r0, [r3, #12]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006708:	461a      	mov	r2, r3
 800670a:	68b9      	ldr	r1, [r7, #8]
 800670c:	f002 fb49 	bl	8008da2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	68da      	ldr	r2, [r3, #12]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006718:	425b      	negs	r3, r3
 800671a:	441a      	add	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	429a      	cmp	r2, r3
 800672a:	d207      	bcs.n	800673c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	689a      	ldr	r2, [r3, #8]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006734:	425b      	negs	r3, r3
 8006736:	441a      	add	r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b02      	cmp	r3, #2
 8006740:	d105      	bne.n	800674e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d002      	beq.n	800674e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	3b01      	subs	r3, #1
 800674c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006756:	697b      	ldr	r3, [r7, #20]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676e:	2b00      	cmp	r3, #0
 8006770:	d018      	beq.n	80067a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677a:	441a      	add	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68da      	ldr	r2, [r3, #12]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	429a      	cmp	r2, r3
 800678a:	d303      	bcc.n	8006794 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68d9      	ldr	r1, [r3, #12]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800679c:	461a      	mov	r2, r3
 800679e:	6838      	ldr	r0, [r7, #0]
 80067a0:	f002 faff 	bl	8008da2 <memcpy>
	}
}
 80067a4:	bf00      	nop
 80067a6:	3708      	adds	r7, #8
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80067b4:	f001 fec6 	bl	8008544 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067c0:	e011      	b.n	80067e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d012      	beq.n	80067f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	3324      	adds	r3, #36	; 0x24
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 fd9a 	bl	8007308 <xTaskRemoveFromEventList>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80067da:	f000 fe71 	bl	80074c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067de:	7bfb      	ldrb	r3, [r7, #15]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	dce9      	bgt.n	80067c2 <prvUnlockQueue+0x16>
 80067ee:	e000      	b.n	80067f2 <prvUnlockQueue+0x46>
					break;
 80067f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	22ff      	movs	r2, #255	; 0xff
 80067f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80067fa:	f001 fed3 	bl	80085a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80067fe:	f001 fea1 	bl	8008544 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006808:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800680a:	e011      	b.n	8006830 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d012      	beq.n	800683a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	3310      	adds	r3, #16
 8006818:	4618      	mov	r0, r3
 800681a:	f000 fd75 	bl	8007308 <xTaskRemoveFromEventList>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006824:	f000 fe4c 	bl	80074c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006828:	7bbb      	ldrb	r3, [r7, #14]
 800682a:	3b01      	subs	r3, #1
 800682c:	b2db      	uxtb	r3, r3
 800682e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006830:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006834:	2b00      	cmp	r3, #0
 8006836:	dce9      	bgt.n	800680c <prvUnlockQueue+0x60>
 8006838:	e000      	b.n	800683c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800683a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	22ff      	movs	r2, #255	; 0xff
 8006840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006844:	f001 feae 	bl	80085a4 <vPortExitCritical>
}
 8006848:	bf00      	nop
 800684a:	3710      	adds	r7, #16
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006858:	f001 fe74 	bl	8008544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006860:	2b00      	cmp	r3, #0
 8006862:	d102      	bne.n	800686a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006864:	2301      	movs	r3, #1
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	e001      	b.n	800686e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800686a:	2300      	movs	r3, #0
 800686c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800686e:	f001 fe99 	bl	80085a4 <vPortExitCritical>

	return xReturn;
 8006872:	68fb      	ldr	r3, [r7, #12]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006884:	f001 fe5e 	bl	8008544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006890:	429a      	cmp	r2, r3
 8006892:	d102      	bne.n	800689a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006894:	2301      	movs	r3, #1
 8006896:	60fb      	str	r3, [r7, #12]
 8006898:	e001      	b.n	800689e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800689a:	2300      	movs	r3, #0
 800689c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800689e:	f001 fe81 	bl	80085a4 <vPortExitCritical>

	return xReturn;
 80068a2:	68fb      	ldr	r3, [r7, #12]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068b6:	2300      	movs	r3, #0
 80068b8:	60fb      	str	r3, [r7, #12]
 80068ba:	e014      	b.n	80068e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80068bc:	4a0f      	ldr	r2, [pc, #60]	; (80068fc <vQueueAddToRegistry+0x50>)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10b      	bne.n	80068e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80068c8:	490c      	ldr	r1, [pc, #48]	; (80068fc <vQueueAddToRegistry+0x50>)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	683a      	ldr	r2, [r7, #0]
 80068ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80068d2:	4a0a      	ldr	r2, [pc, #40]	; (80068fc <vQueueAddToRegistry+0x50>)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	4413      	add	r3, r2
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80068de:	e006      	b.n	80068ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	3301      	adds	r3, #1
 80068e4:	60fb      	str	r3, [r7, #12]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2b07      	cmp	r3, #7
 80068ea:	d9e7      	bls.n	80068bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80068ec:	bf00      	nop
 80068ee:	bf00      	nop
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	20002310 	.word	0x20002310

08006900 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006910:	f001 fe18 	bl	8008544 <vPortEnterCritical>
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800691a:	b25b      	sxtb	r3, r3
 800691c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006920:	d103      	bne.n	800692a <vQueueWaitForMessageRestricted+0x2a>
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006930:	b25b      	sxtb	r3, r3
 8006932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006936:	d103      	bne.n	8006940 <vQueueWaitForMessageRestricted+0x40>
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006940:	f001 fe30 	bl	80085a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006948:	2b00      	cmp	r3, #0
 800694a:	d106      	bne.n	800695a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	3324      	adds	r3, #36	; 0x24
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	68b9      	ldr	r1, [r7, #8]
 8006954:	4618      	mov	r0, r3
 8006956:	f000 fcab 	bl	80072b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800695a:	6978      	ldr	r0, [r7, #20]
 800695c:	f7ff ff26 	bl	80067ac <prvUnlockQueue>
	}
 8006960:	bf00      	nop
 8006962:	3718      	adds	r7, #24
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08e      	sub	sp, #56	; 0x38
 800696c:	af04      	add	r7, sp, #16
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006978:	2b00      	cmp	r3, #0
 800697a:	d10a      	bne.n	8006992 <xTaskCreateStatic+0x2a>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	623b      	str	r3, [r7, #32]
}
 800698e:	bf00      	nop
 8006990:	e7fe      	b.n	8006990 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006994:	2b00      	cmp	r3, #0
 8006996:	d10a      	bne.n	80069ae <xTaskCreateStatic+0x46>
	__asm volatile
 8006998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800699c:	f383 8811 	msr	BASEPRI, r3
 80069a0:	f3bf 8f6f 	isb	sy
 80069a4:	f3bf 8f4f 	dsb	sy
 80069a8:	61fb      	str	r3, [r7, #28]
}
 80069aa:	bf00      	nop
 80069ac:	e7fe      	b.n	80069ac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069ae:	23bc      	movs	r3, #188	; 0xbc
 80069b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	2bbc      	cmp	r3, #188	; 0xbc
 80069b6:	d00a      	beq.n	80069ce <xTaskCreateStatic+0x66>
	__asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	61bb      	str	r3, [r7, #24]
}
 80069ca:	bf00      	nop
 80069cc:	e7fe      	b.n	80069cc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80069ce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80069d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d01e      	beq.n	8006a14 <xTaskCreateStatic+0xac>
 80069d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d01b      	beq.n	8006a14 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069de:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069e4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e8:	2202      	movs	r2, #2
 80069ea:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80069ee:	2300      	movs	r3, #0
 80069f0:	9303      	str	r3, [sp, #12]
 80069f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f4:	9302      	str	r3, [sp, #8]
 80069f6:	f107 0314 	add.w	r3, r7, #20
 80069fa:	9301      	str	r3, [sp, #4]
 80069fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fe:	9300      	str	r3, [sp, #0]
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	68b9      	ldr	r1, [r7, #8]
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f000 f850 	bl	8006aac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006a0e:	f000 f8f3 	bl	8006bf8 <prvAddNewTaskToReadyList>
 8006a12:	e001      	b.n	8006a18 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006a14:	2300      	movs	r3, #0
 8006a16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a18:	697b      	ldr	r3, [r7, #20]
	}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3728      	adds	r7, #40	; 0x28
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b08c      	sub	sp, #48	; 0x30
 8006a26:	af04      	add	r7, sp, #16
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	603b      	str	r3, [r7, #0]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006a32:	88fb      	ldrh	r3, [r7, #6]
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4618      	mov	r0, r3
 8006a38:	f001 fea6 	bl	8008788 <pvPortMalloc>
 8006a3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00e      	beq.n	8006a62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a44:	20bc      	movs	r0, #188	; 0xbc
 8006a46:	f001 fe9f 	bl	8008788 <pvPortMalloc>
 8006a4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	631a      	str	r2, [r3, #48]	; 0x30
 8006a58:	e005      	b.n	8006a66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a5a:	6978      	ldr	r0, [r7, #20]
 8006a5c:	f001 ff60 	bl	8008920 <vPortFree>
 8006a60:	e001      	b.n	8006a66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a62:	2300      	movs	r3, #0
 8006a64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d017      	beq.n	8006a9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a74:	88fa      	ldrh	r2, [r7, #6]
 8006a76:	2300      	movs	r3, #0
 8006a78:	9303      	str	r3, [sp, #12]
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	9302      	str	r3, [sp, #8]
 8006a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a80:	9301      	str	r3, [sp, #4]
 8006a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a84:	9300      	str	r3, [sp, #0]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	68b9      	ldr	r1, [r7, #8]
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f000 f80e 	bl	8006aac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a90:	69f8      	ldr	r0, [r7, #28]
 8006a92:	f000 f8b1 	bl	8006bf8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a96:	2301      	movs	r3, #1
 8006a98:	61bb      	str	r3, [r7, #24]
 8006a9a:	e002      	b.n	8006aa2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006aa0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006aa2:	69bb      	ldr	r3, [r7, #24]
	}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3720      	adds	r7, #32
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b088      	sub	sp, #32
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
 8006ab8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	21a5      	movs	r1, #165	; 0xa5
 8006ac6:	f002 f97a 	bl	8008dbe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	4413      	add	r3, r2
 8006ada:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	f023 0307 	bic.w	r3, r3, #7
 8006ae2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	f003 0307 	and.w	r3, r3, #7
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00a      	beq.n	8006b04 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af2:	f383 8811 	msr	BASEPRI, r3
 8006af6:	f3bf 8f6f 	isb	sy
 8006afa:	f3bf 8f4f 	dsb	sy
 8006afe:	617b      	str	r3, [r7, #20]
}
 8006b00:	bf00      	nop
 8006b02:	e7fe      	b.n	8006b02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d01f      	beq.n	8006b4a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	61fb      	str	r3, [r7, #28]
 8006b0e:	e012      	b.n	8006b36 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	4413      	add	r3, r2
 8006b16:	7819      	ldrb	r1, [r3, #0]
 8006b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	4413      	add	r3, r2
 8006b1e:	3334      	adds	r3, #52	; 0x34
 8006b20:	460a      	mov	r2, r1
 8006b22:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	4413      	add	r3, r2
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d006      	beq.n	8006b3e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	3301      	adds	r3, #1
 8006b34:	61fb      	str	r3, [r7, #28]
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	2b0f      	cmp	r3, #15
 8006b3a:	d9e9      	bls.n	8006b10 <prvInitialiseNewTask+0x64>
 8006b3c:	e000      	b.n	8006b40 <prvInitialiseNewTask+0x94>
			{
				break;
 8006b3e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b48:	e003      	b.n	8006b52 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b54:	2b37      	cmp	r3, #55	; 0x37
 8006b56:	d901      	bls.n	8006b5c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b58:	2337      	movs	r3, #55	; 0x37
 8006b5a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b60:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b66:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b70:	3304      	adds	r3, #4
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7ff f978 	bl	8005e68 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7a:	3318      	adds	r3, #24
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7ff f973 	bl	8005e68 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b86:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b96:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006baa:	3354      	adds	r3, #84	; 0x54
 8006bac:	2260      	movs	r2, #96	; 0x60
 8006bae:	2100      	movs	r1, #0
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f002 f904 	bl	8008dbe <memset>
 8006bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb8:	4a0c      	ldr	r2, [pc, #48]	; (8006bec <prvInitialiseNewTask+0x140>)
 8006bba:	659a      	str	r2, [r3, #88]	; 0x58
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbe:	4a0c      	ldr	r2, [pc, #48]	; (8006bf0 <prvInitialiseNewTask+0x144>)
 8006bc0:	65da      	str	r2, [r3, #92]	; 0x5c
 8006bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc4:	4a0b      	ldr	r2, [pc, #44]	; (8006bf4 <prvInitialiseNewTask+0x148>)
 8006bc6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006bc8:	683a      	ldr	r2, [r7, #0]
 8006bca:	68f9      	ldr	r1, [r7, #12]
 8006bcc:	69b8      	ldr	r0, [r7, #24]
 8006bce:	f001 fb8d 	bl	80082ec <pxPortInitialiseStack>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d002      	beq.n	8006be4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006be2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006be4:	bf00      	nop
 8006be6:	3720      	adds	r7, #32
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	0800bb6c 	.word	0x0800bb6c
 8006bf0:	0800bb8c 	.word	0x0800bb8c
 8006bf4:	0800bb4c 	.word	0x0800bb4c

08006bf8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c00:	f001 fca0 	bl	8008544 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c04:	4b2d      	ldr	r3, [pc, #180]	; (8006cbc <prvAddNewTaskToReadyList+0xc4>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	3301      	adds	r3, #1
 8006c0a:	4a2c      	ldr	r2, [pc, #176]	; (8006cbc <prvAddNewTaskToReadyList+0xc4>)
 8006c0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c0e:	4b2c      	ldr	r3, [pc, #176]	; (8006cc0 <prvAddNewTaskToReadyList+0xc8>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d109      	bne.n	8006c2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c16:	4a2a      	ldr	r2, [pc, #168]	; (8006cc0 <prvAddNewTaskToReadyList+0xc8>)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c1c:	4b27      	ldr	r3, [pc, #156]	; (8006cbc <prvAddNewTaskToReadyList+0xc4>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d110      	bne.n	8006c46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c24:	f000 fc70 	bl	8007508 <prvInitialiseTaskLists>
 8006c28:	e00d      	b.n	8006c46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c2a:	4b26      	ldr	r3, [pc, #152]	; (8006cc4 <prvAddNewTaskToReadyList+0xcc>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d109      	bne.n	8006c46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c32:	4b23      	ldr	r3, [pc, #140]	; (8006cc0 <prvAddNewTaskToReadyList+0xc8>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d802      	bhi.n	8006c46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c40:	4a1f      	ldr	r2, [pc, #124]	; (8006cc0 <prvAddNewTaskToReadyList+0xc8>)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c46:	4b20      	ldr	r3, [pc, #128]	; (8006cc8 <prvAddNewTaskToReadyList+0xd0>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	4a1e      	ldr	r2, [pc, #120]	; (8006cc8 <prvAddNewTaskToReadyList+0xd0>)
 8006c4e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c50:	4b1d      	ldr	r3, [pc, #116]	; (8006cc8 <prvAddNewTaskToReadyList+0xd0>)
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c5c:	4b1b      	ldr	r3, [pc, #108]	; (8006ccc <prvAddNewTaskToReadyList+0xd4>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d903      	bls.n	8006c6c <prvAddNewTaskToReadyList+0x74>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c68:	4a18      	ldr	r2, [pc, #96]	; (8006ccc <prvAddNewTaskToReadyList+0xd4>)
 8006c6a:	6013      	str	r3, [r2, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c70:	4613      	mov	r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	4a15      	ldr	r2, [pc, #84]	; (8006cd0 <prvAddNewTaskToReadyList+0xd8>)
 8006c7a:	441a      	add	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	3304      	adds	r3, #4
 8006c80:	4619      	mov	r1, r3
 8006c82:	4610      	mov	r0, r2
 8006c84:	f7ff f8fd 	bl	8005e82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c88:	f001 fc8c 	bl	80085a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c8c:	4b0d      	ldr	r3, [pc, #52]	; (8006cc4 <prvAddNewTaskToReadyList+0xcc>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d00e      	beq.n	8006cb2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c94:	4b0a      	ldr	r3, [pc, #40]	; (8006cc0 <prvAddNewTaskToReadyList+0xc8>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d207      	bcs.n	8006cb2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ca2:	4b0c      	ldr	r3, [pc, #48]	; (8006cd4 <prvAddNewTaskToReadyList+0xdc>)
 8006ca4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca8:	601a      	str	r2, [r3, #0]
 8006caa:	f3bf 8f4f 	dsb	sy
 8006cae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cb2:	bf00      	nop
 8006cb4:	3708      	adds	r7, #8
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000e50 	.word	0x20000e50
 8006cc0:	2000097c 	.word	0x2000097c
 8006cc4:	20000e5c 	.word	0x20000e5c
 8006cc8:	20000e6c 	.word	0x20000e6c
 8006ccc:	20000e58 	.word	0x20000e58
 8006cd0:	20000980 	.word	0x20000980
 8006cd4:	e000ed04 	.word	0xe000ed04

08006cd8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b08a      	sub	sp, #40	; 0x28
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10a      	bne.n	8006d02 <vTaskDelayUntil+0x2a>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	617b      	str	r3, [r7, #20]
}
 8006cfe:	bf00      	nop
 8006d00:	e7fe      	b.n	8006d00 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10a      	bne.n	8006d1e <vTaskDelayUntil+0x46>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	613b      	str	r3, [r7, #16]
}
 8006d1a:	bf00      	nop
 8006d1c:	e7fe      	b.n	8006d1c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8006d1e:	4b2a      	ldr	r3, [pc, #168]	; (8006dc8 <vTaskDelayUntil+0xf0>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00a      	beq.n	8006d3c <vTaskDelayUntil+0x64>
	__asm volatile
 8006d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2a:	f383 8811 	msr	BASEPRI, r3
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	60fb      	str	r3, [r7, #12]
}
 8006d38:	bf00      	nop
 8006d3a:	e7fe      	b.n	8006d3a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8006d3c:	f000 f8ba 	bl	8006eb4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006d40:	4b22      	ldr	r3, [pc, #136]	; (8006dcc <vTaskDelayUntil+0xf4>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	683a      	ldr	r2, [r7, #0]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	6a3a      	ldr	r2, [r7, #32]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d20b      	bcs.n	8006d72 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	69fa      	ldr	r2, [r7, #28]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d211      	bcs.n	8006d88 <vTaskDelayUntil+0xb0>
 8006d64:	69fa      	ldr	r2, [r7, #28]
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d90d      	bls.n	8006d88 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8006d70:	e00a      	b.n	8006d88 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	69fa      	ldr	r2, [r7, #28]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d303      	bcc.n	8006d84 <vTaskDelayUntil+0xac>
 8006d7c:	69fa      	ldr	r2, [r7, #28]
 8006d7e:	6a3b      	ldr	r3, [r7, #32]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d901      	bls.n	8006d88 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006d84:	2301      	movs	r3, #1
 8006d86:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	69fa      	ldr	r2, [r7, #28]
 8006d8c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d006      	beq.n	8006da2 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006d94:	69fa      	ldr	r2, [r7, #28]
 8006d96:	6a3b      	ldr	r3, [r7, #32]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	2100      	movs	r1, #0
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f000 ff03 	bl	8007ba8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006da2:	f000 f895 	bl	8006ed0 <xTaskResumeAll>
 8006da6:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d107      	bne.n	8006dbe <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8006dae:	4b08      	ldr	r3, [pc, #32]	; (8006dd0 <vTaskDelayUntil+0xf8>)
 8006db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006db4:	601a      	str	r2, [r3, #0]
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006dbe:	bf00      	nop
 8006dc0:	3728      	adds	r7, #40	; 0x28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	20000e78 	.word	0x20000e78
 8006dcc:	20000e54 	.word	0x20000e54
 8006dd0:	e000ed04 	.word	0xe000ed04

08006dd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b08a      	sub	sp, #40	; 0x28
 8006dd8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006dde:	2300      	movs	r3, #0
 8006de0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006de2:	463a      	mov	r2, r7
 8006de4:	1d39      	adds	r1, r7, #4
 8006de6:	f107 0308 	add.w	r3, r7, #8
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fe ffe8 	bl	8005dc0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006df0:	6839      	ldr	r1, [r7, #0]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	9202      	str	r2, [sp, #8]
 8006df8:	9301      	str	r3, [sp, #4]
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	2300      	movs	r3, #0
 8006e00:	460a      	mov	r2, r1
 8006e02:	4924      	ldr	r1, [pc, #144]	; (8006e94 <vTaskStartScheduler+0xc0>)
 8006e04:	4824      	ldr	r0, [pc, #144]	; (8006e98 <vTaskStartScheduler+0xc4>)
 8006e06:	f7ff fdaf 	bl	8006968 <xTaskCreateStatic>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	4a23      	ldr	r2, [pc, #140]	; (8006e9c <vTaskStartScheduler+0xc8>)
 8006e0e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e10:	4b22      	ldr	r3, [pc, #136]	; (8006e9c <vTaskStartScheduler+0xc8>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d002      	beq.n	8006e1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	617b      	str	r3, [r7, #20]
 8006e1c:	e001      	b.n	8006e22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d102      	bne.n	8006e2e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006e28:	f000 ff12 	bl	8007c50 <xTimerCreateTimerTask>
 8006e2c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d11b      	bne.n	8006e6c <vTaskStartScheduler+0x98>
	__asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	613b      	str	r3, [r7, #16]
}
 8006e46:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e48:	4b15      	ldr	r3, [pc, #84]	; (8006ea0 <vTaskStartScheduler+0xcc>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	3354      	adds	r3, #84	; 0x54
 8006e4e:	4a15      	ldr	r2, [pc, #84]	; (8006ea4 <vTaskStartScheduler+0xd0>)
 8006e50:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006e52:	4b15      	ldr	r3, [pc, #84]	; (8006ea8 <vTaskStartScheduler+0xd4>)
 8006e54:	f04f 32ff 	mov.w	r2, #4294967295
 8006e58:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006e5a:	4b14      	ldr	r3, [pc, #80]	; (8006eac <vTaskStartScheduler+0xd8>)
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e60:	4b13      	ldr	r3, [pc, #76]	; (8006eb0 <vTaskStartScheduler+0xdc>)
 8006e62:	2200      	movs	r2, #0
 8006e64:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e66:	f001 facb 	bl	8008400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e6a:	e00e      	b.n	8006e8a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e72:	d10a      	bne.n	8006e8a <vTaskStartScheduler+0xb6>
	__asm volatile
 8006e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e78:	f383 8811 	msr	BASEPRI, r3
 8006e7c:	f3bf 8f6f 	isb	sy
 8006e80:	f3bf 8f4f 	dsb	sy
 8006e84:	60fb      	str	r3, [r7, #12]
}
 8006e86:	bf00      	nop
 8006e88:	e7fe      	b.n	8006e88 <vTaskStartScheduler+0xb4>
}
 8006e8a:	bf00      	nop
 8006e8c:	3718      	adds	r7, #24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	0800ba30 	.word	0x0800ba30
 8006e98:	080074d9 	.word	0x080074d9
 8006e9c:	20000e74 	.word	0x20000e74
 8006ea0:	2000097c 	.word	0x2000097c
 8006ea4:	20000010 	.word	0x20000010
 8006ea8:	20000e70 	.word	0x20000e70
 8006eac:	20000e5c 	.word	0x20000e5c
 8006eb0:	20000e54 	.word	0x20000e54

08006eb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006eb8:	4b04      	ldr	r3, [pc, #16]	; (8006ecc <vTaskSuspendAll+0x18>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	4a03      	ldr	r2, [pc, #12]	; (8006ecc <vTaskSuspendAll+0x18>)
 8006ec0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006ec2:	bf00      	nop
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr
 8006ecc:	20000e78 	.word	0x20000e78

08006ed0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006eda:	2300      	movs	r3, #0
 8006edc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ede:	4b42      	ldr	r3, [pc, #264]	; (8006fe8 <xTaskResumeAll+0x118>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10a      	bne.n	8006efc <xTaskResumeAll+0x2c>
	__asm volatile
 8006ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	603b      	str	r3, [r7, #0]
}
 8006ef8:	bf00      	nop
 8006efa:	e7fe      	b.n	8006efa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006efc:	f001 fb22 	bl	8008544 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f00:	4b39      	ldr	r3, [pc, #228]	; (8006fe8 <xTaskResumeAll+0x118>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	3b01      	subs	r3, #1
 8006f06:	4a38      	ldr	r2, [pc, #224]	; (8006fe8 <xTaskResumeAll+0x118>)
 8006f08:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f0a:	4b37      	ldr	r3, [pc, #220]	; (8006fe8 <xTaskResumeAll+0x118>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d162      	bne.n	8006fd8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f12:	4b36      	ldr	r3, [pc, #216]	; (8006fec <xTaskResumeAll+0x11c>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d05e      	beq.n	8006fd8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f1a:	e02f      	b.n	8006f7c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f1c:	4b34      	ldr	r3, [pc, #208]	; (8006ff0 <xTaskResumeAll+0x120>)
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	3318      	adds	r3, #24
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7ff f807 	bl	8005f3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	3304      	adds	r3, #4
 8006f32:	4618      	mov	r0, r3
 8006f34:	f7ff f802 	bl	8005f3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f3c:	4b2d      	ldr	r3, [pc, #180]	; (8006ff4 <xTaskResumeAll+0x124>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d903      	bls.n	8006f4c <xTaskResumeAll+0x7c>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f48:	4a2a      	ldr	r2, [pc, #168]	; (8006ff4 <xTaskResumeAll+0x124>)
 8006f4a:	6013      	str	r3, [r2, #0]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f50:	4613      	mov	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	4413      	add	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4a27      	ldr	r2, [pc, #156]	; (8006ff8 <xTaskResumeAll+0x128>)
 8006f5a:	441a      	add	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	3304      	adds	r3, #4
 8006f60:	4619      	mov	r1, r3
 8006f62:	4610      	mov	r0, r2
 8006f64:	f7fe ff8d 	bl	8005e82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f6c:	4b23      	ldr	r3, [pc, #140]	; (8006ffc <xTaskResumeAll+0x12c>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d302      	bcc.n	8006f7c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006f76:	4b22      	ldr	r3, [pc, #136]	; (8007000 <xTaskResumeAll+0x130>)
 8006f78:	2201      	movs	r2, #1
 8006f7a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f7c:	4b1c      	ldr	r3, [pc, #112]	; (8006ff0 <xTaskResumeAll+0x120>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1cb      	bne.n	8006f1c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d001      	beq.n	8006f8e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006f8a:	f000 fb5f 	bl	800764c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f8e:	4b1d      	ldr	r3, [pc, #116]	; (8007004 <xTaskResumeAll+0x134>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d010      	beq.n	8006fbc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f9a:	f000 f847 	bl	800702c <xTaskIncrementTick>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d002      	beq.n	8006faa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006fa4:	4b16      	ldr	r3, [pc, #88]	; (8007000 <xTaskResumeAll+0x130>)
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	3b01      	subs	r3, #1
 8006fae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1f1      	bne.n	8006f9a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006fb6:	4b13      	ldr	r3, [pc, #76]	; (8007004 <xTaskResumeAll+0x134>)
 8006fb8:	2200      	movs	r2, #0
 8006fba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006fbc:	4b10      	ldr	r3, [pc, #64]	; (8007000 <xTaskResumeAll+0x130>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d009      	beq.n	8006fd8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006fc8:	4b0f      	ldr	r3, [pc, #60]	; (8007008 <xTaskResumeAll+0x138>)
 8006fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	f3bf 8f4f 	dsb	sy
 8006fd4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006fd8:	f001 fae4 	bl	80085a4 <vPortExitCritical>

	return xAlreadyYielded;
 8006fdc:	68bb      	ldr	r3, [r7, #8]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3710      	adds	r7, #16
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	bf00      	nop
 8006fe8:	20000e78 	.word	0x20000e78
 8006fec:	20000e50 	.word	0x20000e50
 8006ff0:	20000e10 	.word	0x20000e10
 8006ff4:	20000e58 	.word	0x20000e58
 8006ff8:	20000980 	.word	0x20000980
 8006ffc:	2000097c 	.word	0x2000097c
 8007000:	20000e64 	.word	0x20000e64
 8007004:	20000e60 	.word	0x20000e60
 8007008:	e000ed04 	.word	0xe000ed04

0800700c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007012:	4b05      	ldr	r3, [pc, #20]	; (8007028 <xTaskGetTickCount+0x1c>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007018:	687b      	ldr	r3, [r7, #4]
}
 800701a:	4618      	mov	r0, r3
 800701c:	370c      	adds	r7, #12
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	20000e54 	.word	0x20000e54

0800702c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b086      	sub	sp, #24
 8007030:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007032:	2300      	movs	r3, #0
 8007034:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007036:	4b4f      	ldr	r3, [pc, #316]	; (8007174 <xTaskIncrementTick+0x148>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	f040 808f 	bne.w	800715e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007040:	4b4d      	ldr	r3, [pc, #308]	; (8007178 <xTaskIncrementTick+0x14c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	3301      	adds	r3, #1
 8007046:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007048:	4a4b      	ldr	r2, [pc, #300]	; (8007178 <xTaskIncrementTick+0x14c>)
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d120      	bne.n	8007096 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007054:	4b49      	ldr	r3, [pc, #292]	; (800717c <xTaskIncrementTick+0x150>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d00a      	beq.n	8007074 <xTaskIncrementTick+0x48>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	603b      	str	r3, [r7, #0]
}
 8007070:	bf00      	nop
 8007072:	e7fe      	b.n	8007072 <xTaskIncrementTick+0x46>
 8007074:	4b41      	ldr	r3, [pc, #260]	; (800717c <xTaskIncrementTick+0x150>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	60fb      	str	r3, [r7, #12]
 800707a:	4b41      	ldr	r3, [pc, #260]	; (8007180 <xTaskIncrementTick+0x154>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a3f      	ldr	r2, [pc, #252]	; (800717c <xTaskIncrementTick+0x150>)
 8007080:	6013      	str	r3, [r2, #0]
 8007082:	4a3f      	ldr	r2, [pc, #252]	; (8007180 <xTaskIncrementTick+0x154>)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6013      	str	r3, [r2, #0]
 8007088:	4b3e      	ldr	r3, [pc, #248]	; (8007184 <xTaskIncrementTick+0x158>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3301      	adds	r3, #1
 800708e:	4a3d      	ldr	r2, [pc, #244]	; (8007184 <xTaskIncrementTick+0x158>)
 8007090:	6013      	str	r3, [r2, #0]
 8007092:	f000 fadb 	bl	800764c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007096:	4b3c      	ldr	r3, [pc, #240]	; (8007188 <xTaskIncrementTick+0x15c>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	693a      	ldr	r2, [r7, #16]
 800709c:	429a      	cmp	r2, r3
 800709e:	d349      	bcc.n	8007134 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070a0:	4b36      	ldr	r3, [pc, #216]	; (800717c <xTaskIncrementTick+0x150>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d104      	bne.n	80070b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070aa:	4b37      	ldr	r3, [pc, #220]	; (8007188 <xTaskIncrementTick+0x15c>)
 80070ac:	f04f 32ff 	mov.w	r2, #4294967295
 80070b0:	601a      	str	r2, [r3, #0]
					break;
 80070b2:	e03f      	b.n	8007134 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070b4:	4b31      	ldr	r3, [pc, #196]	; (800717c <xTaskIncrementTick+0x150>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d203      	bcs.n	80070d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80070cc:	4a2e      	ldr	r2, [pc, #184]	; (8007188 <xTaskIncrementTick+0x15c>)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80070d2:	e02f      	b.n	8007134 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	3304      	adds	r3, #4
 80070d8:	4618      	mov	r0, r3
 80070da:	f7fe ff2f 	bl	8005f3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d004      	beq.n	80070f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	3318      	adds	r3, #24
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7fe ff26 	bl	8005f3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f4:	4b25      	ldr	r3, [pc, #148]	; (800718c <xTaskIncrementTick+0x160>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d903      	bls.n	8007104 <xTaskIncrementTick+0xd8>
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007100:	4a22      	ldr	r2, [pc, #136]	; (800718c <xTaskIncrementTick+0x160>)
 8007102:	6013      	str	r3, [r2, #0]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007108:	4613      	mov	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4413      	add	r3, r2
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4a1f      	ldr	r2, [pc, #124]	; (8007190 <xTaskIncrementTick+0x164>)
 8007112:	441a      	add	r2, r3
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	3304      	adds	r3, #4
 8007118:	4619      	mov	r1, r3
 800711a:	4610      	mov	r0, r2
 800711c:	f7fe feb1 	bl	8005e82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007124:	4b1b      	ldr	r3, [pc, #108]	; (8007194 <xTaskIncrementTick+0x168>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712a:	429a      	cmp	r2, r3
 800712c:	d3b8      	bcc.n	80070a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800712e:	2301      	movs	r3, #1
 8007130:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007132:	e7b5      	b.n	80070a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007134:	4b17      	ldr	r3, [pc, #92]	; (8007194 <xTaskIncrementTick+0x168>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800713a:	4915      	ldr	r1, [pc, #84]	; (8007190 <xTaskIncrementTick+0x164>)
 800713c:	4613      	mov	r3, r2
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4413      	add	r3, r2
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	440b      	add	r3, r1
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2b01      	cmp	r3, #1
 800714a:	d901      	bls.n	8007150 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800714c:	2301      	movs	r3, #1
 800714e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007150:	4b11      	ldr	r3, [pc, #68]	; (8007198 <xTaskIncrementTick+0x16c>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d007      	beq.n	8007168 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007158:	2301      	movs	r3, #1
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	e004      	b.n	8007168 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800715e:	4b0f      	ldr	r3, [pc, #60]	; (800719c <xTaskIncrementTick+0x170>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3301      	adds	r3, #1
 8007164:	4a0d      	ldr	r2, [pc, #52]	; (800719c <xTaskIncrementTick+0x170>)
 8007166:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007168:	697b      	ldr	r3, [r7, #20]
}
 800716a:	4618      	mov	r0, r3
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	20000e78 	.word	0x20000e78
 8007178:	20000e54 	.word	0x20000e54
 800717c:	20000e08 	.word	0x20000e08
 8007180:	20000e0c 	.word	0x20000e0c
 8007184:	20000e68 	.word	0x20000e68
 8007188:	20000e70 	.word	0x20000e70
 800718c:	20000e58 	.word	0x20000e58
 8007190:	20000980 	.word	0x20000980
 8007194:	2000097c 	.word	0x2000097c
 8007198:	20000e64 	.word	0x20000e64
 800719c:	20000e60 	.word	0x20000e60

080071a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80071a6:	4b2a      	ldr	r3, [pc, #168]	; (8007250 <vTaskSwitchContext+0xb0>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d003      	beq.n	80071b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80071ae:	4b29      	ldr	r3, [pc, #164]	; (8007254 <vTaskSwitchContext+0xb4>)
 80071b0:	2201      	movs	r2, #1
 80071b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80071b4:	e046      	b.n	8007244 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80071b6:	4b27      	ldr	r3, [pc, #156]	; (8007254 <vTaskSwitchContext+0xb4>)
 80071b8:	2200      	movs	r2, #0
 80071ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071bc:	4b26      	ldr	r3, [pc, #152]	; (8007258 <vTaskSwitchContext+0xb8>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	60fb      	str	r3, [r7, #12]
 80071c2:	e010      	b.n	80071e6 <vTaskSwitchContext+0x46>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10a      	bne.n	80071e0 <vTaskSwitchContext+0x40>
	__asm volatile
 80071ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ce:	f383 8811 	msr	BASEPRI, r3
 80071d2:	f3bf 8f6f 	isb	sy
 80071d6:	f3bf 8f4f 	dsb	sy
 80071da:	607b      	str	r3, [r7, #4]
}
 80071dc:	bf00      	nop
 80071de:	e7fe      	b.n	80071de <vTaskSwitchContext+0x3e>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	60fb      	str	r3, [r7, #12]
 80071e6:	491d      	ldr	r1, [pc, #116]	; (800725c <vTaskSwitchContext+0xbc>)
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	4613      	mov	r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	440b      	add	r3, r1
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d0e4      	beq.n	80071c4 <vTaskSwitchContext+0x24>
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	4613      	mov	r3, r2
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	4413      	add	r3, r2
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	4a15      	ldr	r2, [pc, #84]	; (800725c <vTaskSwitchContext+0xbc>)
 8007206:	4413      	add	r3, r2
 8007208:	60bb      	str	r3, [r7, #8]
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	605a      	str	r2, [r3, #4]
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	3308      	adds	r3, #8
 800721c:	429a      	cmp	r2, r3
 800721e:	d104      	bne.n	800722a <vTaskSwitchContext+0x8a>
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	605a      	str	r2, [r3, #4]
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	4a0b      	ldr	r2, [pc, #44]	; (8007260 <vTaskSwitchContext+0xc0>)
 8007232:	6013      	str	r3, [r2, #0]
 8007234:	4a08      	ldr	r2, [pc, #32]	; (8007258 <vTaskSwitchContext+0xb8>)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800723a:	4b09      	ldr	r3, [pc, #36]	; (8007260 <vTaskSwitchContext+0xc0>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	3354      	adds	r3, #84	; 0x54
 8007240:	4a08      	ldr	r2, [pc, #32]	; (8007264 <vTaskSwitchContext+0xc4>)
 8007242:	6013      	str	r3, [r2, #0]
}
 8007244:	bf00      	nop
 8007246:	3714      	adds	r7, #20
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr
 8007250:	20000e78 	.word	0x20000e78
 8007254:	20000e64 	.word	0x20000e64
 8007258:	20000e58 	.word	0x20000e58
 800725c:	20000980 	.word	0x20000980
 8007260:	2000097c 	.word	0x2000097c
 8007264:	20000010 	.word	0x20000010

08007268 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10a      	bne.n	800728e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	60fb      	str	r3, [r7, #12]
}
 800728a:	bf00      	nop
 800728c:	e7fe      	b.n	800728c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800728e:	4b07      	ldr	r3, [pc, #28]	; (80072ac <vTaskPlaceOnEventList+0x44>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3318      	adds	r3, #24
 8007294:	4619      	mov	r1, r3
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f7fe fe17 	bl	8005eca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800729c:	2101      	movs	r1, #1
 800729e:	6838      	ldr	r0, [r7, #0]
 80072a0:	f000 fc82 	bl	8007ba8 <prvAddCurrentTaskToDelayedList>
}
 80072a4:	bf00      	nop
 80072a6:	3710      	adds	r7, #16
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}
 80072ac:	2000097c 	.word	0x2000097c

080072b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d10a      	bne.n	80072d8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80072c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c6:	f383 8811 	msr	BASEPRI, r3
 80072ca:	f3bf 8f6f 	isb	sy
 80072ce:	f3bf 8f4f 	dsb	sy
 80072d2:	617b      	str	r3, [r7, #20]
}
 80072d4:	bf00      	nop
 80072d6:	e7fe      	b.n	80072d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072d8:	4b0a      	ldr	r3, [pc, #40]	; (8007304 <vTaskPlaceOnEventListRestricted+0x54>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	3318      	adds	r3, #24
 80072de:	4619      	mov	r1, r3
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f7fe fdce 	bl	8005e82 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d002      	beq.n	80072f2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80072ec:	f04f 33ff 	mov.w	r3, #4294967295
 80072f0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80072f2:	6879      	ldr	r1, [r7, #4]
 80072f4:	68b8      	ldr	r0, [r7, #8]
 80072f6:	f000 fc57 	bl	8007ba8 <prvAddCurrentTaskToDelayedList>
	}
 80072fa:	bf00      	nop
 80072fc:	3718      	adds	r7, #24
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	2000097c 	.word	0x2000097c

08007308 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b086      	sub	sp, #24
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d10a      	bne.n	8007334 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	60fb      	str	r3, [r7, #12]
}
 8007330:	bf00      	nop
 8007332:	e7fe      	b.n	8007332 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	3318      	adds	r3, #24
 8007338:	4618      	mov	r0, r3
 800733a:	f7fe fdff 	bl	8005f3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800733e:	4b1e      	ldr	r3, [pc, #120]	; (80073b8 <xTaskRemoveFromEventList+0xb0>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d11d      	bne.n	8007382 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	3304      	adds	r3, #4
 800734a:	4618      	mov	r0, r3
 800734c:	f7fe fdf6 	bl	8005f3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007354:	4b19      	ldr	r3, [pc, #100]	; (80073bc <xTaskRemoveFromEventList+0xb4>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	429a      	cmp	r2, r3
 800735a:	d903      	bls.n	8007364 <xTaskRemoveFromEventList+0x5c>
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007360:	4a16      	ldr	r2, [pc, #88]	; (80073bc <xTaskRemoveFromEventList+0xb4>)
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007368:	4613      	mov	r3, r2
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	4413      	add	r3, r2
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4a13      	ldr	r2, [pc, #76]	; (80073c0 <xTaskRemoveFromEventList+0xb8>)
 8007372:	441a      	add	r2, r3
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	3304      	adds	r3, #4
 8007378:	4619      	mov	r1, r3
 800737a:	4610      	mov	r0, r2
 800737c:	f7fe fd81 	bl	8005e82 <vListInsertEnd>
 8007380:	e005      	b.n	800738e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	3318      	adds	r3, #24
 8007386:	4619      	mov	r1, r3
 8007388:	480e      	ldr	r0, [pc, #56]	; (80073c4 <xTaskRemoveFromEventList+0xbc>)
 800738a:	f7fe fd7a 	bl	8005e82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007392:	4b0d      	ldr	r3, [pc, #52]	; (80073c8 <xTaskRemoveFromEventList+0xc0>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007398:	429a      	cmp	r2, r3
 800739a:	d905      	bls.n	80073a8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800739c:	2301      	movs	r3, #1
 800739e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80073a0:	4b0a      	ldr	r3, [pc, #40]	; (80073cc <xTaskRemoveFromEventList+0xc4>)
 80073a2:	2201      	movs	r2, #1
 80073a4:	601a      	str	r2, [r3, #0]
 80073a6:	e001      	b.n	80073ac <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80073a8:	2300      	movs	r3, #0
 80073aa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80073ac:	697b      	ldr	r3, [r7, #20]
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3718      	adds	r7, #24
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	20000e78 	.word	0x20000e78
 80073bc:	20000e58 	.word	0x20000e58
 80073c0:	20000980 	.word	0x20000980
 80073c4:	20000e10 	.word	0x20000e10
 80073c8:	2000097c 	.word	0x2000097c
 80073cc:	20000e64 	.word	0x20000e64

080073d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80073d8:	4b06      	ldr	r3, [pc, #24]	; (80073f4 <vTaskInternalSetTimeOutState+0x24>)
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80073e0:	4b05      	ldr	r3, [pc, #20]	; (80073f8 <vTaskInternalSetTimeOutState+0x28>)
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	605a      	str	r2, [r3, #4]
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr
 80073f4:	20000e68 	.word	0x20000e68
 80073f8:	20000e54 	.word	0x20000e54

080073fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b088      	sub	sp, #32
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10a      	bne.n	8007422 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800740c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007410:	f383 8811 	msr	BASEPRI, r3
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	613b      	str	r3, [r7, #16]
}
 800741e:	bf00      	nop
 8007420:	e7fe      	b.n	8007420 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10a      	bne.n	800743e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800742c:	f383 8811 	msr	BASEPRI, r3
 8007430:	f3bf 8f6f 	isb	sy
 8007434:	f3bf 8f4f 	dsb	sy
 8007438:	60fb      	str	r3, [r7, #12]
}
 800743a:	bf00      	nop
 800743c:	e7fe      	b.n	800743c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800743e:	f001 f881 	bl	8008544 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007442:	4b1d      	ldr	r3, [pc, #116]	; (80074b8 <xTaskCheckForTimeOut+0xbc>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	69ba      	ldr	r2, [r7, #24]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745a:	d102      	bne.n	8007462 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800745c:	2300      	movs	r3, #0
 800745e:	61fb      	str	r3, [r7, #28]
 8007460:	e023      	b.n	80074aa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	4b15      	ldr	r3, [pc, #84]	; (80074bc <xTaskCheckForTimeOut+0xc0>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	429a      	cmp	r2, r3
 800746c:	d007      	beq.n	800747e <xTaskCheckForTimeOut+0x82>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	69ba      	ldr	r2, [r7, #24]
 8007474:	429a      	cmp	r2, r3
 8007476:	d302      	bcc.n	800747e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007478:	2301      	movs	r3, #1
 800747a:	61fb      	str	r3, [r7, #28]
 800747c:	e015      	b.n	80074aa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	429a      	cmp	r2, r3
 8007486:	d20b      	bcs.n	80074a0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	1ad2      	subs	r2, r2, r3
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f7ff ff9b 	bl	80073d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800749a:	2300      	movs	r3, #0
 800749c:	61fb      	str	r3, [r7, #28]
 800749e:	e004      	b.n	80074aa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	2200      	movs	r2, #0
 80074a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80074a6:	2301      	movs	r3, #1
 80074a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80074aa:	f001 f87b 	bl	80085a4 <vPortExitCritical>

	return xReturn;
 80074ae:	69fb      	ldr	r3, [r7, #28]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3720      	adds	r7, #32
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}
 80074b8:	20000e54 	.word	0x20000e54
 80074bc:	20000e68 	.word	0x20000e68

080074c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80074c0:	b480      	push	{r7}
 80074c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80074c4:	4b03      	ldr	r3, [pc, #12]	; (80074d4 <vTaskMissedYield+0x14>)
 80074c6:	2201      	movs	r2, #1
 80074c8:	601a      	str	r2, [r3, #0]
}
 80074ca:	bf00      	nop
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr
 80074d4:	20000e64 	.word	0x20000e64

080074d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80074e0:	f000 f852 	bl	8007588 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80074e4:	4b06      	ldr	r3, [pc, #24]	; (8007500 <prvIdleTask+0x28>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d9f9      	bls.n	80074e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80074ec:	4b05      	ldr	r3, [pc, #20]	; (8007504 <prvIdleTask+0x2c>)
 80074ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074f2:	601a      	str	r2, [r3, #0]
 80074f4:	f3bf 8f4f 	dsb	sy
 80074f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80074fc:	e7f0      	b.n	80074e0 <prvIdleTask+0x8>
 80074fe:	bf00      	nop
 8007500:	20000980 	.word	0x20000980
 8007504:	e000ed04 	.word	0xe000ed04

08007508 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800750e:	2300      	movs	r3, #0
 8007510:	607b      	str	r3, [r7, #4]
 8007512:	e00c      	b.n	800752e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	4613      	mov	r3, r2
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4413      	add	r3, r2
 800751c:	009b      	lsls	r3, r3, #2
 800751e:	4a12      	ldr	r2, [pc, #72]	; (8007568 <prvInitialiseTaskLists+0x60>)
 8007520:	4413      	add	r3, r2
 8007522:	4618      	mov	r0, r3
 8007524:	f7fe fc80 	bl	8005e28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	3301      	adds	r3, #1
 800752c:	607b      	str	r3, [r7, #4]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2b37      	cmp	r3, #55	; 0x37
 8007532:	d9ef      	bls.n	8007514 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007534:	480d      	ldr	r0, [pc, #52]	; (800756c <prvInitialiseTaskLists+0x64>)
 8007536:	f7fe fc77 	bl	8005e28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800753a:	480d      	ldr	r0, [pc, #52]	; (8007570 <prvInitialiseTaskLists+0x68>)
 800753c:	f7fe fc74 	bl	8005e28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007540:	480c      	ldr	r0, [pc, #48]	; (8007574 <prvInitialiseTaskLists+0x6c>)
 8007542:	f7fe fc71 	bl	8005e28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007546:	480c      	ldr	r0, [pc, #48]	; (8007578 <prvInitialiseTaskLists+0x70>)
 8007548:	f7fe fc6e 	bl	8005e28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800754c:	480b      	ldr	r0, [pc, #44]	; (800757c <prvInitialiseTaskLists+0x74>)
 800754e:	f7fe fc6b 	bl	8005e28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007552:	4b0b      	ldr	r3, [pc, #44]	; (8007580 <prvInitialiseTaskLists+0x78>)
 8007554:	4a05      	ldr	r2, [pc, #20]	; (800756c <prvInitialiseTaskLists+0x64>)
 8007556:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007558:	4b0a      	ldr	r3, [pc, #40]	; (8007584 <prvInitialiseTaskLists+0x7c>)
 800755a:	4a05      	ldr	r2, [pc, #20]	; (8007570 <prvInitialiseTaskLists+0x68>)
 800755c:	601a      	str	r2, [r3, #0]
}
 800755e:	bf00      	nop
 8007560:	3708      	adds	r7, #8
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop
 8007568:	20000980 	.word	0x20000980
 800756c:	20000de0 	.word	0x20000de0
 8007570:	20000df4 	.word	0x20000df4
 8007574:	20000e10 	.word	0x20000e10
 8007578:	20000e24 	.word	0x20000e24
 800757c:	20000e3c 	.word	0x20000e3c
 8007580:	20000e08 	.word	0x20000e08
 8007584:	20000e0c 	.word	0x20000e0c

08007588 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800758e:	e019      	b.n	80075c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007590:	f000 ffd8 	bl	8008544 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007594:	4b10      	ldr	r3, [pc, #64]	; (80075d8 <prvCheckTasksWaitingTermination+0x50>)
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	3304      	adds	r3, #4
 80075a0:	4618      	mov	r0, r3
 80075a2:	f7fe fccb 	bl	8005f3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80075a6:	4b0d      	ldr	r3, [pc, #52]	; (80075dc <prvCheckTasksWaitingTermination+0x54>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	3b01      	subs	r3, #1
 80075ac:	4a0b      	ldr	r2, [pc, #44]	; (80075dc <prvCheckTasksWaitingTermination+0x54>)
 80075ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80075b0:	4b0b      	ldr	r3, [pc, #44]	; (80075e0 <prvCheckTasksWaitingTermination+0x58>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	4a0a      	ldr	r2, [pc, #40]	; (80075e0 <prvCheckTasksWaitingTermination+0x58>)
 80075b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80075ba:	f000 fff3 	bl	80085a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f810 	bl	80075e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80075c4:	4b06      	ldr	r3, [pc, #24]	; (80075e0 <prvCheckTasksWaitingTermination+0x58>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1e1      	bne.n	8007590 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80075cc:	bf00      	nop
 80075ce:	bf00      	nop
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	20000e24 	.word	0x20000e24
 80075dc:	20000e50 	.word	0x20000e50
 80075e0:	20000e38 	.word	0x20000e38

080075e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	3354      	adds	r3, #84	; 0x54
 80075f0:	4618      	mov	r0, r3
 80075f2:	f002 f8bf 	bl	8009774 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d108      	bne.n	8007612 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007604:	4618      	mov	r0, r3
 8007606:	f001 f98b 	bl	8008920 <vPortFree>
				vPortFree( pxTCB );
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f001 f988 	bl	8008920 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007610:	e018      	b.n	8007644 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007618:	2b01      	cmp	r3, #1
 800761a:	d103      	bne.n	8007624 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f001 f97f 	bl	8008920 <vPortFree>
	}
 8007622:	e00f      	b.n	8007644 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800762a:	2b02      	cmp	r3, #2
 800762c:	d00a      	beq.n	8007644 <prvDeleteTCB+0x60>
	__asm volatile
 800762e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007632:	f383 8811 	msr	BASEPRI, r3
 8007636:	f3bf 8f6f 	isb	sy
 800763a:	f3bf 8f4f 	dsb	sy
 800763e:	60fb      	str	r3, [r7, #12]
}
 8007640:	bf00      	nop
 8007642:	e7fe      	b.n	8007642 <prvDeleteTCB+0x5e>
	}
 8007644:	bf00      	nop
 8007646:	3710      	adds	r7, #16
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007652:	4b0c      	ldr	r3, [pc, #48]	; (8007684 <prvResetNextTaskUnblockTime+0x38>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d104      	bne.n	8007666 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800765c:	4b0a      	ldr	r3, [pc, #40]	; (8007688 <prvResetNextTaskUnblockTime+0x3c>)
 800765e:	f04f 32ff 	mov.w	r2, #4294967295
 8007662:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007664:	e008      	b.n	8007678 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007666:	4b07      	ldr	r3, [pc, #28]	; (8007684 <prvResetNextTaskUnblockTime+0x38>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	68db      	ldr	r3, [r3, #12]
 800766e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	4a04      	ldr	r2, [pc, #16]	; (8007688 <prvResetNextTaskUnblockTime+0x3c>)
 8007676:	6013      	str	r3, [r2, #0]
}
 8007678:	bf00      	nop
 800767a:	370c      	adds	r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr
 8007684:	20000e08 	.word	0x20000e08
 8007688:	20000e70 	.word	0x20000e70

0800768c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007692:	4b0b      	ldr	r3, [pc, #44]	; (80076c0 <xTaskGetSchedulerState+0x34>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d102      	bne.n	80076a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800769a:	2301      	movs	r3, #1
 800769c:	607b      	str	r3, [r7, #4]
 800769e:	e008      	b.n	80076b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076a0:	4b08      	ldr	r3, [pc, #32]	; (80076c4 <xTaskGetSchedulerState+0x38>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d102      	bne.n	80076ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80076a8:	2302      	movs	r3, #2
 80076aa:	607b      	str	r3, [r7, #4]
 80076ac:	e001      	b.n	80076b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80076ae:	2300      	movs	r3, #0
 80076b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80076b2:	687b      	ldr	r3, [r7, #4]
	}
 80076b4:	4618      	mov	r0, r3
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr
 80076c0:	20000e5c 	.word	0x20000e5c
 80076c4:	20000e78 	.word	0x20000e78

080076c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b086      	sub	sp, #24
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80076d4:	2300      	movs	r3, #0
 80076d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d056      	beq.n	800778c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80076de:	4b2e      	ldr	r3, [pc, #184]	; (8007798 <xTaskPriorityDisinherit+0xd0>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	693a      	ldr	r2, [r7, #16]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d00a      	beq.n	80076fe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80076e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ec:	f383 8811 	msr	BASEPRI, r3
 80076f0:	f3bf 8f6f 	isb	sy
 80076f4:	f3bf 8f4f 	dsb	sy
 80076f8:	60fb      	str	r3, [r7, #12]
}
 80076fa:	bf00      	nop
 80076fc:	e7fe      	b.n	80076fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007702:	2b00      	cmp	r3, #0
 8007704:	d10a      	bne.n	800771c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800770a:	f383 8811 	msr	BASEPRI, r3
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	60bb      	str	r3, [r7, #8]
}
 8007718:	bf00      	nop
 800771a:	e7fe      	b.n	800771a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007720:	1e5a      	subs	r2, r3, #1
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800772e:	429a      	cmp	r2, r3
 8007730:	d02c      	beq.n	800778c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007736:	2b00      	cmp	r3, #0
 8007738:	d128      	bne.n	800778c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	3304      	adds	r3, #4
 800773e:	4618      	mov	r0, r3
 8007740:	f7fe fbfc 	bl	8005f3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007750:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775c:	4b0f      	ldr	r3, [pc, #60]	; (800779c <xTaskPriorityDisinherit+0xd4>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	429a      	cmp	r2, r3
 8007762:	d903      	bls.n	800776c <xTaskPriorityDisinherit+0xa4>
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007768:	4a0c      	ldr	r2, [pc, #48]	; (800779c <xTaskPriorityDisinherit+0xd4>)
 800776a:	6013      	str	r3, [r2, #0]
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	4a09      	ldr	r2, [pc, #36]	; (80077a0 <xTaskPriorityDisinherit+0xd8>)
 800777a:	441a      	add	r2, r3
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	3304      	adds	r3, #4
 8007780:	4619      	mov	r1, r3
 8007782:	4610      	mov	r0, r2
 8007784:	f7fe fb7d 	bl	8005e82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007788:	2301      	movs	r3, #1
 800778a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800778c:	697b      	ldr	r3, [r7, #20]
	}
 800778e:	4618      	mov	r0, r3
 8007790:	3718      	adds	r7, #24
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	2000097c 	.word	0x2000097c
 800779c:	20000e58 	.word	0x20000e58
 80077a0:	20000980 	.word	0x20000980

080077a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b086      	sub	sp, #24
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]
 80077b0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80077b2:	f000 fec7 	bl	8008544 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80077b6:	4b29      	ldr	r3, [pc, #164]	; (800785c <xTaskNotifyWait+0xb8>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	d01c      	beq.n	80077fe <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80077c4:	4b25      	ldr	r3, [pc, #148]	; (800785c <xTaskNotifyWait+0xb8>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	43d2      	mvns	r2, r2
 80077d0:	400a      	ands	r2, r1
 80077d2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80077d6:	4b21      	ldr	r3, [pc, #132]	; (800785c <xTaskNotifyWait+0xb8>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00b      	beq.n	80077fe <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80077e6:	2101      	movs	r1, #1
 80077e8:	6838      	ldr	r0, [r7, #0]
 80077ea:	f000 f9dd 	bl	8007ba8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80077ee:	4b1c      	ldr	r3, [pc, #112]	; (8007860 <xTaskNotifyWait+0xbc>)
 80077f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077f4:	601a      	str	r2, [r3, #0]
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80077fe:	f000 fed1 	bl	80085a4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007802:	f000 fe9f 	bl	8008544 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d005      	beq.n	8007818 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800780c:	4b13      	ldr	r3, [pc, #76]	; (800785c <xTaskNotifyWait+0xb8>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007818:	4b10      	ldr	r3, [pc, #64]	; (800785c <xTaskNotifyWait+0xb8>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007820:	b2db      	uxtb	r3, r3
 8007822:	2b02      	cmp	r3, #2
 8007824:	d002      	beq.n	800782c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007826:	2300      	movs	r3, #0
 8007828:	617b      	str	r3, [r7, #20]
 800782a:	e00a      	b.n	8007842 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800782c:	4b0b      	ldr	r3, [pc, #44]	; (800785c <xTaskNotifyWait+0xb8>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	43d2      	mvns	r2, r2
 8007838:	400a      	ands	r2, r1
 800783a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800783e:	2301      	movs	r3, #1
 8007840:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007842:	4b06      	ldr	r3, [pc, #24]	; (800785c <xTaskNotifyWait+0xb8>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2200      	movs	r2, #0
 8007848:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800784c:	f000 feaa 	bl	80085a4 <vPortExitCritical>

		return xReturn;
 8007850:	697b      	ldr	r3, [r7, #20]
	}
 8007852:	4618      	mov	r0, r3
 8007854:	3718      	adds	r7, #24
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	2000097c 	.word	0x2000097c
 8007860:	e000ed04 	.word	0xe000ed04

08007864 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007864:	b580      	push	{r7, lr}
 8007866:	b08a      	sub	sp, #40	; 0x28
 8007868:	af00      	add	r7, sp, #0
 800786a:	60f8      	str	r0, [r7, #12]
 800786c:	60b9      	str	r1, [r7, #8]
 800786e:	603b      	str	r3, [r7, #0]
 8007870:	4613      	mov	r3, r2
 8007872:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007874:	2301      	movs	r3, #1
 8007876:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d10a      	bne.n	8007894 <xTaskGenericNotify+0x30>
	__asm volatile
 800787e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007882:	f383 8811 	msr	BASEPRI, r3
 8007886:	f3bf 8f6f 	isb	sy
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	61bb      	str	r3, [r7, #24]
}
 8007890:	bf00      	nop
 8007892:	e7fe      	b.n	8007892 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007898:	f000 fe54 	bl	8008544 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d004      	beq.n	80078ac <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80078a2:	6a3b      	ldr	r3, [r7, #32]
 80078a4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80078b2:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80078b4:	6a3b      	ldr	r3, [r7, #32]
 80078b6:	2202      	movs	r2, #2
 80078b8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 80078bc:	79fb      	ldrb	r3, [r7, #7]
 80078be:	2b04      	cmp	r3, #4
 80078c0:	d82d      	bhi.n	800791e <xTaskGenericNotify+0xba>
 80078c2:	a201      	add	r2, pc, #4	; (adr r2, 80078c8 <xTaskGenericNotify+0x64>)
 80078c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c8:	08007941 	.word	0x08007941
 80078cc:	080078dd 	.word	0x080078dd
 80078d0:	080078ef 	.word	0x080078ef
 80078d4:	080078ff 	.word	0x080078ff
 80078d8:	08007909 	.word	0x08007909
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	431a      	orrs	r2, r3
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 80078ec:	e02b      	b.n	8007946 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80078ee:	6a3b      	ldr	r3, [r7, #32]
 80078f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80078f4:	1c5a      	adds	r2, r3, #1
 80078f6:	6a3b      	ldr	r3, [r7, #32]
 80078f8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 80078fc:	e023      	b.n	8007946 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80078fe:	6a3b      	ldr	r3, [r7, #32]
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8007906:	e01e      	b.n	8007946 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007908:	7ffb      	ldrb	r3, [r7, #31]
 800790a:	2b02      	cmp	r3, #2
 800790c:	d004      	beq.n	8007918 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007916:	e016      	b.n	8007946 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 8007918:	2300      	movs	r3, #0
 800791a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800791c:	e013      	b.n	8007946 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800791e:	6a3b      	ldr	r3, [r7, #32]
 8007920:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007928:	d00c      	beq.n	8007944 <xTaskGenericNotify+0xe0>
	__asm volatile
 800792a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792e:	f383 8811 	msr	BASEPRI, r3
 8007932:	f3bf 8f6f 	isb	sy
 8007936:	f3bf 8f4f 	dsb	sy
 800793a:	617b      	str	r3, [r7, #20]
}
 800793c:	bf00      	nop
 800793e:	e7fe      	b.n	800793e <xTaskGenericNotify+0xda>
					break;
 8007940:	bf00      	nop
 8007942:	e000      	b.n	8007946 <xTaskGenericNotify+0xe2>

					break;
 8007944:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007946:	7ffb      	ldrb	r3, [r7, #31]
 8007948:	2b01      	cmp	r3, #1
 800794a:	d13a      	bne.n	80079c2 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800794c:	6a3b      	ldr	r3, [r7, #32]
 800794e:	3304      	adds	r3, #4
 8007950:	4618      	mov	r0, r3
 8007952:	f7fe faf3 	bl	8005f3c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007956:	6a3b      	ldr	r3, [r7, #32]
 8007958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800795a:	4b1d      	ldr	r3, [pc, #116]	; (80079d0 <xTaskGenericNotify+0x16c>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	429a      	cmp	r2, r3
 8007960:	d903      	bls.n	800796a <xTaskGenericNotify+0x106>
 8007962:	6a3b      	ldr	r3, [r7, #32]
 8007964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007966:	4a1a      	ldr	r2, [pc, #104]	; (80079d0 <xTaskGenericNotify+0x16c>)
 8007968:	6013      	str	r3, [r2, #0]
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800796e:	4613      	mov	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	009b      	lsls	r3, r3, #2
 8007976:	4a17      	ldr	r2, [pc, #92]	; (80079d4 <xTaskGenericNotify+0x170>)
 8007978:	441a      	add	r2, r3
 800797a:	6a3b      	ldr	r3, [r7, #32]
 800797c:	3304      	adds	r3, #4
 800797e:	4619      	mov	r1, r3
 8007980:	4610      	mov	r0, r2
 8007982:	f7fe fa7e 	bl	8005e82 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007986:	6a3b      	ldr	r3, [r7, #32]
 8007988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00a      	beq.n	80079a4 <xTaskGenericNotify+0x140>
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	613b      	str	r3, [r7, #16]
}
 80079a0:	bf00      	nop
 80079a2:	e7fe      	b.n	80079a2 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a8:	4b0b      	ldr	r3, [pc, #44]	; (80079d8 <xTaskGenericNotify+0x174>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d907      	bls.n	80079c2 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80079b2:	4b0a      	ldr	r3, [pc, #40]	; (80079dc <xTaskGenericNotify+0x178>)
 80079b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80079c2:	f000 fdef 	bl	80085a4 <vPortExitCritical>

		return xReturn;
 80079c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3728      	adds	r7, #40	; 0x28
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	20000e58 	.word	0x20000e58
 80079d4:	20000980 	.word	0x20000980
 80079d8:	2000097c 	.word	0x2000097c
 80079dc:	e000ed04 	.word	0xe000ed04

080079e0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b08e      	sub	sp, #56	; 0x38
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	603b      	str	r3, [r7, #0]
 80079ec:	4613      	mov	r3, r2
 80079ee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80079f0:	2301      	movs	r3, #1
 80079f2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10a      	bne.n	8007a10 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007a0c:	bf00      	nop
 8007a0e:	e7fe      	b.n	8007a0e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a10:	f000 fe7a 	bl	8008708 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8007a18:	f3ef 8211 	mrs	r2, BASEPRI
 8007a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a20:	f383 8811 	msr	BASEPRI, r3
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	f3bf 8f4f 	dsb	sy
 8007a2c:	623a      	str	r2, [r7, #32]
 8007a2e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8007a30:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a32:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d004      	beq.n	8007a44 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a3c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a46:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007a4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a50:	2202      	movs	r2, #2
 8007a52:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 8007a56:	79fb      	ldrb	r3, [r7, #7]
 8007a58:	2b04      	cmp	r3, #4
 8007a5a:	d82f      	bhi.n	8007abc <xTaskGenericNotifyFromISR+0xdc>
 8007a5c:	a201      	add	r2, pc, #4	; (adr r2, 8007a64 <xTaskGenericNotifyFromISR+0x84>)
 8007a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a62:	bf00      	nop
 8007a64:	08007adf 	.word	0x08007adf
 8007a68:	08007a79 	.word	0x08007a79
 8007a6c:	08007a8b 	.word	0x08007a8b
 8007a70:	08007a9b 	.word	0x08007a9b
 8007a74:	08007aa5 	.word	0x08007aa5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a7a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	431a      	orrs	r2, r3
 8007a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a84:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8007a88:	e02c      	b.n	8007ae4 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007a90:	1c5a      	adds	r2, r3, #1
 8007a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a94:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8007a98:	e024      	b.n	8007ae4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8007aa2:	e01f      	b.n	8007ae4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007aa4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d004      	beq.n	8007ab6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aae:	68ba      	ldr	r2, [r7, #8]
 8007ab0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007ab4:	e016      	b.n	8007ae4 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8007aba:	e013      	b.n	8007ae4 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007abe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac6:	d00c      	beq.n	8007ae2 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 8007ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007acc:	f383 8811 	msr	BASEPRI, r3
 8007ad0:	f3bf 8f6f 	isb	sy
 8007ad4:	f3bf 8f4f 	dsb	sy
 8007ad8:	61bb      	str	r3, [r7, #24]
}
 8007ada:	bf00      	nop
 8007adc:	e7fe      	b.n	8007adc <xTaskGenericNotifyFromISR+0xfc>
					break;
 8007ade:	bf00      	nop
 8007ae0:	e000      	b.n	8007ae4 <xTaskGenericNotifyFromISR+0x104>
					break;
 8007ae2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007ae4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d146      	bne.n	8007b7a <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00a      	beq.n	8007b0a <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 8007af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af8:	f383 8811 	msr	BASEPRI, r3
 8007afc:	f3bf 8f6f 	isb	sy
 8007b00:	f3bf 8f4f 	dsb	sy
 8007b04:	617b      	str	r3, [r7, #20]
}
 8007b06:	bf00      	nop
 8007b08:	e7fe      	b.n	8007b08 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b0a:	4b21      	ldr	r3, [pc, #132]	; (8007b90 <xTaskGenericNotifyFromISR+0x1b0>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d11d      	bne.n	8007b4e <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b14:	3304      	adds	r3, #4
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7fe fa10 	bl	8005f3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b20:	4b1c      	ldr	r3, [pc, #112]	; (8007b94 <xTaskGenericNotifyFromISR+0x1b4>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d903      	bls.n	8007b30 <xTaskGenericNotifyFromISR+0x150>
 8007b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2c:	4a19      	ldr	r2, [pc, #100]	; (8007b94 <xTaskGenericNotifyFromISR+0x1b4>)
 8007b2e:	6013      	str	r3, [r2, #0]
 8007b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b34:	4613      	mov	r3, r2
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	4413      	add	r3, r2
 8007b3a:	009b      	lsls	r3, r3, #2
 8007b3c:	4a16      	ldr	r2, [pc, #88]	; (8007b98 <xTaskGenericNotifyFromISR+0x1b8>)
 8007b3e:	441a      	add	r2, r3
 8007b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b42:	3304      	adds	r3, #4
 8007b44:	4619      	mov	r1, r3
 8007b46:	4610      	mov	r0, r2
 8007b48:	f7fe f99b 	bl	8005e82 <vListInsertEnd>
 8007b4c:	e005      	b.n	8007b5a <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b50:	3318      	adds	r3, #24
 8007b52:	4619      	mov	r1, r3
 8007b54:	4811      	ldr	r0, [pc, #68]	; (8007b9c <xTaskGenericNotifyFromISR+0x1bc>)
 8007b56:	f7fe f994 	bl	8005e82 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b5e:	4b10      	ldr	r3, [pc, #64]	; (8007ba0 <xTaskGenericNotifyFromISR+0x1c0>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d908      	bls.n	8007b7a <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007b68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d002      	beq.n	8007b74 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007b6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b70:	2201      	movs	r2, #1
 8007b72:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007b74:	4b0b      	ldr	r3, [pc, #44]	; (8007ba4 <xTaskGenericNotifyFromISR+0x1c4>)
 8007b76:	2201      	movs	r2, #1
 8007b78:	601a      	str	r2, [r3, #0]
 8007b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b7c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	f383 8811 	msr	BASEPRI, r3
}
 8007b84:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3738      	adds	r7, #56	; 0x38
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	20000e78 	.word	0x20000e78
 8007b94:	20000e58 	.word	0x20000e58
 8007b98:	20000980 	.word	0x20000980
 8007b9c:	20000e10 	.word	0x20000e10
 8007ba0:	2000097c 	.word	0x2000097c
 8007ba4:	20000e64 	.word	0x20000e64

08007ba8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007bb2:	4b21      	ldr	r3, [pc, #132]	; (8007c38 <prvAddCurrentTaskToDelayedList+0x90>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bb8:	4b20      	ldr	r3, [pc, #128]	; (8007c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	3304      	adds	r3, #4
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f7fe f9bc 	bl	8005f3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bca:	d10a      	bne.n	8007be2 <prvAddCurrentTaskToDelayedList+0x3a>
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d007      	beq.n	8007be2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007bd2:	4b1a      	ldr	r3, [pc, #104]	; (8007c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	3304      	adds	r3, #4
 8007bd8:	4619      	mov	r1, r3
 8007bda:	4819      	ldr	r0, [pc, #100]	; (8007c40 <prvAddCurrentTaskToDelayedList+0x98>)
 8007bdc:	f7fe f951 	bl	8005e82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007be0:	e026      	b.n	8007c30 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4413      	add	r3, r2
 8007be8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007bea:	4b14      	ldr	r3, [pc, #80]	; (8007c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	68ba      	ldr	r2, [r7, #8]
 8007bf0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d209      	bcs.n	8007c0e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007bfa:	4b12      	ldr	r3, [pc, #72]	; (8007c44 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	4b0f      	ldr	r3, [pc, #60]	; (8007c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	3304      	adds	r3, #4
 8007c04:	4619      	mov	r1, r3
 8007c06:	4610      	mov	r0, r2
 8007c08:	f7fe f95f 	bl	8005eca <vListInsert>
}
 8007c0c:	e010      	b.n	8007c30 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c0e:	4b0e      	ldr	r3, [pc, #56]	; (8007c48 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	4b0a      	ldr	r3, [pc, #40]	; (8007c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	3304      	adds	r3, #4
 8007c18:	4619      	mov	r1, r3
 8007c1a:	4610      	mov	r0, r2
 8007c1c:	f7fe f955 	bl	8005eca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c20:	4b0a      	ldr	r3, [pc, #40]	; (8007c4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68ba      	ldr	r2, [r7, #8]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d202      	bcs.n	8007c30 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007c2a:	4a08      	ldr	r2, [pc, #32]	; (8007c4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	6013      	str	r3, [r2, #0]
}
 8007c30:	bf00      	nop
 8007c32:	3710      	adds	r7, #16
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	20000e54 	.word	0x20000e54
 8007c3c:	2000097c 	.word	0x2000097c
 8007c40:	20000e3c 	.word	0x20000e3c
 8007c44:	20000e0c 	.word	0x20000e0c
 8007c48:	20000e08 	.word	0x20000e08
 8007c4c:	20000e70 	.word	0x20000e70

08007c50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b08a      	sub	sp, #40	; 0x28
 8007c54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007c5a:	f000 fb07 	bl	800826c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007c5e:	4b1c      	ldr	r3, [pc, #112]	; (8007cd0 <xTimerCreateTimerTask+0x80>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d021      	beq.n	8007caa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007c66:	2300      	movs	r3, #0
 8007c68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007c6e:	1d3a      	adds	r2, r7, #4
 8007c70:	f107 0108 	add.w	r1, r7, #8
 8007c74:	f107 030c 	add.w	r3, r7, #12
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f7fe f8bb 	bl	8005df4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007c7e:	6879      	ldr	r1, [r7, #4]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	9202      	str	r2, [sp, #8]
 8007c86:	9301      	str	r3, [sp, #4]
 8007c88:	2302      	movs	r3, #2
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	460a      	mov	r2, r1
 8007c90:	4910      	ldr	r1, [pc, #64]	; (8007cd4 <xTimerCreateTimerTask+0x84>)
 8007c92:	4811      	ldr	r0, [pc, #68]	; (8007cd8 <xTimerCreateTimerTask+0x88>)
 8007c94:	f7fe fe68 	bl	8006968 <xTaskCreateStatic>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	4a10      	ldr	r2, [pc, #64]	; (8007cdc <xTimerCreateTimerTask+0x8c>)
 8007c9c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007c9e:	4b0f      	ldr	r3, [pc, #60]	; (8007cdc <xTimerCreateTimerTask+0x8c>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d10a      	bne.n	8007cc6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	613b      	str	r3, [r7, #16]
}
 8007cc2:	bf00      	nop
 8007cc4:	e7fe      	b.n	8007cc4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007cc6:	697b      	ldr	r3, [r7, #20]
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3718      	adds	r7, #24
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	20000eac 	.word	0x20000eac
 8007cd4:	0800ba38 	.word	0x0800ba38
 8007cd8:	08007e15 	.word	0x08007e15
 8007cdc:	20000eb0 	.word	0x20000eb0

08007ce0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b08a      	sub	sp, #40	; 0x28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
 8007cec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10a      	bne.n	8007d0e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	623b      	str	r3, [r7, #32]
}
 8007d0a:	bf00      	nop
 8007d0c:	e7fe      	b.n	8007d0c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007d0e:	4b1a      	ldr	r3, [pc, #104]	; (8007d78 <xTimerGenericCommand+0x98>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d02a      	beq.n	8007d6c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	2b05      	cmp	r3, #5
 8007d26:	dc18      	bgt.n	8007d5a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007d28:	f7ff fcb0 	bl	800768c <xTaskGetSchedulerState>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d109      	bne.n	8007d46 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007d32:	4b11      	ldr	r3, [pc, #68]	; (8007d78 <xTimerGenericCommand+0x98>)
 8007d34:	6818      	ldr	r0, [r3, #0]
 8007d36:	f107 0110 	add.w	r1, r7, #16
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d3e:	f7fe fa2b 	bl	8006198 <xQueueGenericSend>
 8007d42:	6278      	str	r0, [r7, #36]	; 0x24
 8007d44:	e012      	b.n	8007d6c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007d46:	4b0c      	ldr	r3, [pc, #48]	; (8007d78 <xTimerGenericCommand+0x98>)
 8007d48:	6818      	ldr	r0, [r3, #0]
 8007d4a:	f107 0110 	add.w	r1, r7, #16
 8007d4e:	2300      	movs	r3, #0
 8007d50:	2200      	movs	r2, #0
 8007d52:	f7fe fa21 	bl	8006198 <xQueueGenericSend>
 8007d56:	6278      	str	r0, [r7, #36]	; 0x24
 8007d58:	e008      	b.n	8007d6c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007d5a:	4b07      	ldr	r3, [pc, #28]	; (8007d78 <xTimerGenericCommand+0x98>)
 8007d5c:	6818      	ldr	r0, [r3, #0]
 8007d5e:	f107 0110 	add.w	r1, r7, #16
 8007d62:	2300      	movs	r3, #0
 8007d64:	683a      	ldr	r2, [r7, #0]
 8007d66:	f7fe fb15 	bl	8006394 <xQueueGenericSendFromISR>
 8007d6a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3728      	adds	r7, #40	; 0x28
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	20000eac 	.word	0x20000eac

08007d7c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b088      	sub	sp, #32
 8007d80:	af02      	add	r7, sp, #8
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d86:	4b22      	ldr	r3, [pc, #136]	; (8007e10 <prvProcessExpiredTimer+0x94>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	3304      	adds	r3, #4
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7fe f8d1 	bl	8005f3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007da0:	f003 0304 	and.w	r3, r3, #4
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d022      	beq.n	8007dee <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	699a      	ldr	r2, [r3, #24]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	18d1      	adds	r1, r2, r3
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	6978      	ldr	r0, [r7, #20]
 8007db6:	f000 f8d1 	bl	8007f5c <prvInsertTimerInActiveList>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d01f      	beq.n	8007e00 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	2100      	movs	r1, #0
 8007dca:	6978      	ldr	r0, [r7, #20]
 8007dcc:	f7ff ff88 	bl	8007ce0 <xTimerGenericCommand>
 8007dd0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d113      	bne.n	8007e00 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ddc:	f383 8811 	msr	BASEPRI, r3
 8007de0:	f3bf 8f6f 	isb	sy
 8007de4:	f3bf 8f4f 	dsb	sy
 8007de8:	60fb      	str	r3, [r7, #12]
}
 8007dea:	bf00      	nop
 8007dec:	e7fe      	b.n	8007dec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007df4:	f023 0301 	bic.w	r3, r3, #1
 8007df8:	b2da      	uxtb	r2, r3
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	6a1b      	ldr	r3, [r3, #32]
 8007e04:	6978      	ldr	r0, [r7, #20]
 8007e06:	4798      	blx	r3
}
 8007e08:	bf00      	nop
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	20000ea4 	.word	0x20000ea4

08007e14 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e1c:	f107 0308 	add.w	r3, r7, #8
 8007e20:	4618      	mov	r0, r3
 8007e22:	f000 f857 	bl	8007ed4 <prvGetNextExpireTime>
 8007e26:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f000 f803 	bl	8007e38 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007e32:	f000 f8d5 	bl	8007fe0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e36:	e7f1      	b.n	8007e1c <prvTimerTask+0x8>

08007e38 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007e42:	f7ff f837 	bl	8006eb4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007e46:	f107 0308 	add.w	r3, r7, #8
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f000 f866 	bl	8007f1c <prvSampleTimeNow>
 8007e50:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d130      	bne.n	8007eba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d10a      	bne.n	8007e74 <prvProcessTimerOrBlockTask+0x3c>
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d806      	bhi.n	8007e74 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007e66:	f7ff f833 	bl	8006ed0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007e6a:	68f9      	ldr	r1, [r7, #12]
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f7ff ff85 	bl	8007d7c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007e72:	e024      	b.n	8007ebe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d008      	beq.n	8007e8c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007e7a:	4b13      	ldr	r3, [pc, #76]	; (8007ec8 <prvProcessTimerOrBlockTask+0x90>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <prvProcessTimerOrBlockTask+0x50>
 8007e84:	2301      	movs	r3, #1
 8007e86:	e000      	b.n	8007e8a <prvProcessTimerOrBlockTask+0x52>
 8007e88:	2300      	movs	r3, #0
 8007e8a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007e8c:	4b0f      	ldr	r3, [pc, #60]	; (8007ecc <prvProcessTimerOrBlockTask+0x94>)
 8007e8e:	6818      	ldr	r0, [r3, #0]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	683a      	ldr	r2, [r7, #0]
 8007e98:	4619      	mov	r1, r3
 8007e9a:	f7fe fd31 	bl	8006900 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007e9e:	f7ff f817 	bl	8006ed0 <xTaskResumeAll>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d10a      	bne.n	8007ebe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007ea8:	4b09      	ldr	r3, [pc, #36]	; (8007ed0 <prvProcessTimerOrBlockTask+0x98>)
 8007eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eae:	601a      	str	r2, [r3, #0]
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	f3bf 8f6f 	isb	sy
}
 8007eb8:	e001      	b.n	8007ebe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007eba:	f7ff f809 	bl	8006ed0 <xTaskResumeAll>
}
 8007ebe:	bf00      	nop
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	20000ea8 	.word	0x20000ea8
 8007ecc:	20000eac 	.word	0x20000eac
 8007ed0:	e000ed04 	.word	0xe000ed04

08007ed4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007edc:	4b0e      	ldr	r3, [pc, #56]	; (8007f18 <prvGetNextExpireTime+0x44>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d101      	bne.n	8007eea <prvGetNextExpireTime+0x16>
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	e000      	b.n	8007eec <prvGetNextExpireTime+0x18>
 8007eea:	2200      	movs	r2, #0
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d105      	bne.n	8007f04 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ef8:	4b07      	ldr	r3, [pc, #28]	; (8007f18 <prvGetNextExpireTime+0x44>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	60fb      	str	r3, [r7, #12]
 8007f02:	e001      	b.n	8007f08 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007f08:	68fb      	ldr	r3, [r7, #12]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	20000ea4 	.word	0x20000ea4

08007f1c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007f24:	f7ff f872 	bl	800700c <xTaskGetTickCount>
 8007f28:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007f2a:	4b0b      	ldr	r3, [pc, #44]	; (8007f58 <prvSampleTimeNow+0x3c>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68fa      	ldr	r2, [r7, #12]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d205      	bcs.n	8007f40 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007f34:	f000 f936 	bl	80081a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	601a      	str	r2, [r3, #0]
 8007f3e:	e002      	b.n	8007f46 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007f46:	4a04      	ldr	r2, [pc, #16]	; (8007f58 <prvSampleTimeNow+0x3c>)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	bf00      	nop
 8007f58:	20000eb4 	.word	0x20000eb4

08007f5c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b086      	sub	sp, #24
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
 8007f68:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007f7a:	68ba      	ldr	r2, [r7, #8]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d812      	bhi.n	8007fa8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	1ad2      	subs	r2, r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	699b      	ldr	r3, [r3, #24]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d302      	bcc.n	8007f96 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007f90:	2301      	movs	r3, #1
 8007f92:	617b      	str	r3, [r7, #20]
 8007f94:	e01b      	b.n	8007fce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007f96:	4b10      	ldr	r3, [pc, #64]	; (8007fd8 <prvInsertTimerInActiveList+0x7c>)
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	4610      	mov	r0, r2
 8007fa2:	f7fd ff92 	bl	8005eca <vListInsert>
 8007fa6:	e012      	b.n	8007fce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d206      	bcs.n	8007fbe <prvInsertTimerInActiveList+0x62>
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d302      	bcc.n	8007fbe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007fb8:	2301      	movs	r3, #1
 8007fba:	617b      	str	r3, [r7, #20]
 8007fbc:	e007      	b.n	8007fce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007fbe:	4b07      	ldr	r3, [pc, #28]	; (8007fdc <prvInsertTimerInActiveList+0x80>)
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	4610      	mov	r0, r2
 8007fca:	f7fd ff7e 	bl	8005eca <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007fce:	697b      	ldr	r3, [r7, #20]
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3718      	adds	r7, #24
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	20000ea8 	.word	0x20000ea8
 8007fdc:	20000ea4 	.word	0x20000ea4

08007fe0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b08e      	sub	sp, #56	; 0x38
 8007fe4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007fe6:	e0ca      	b.n	800817e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	da18      	bge.n	8008020 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007fee:	1d3b      	adds	r3, r7, #4
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10a      	bne.n	8008010 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	61fb      	str	r3, [r7, #28]
}
 800800c:	bf00      	nop
 800800e:	e7fe      	b.n	800800e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008016:	6850      	ldr	r0, [r2, #4]
 8008018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800801a:	6892      	ldr	r2, [r2, #8]
 800801c:	4611      	mov	r1, r2
 800801e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2b00      	cmp	r3, #0
 8008024:	f2c0 80aa 	blt.w	800817c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800802c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802e:	695b      	ldr	r3, [r3, #20]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d004      	beq.n	800803e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008036:	3304      	adds	r3, #4
 8008038:	4618      	mov	r0, r3
 800803a:	f7fd ff7f 	bl	8005f3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800803e:	463b      	mov	r3, r7
 8008040:	4618      	mov	r0, r3
 8008042:	f7ff ff6b 	bl	8007f1c <prvSampleTimeNow>
 8008046:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2b09      	cmp	r3, #9
 800804c:	f200 8097 	bhi.w	800817e <prvProcessReceivedCommands+0x19e>
 8008050:	a201      	add	r2, pc, #4	; (adr r2, 8008058 <prvProcessReceivedCommands+0x78>)
 8008052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008056:	bf00      	nop
 8008058:	08008081 	.word	0x08008081
 800805c:	08008081 	.word	0x08008081
 8008060:	08008081 	.word	0x08008081
 8008064:	080080f5 	.word	0x080080f5
 8008068:	08008109 	.word	0x08008109
 800806c:	08008153 	.word	0x08008153
 8008070:	08008081 	.word	0x08008081
 8008074:	08008081 	.word	0x08008081
 8008078:	080080f5 	.word	0x080080f5
 800807c:	08008109 	.word	0x08008109
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008082:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008086:	f043 0301 	orr.w	r3, r3, #1
 800808a:	b2da      	uxtb	r2, r3
 800808c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800808e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008096:	699b      	ldr	r3, [r3, #24]
 8008098:	18d1      	adds	r1, r2, r3
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800809e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080a0:	f7ff ff5c 	bl	8007f5c <prvInsertTimerInActiveList>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d069      	beq.n	800817e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80080aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ac:	6a1b      	ldr	r3, [r3, #32]
 80080ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080b8:	f003 0304 	and.w	r3, r3, #4
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d05e      	beq.n	800817e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	441a      	add	r2, r3
 80080c8:	2300      	movs	r3, #0
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	2300      	movs	r3, #0
 80080ce:	2100      	movs	r1, #0
 80080d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080d2:	f7ff fe05 	bl	8007ce0 <xTimerGenericCommand>
 80080d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d14f      	bne.n	800817e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80080de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e2:	f383 8811 	msr	BASEPRI, r3
 80080e6:	f3bf 8f6f 	isb	sy
 80080ea:	f3bf 8f4f 	dsb	sy
 80080ee:	61bb      	str	r3, [r7, #24]
}
 80080f0:	bf00      	nop
 80080f2:	e7fe      	b.n	80080f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80080f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080fa:	f023 0301 	bic.w	r3, r3, #1
 80080fe:	b2da      	uxtb	r2, r3
 8008100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008102:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008106:	e03a      	b.n	800817e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800810e:	f043 0301 	orr.w	r3, r3, #1
 8008112:	b2da      	uxtb	r2, r3
 8008114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008116:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008122:	699b      	ldr	r3, [r3, #24]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10a      	bne.n	800813e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812c:	f383 8811 	msr	BASEPRI, r3
 8008130:	f3bf 8f6f 	isb	sy
 8008134:	f3bf 8f4f 	dsb	sy
 8008138:	617b      	str	r3, [r7, #20]
}
 800813a:	bf00      	nop
 800813c:	e7fe      	b.n	800813c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800813e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008140:	699a      	ldr	r2, [r3, #24]
 8008142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008144:	18d1      	adds	r1, r2, r3
 8008146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800814a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800814c:	f7ff ff06 	bl	8007f5c <prvInsertTimerInActiveList>
					break;
 8008150:	e015      	b.n	800817e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008154:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008158:	f003 0302 	and.w	r3, r3, #2
 800815c:	2b00      	cmp	r3, #0
 800815e:	d103      	bne.n	8008168 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008160:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008162:	f000 fbdd 	bl	8008920 <vPortFree>
 8008166:	e00a      	b.n	800817e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800816a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800816e:	f023 0301 	bic.w	r3, r3, #1
 8008172:	b2da      	uxtb	r2, r3
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800817a:	e000      	b.n	800817e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800817c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800817e:	4b08      	ldr	r3, [pc, #32]	; (80081a0 <prvProcessReceivedCommands+0x1c0>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	1d39      	adds	r1, r7, #4
 8008184:	2200      	movs	r2, #0
 8008186:	4618      	mov	r0, r3
 8008188:	f7fe f9a0 	bl	80064cc <xQueueReceive>
 800818c:	4603      	mov	r3, r0
 800818e:	2b00      	cmp	r3, #0
 8008190:	f47f af2a 	bne.w	8007fe8 <prvProcessReceivedCommands+0x8>
	}
}
 8008194:	bf00      	nop
 8008196:	bf00      	nop
 8008198:	3730      	adds	r7, #48	; 0x30
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	20000eac 	.word	0x20000eac

080081a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b088      	sub	sp, #32
 80081a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081aa:	e048      	b.n	800823e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80081ac:	4b2d      	ldr	r3, [pc, #180]	; (8008264 <prvSwitchTimerLists+0xc0>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081b6:	4b2b      	ldr	r3, [pc, #172]	; (8008264 <prvSwitchTimerLists+0xc0>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	68db      	ldr	r3, [r3, #12]
 80081be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	3304      	adds	r3, #4
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7fd feb9 	bl	8005f3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80081d8:	f003 0304 	and.w	r3, r3, #4
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d02e      	beq.n	800823e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	699b      	ldr	r3, [r3, #24]
 80081e4:	693a      	ldr	r2, [r7, #16]
 80081e6:	4413      	add	r3, r2
 80081e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d90e      	bls.n	8008210 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80081fe:	4b19      	ldr	r3, [pc, #100]	; (8008264 <prvSwitchTimerLists+0xc0>)
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	3304      	adds	r3, #4
 8008206:	4619      	mov	r1, r3
 8008208:	4610      	mov	r0, r2
 800820a:	f7fd fe5e 	bl	8005eca <vListInsert>
 800820e:	e016      	b.n	800823e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008210:	2300      	movs	r3, #0
 8008212:	9300      	str	r3, [sp, #0]
 8008214:	2300      	movs	r3, #0
 8008216:	693a      	ldr	r2, [r7, #16]
 8008218:	2100      	movs	r1, #0
 800821a:	68f8      	ldr	r0, [r7, #12]
 800821c:	f7ff fd60 	bl	8007ce0 <xTimerGenericCommand>
 8008220:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d10a      	bne.n	800823e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822c:	f383 8811 	msr	BASEPRI, r3
 8008230:	f3bf 8f6f 	isb	sy
 8008234:	f3bf 8f4f 	dsb	sy
 8008238:	603b      	str	r3, [r7, #0]
}
 800823a:	bf00      	nop
 800823c:	e7fe      	b.n	800823c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800823e:	4b09      	ldr	r3, [pc, #36]	; (8008264 <prvSwitchTimerLists+0xc0>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1b1      	bne.n	80081ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008248:	4b06      	ldr	r3, [pc, #24]	; (8008264 <prvSwitchTimerLists+0xc0>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800824e:	4b06      	ldr	r3, [pc, #24]	; (8008268 <prvSwitchTimerLists+0xc4>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a04      	ldr	r2, [pc, #16]	; (8008264 <prvSwitchTimerLists+0xc0>)
 8008254:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008256:	4a04      	ldr	r2, [pc, #16]	; (8008268 <prvSwitchTimerLists+0xc4>)
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	6013      	str	r3, [r2, #0]
}
 800825c:	bf00      	nop
 800825e:	3718      	adds	r7, #24
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}
 8008264:	20000ea4 	.word	0x20000ea4
 8008268:	20000ea8 	.word	0x20000ea8

0800826c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008272:	f000 f967 	bl	8008544 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008276:	4b15      	ldr	r3, [pc, #84]	; (80082cc <prvCheckForValidListAndQueue+0x60>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d120      	bne.n	80082c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800827e:	4814      	ldr	r0, [pc, #80]	; (80082d0 <prvCheckForValidListAndQueue+0x64>)
 8008280:	f7fd fdd2 	bl	8005e28 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008284:	4813      	ldr	r0, [pc, #76]	; (80082d4 <prvCheckForValidListAndQueue+0x68>)
 8008286:	f7fd fdcf 	bl	8005e28 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800828a:	4b13      	ldr	r3, [pc, #76]	; (80082d8 <prvCheckForValidListAndQueue+0x6c>)
 800828c:	4a10      	ldr	r2, [pc, #64]	; (80082d0 <prvCheckForValidListAndQueue+0x64>)
 800828e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008290:	4b12      	ldr	r3, [pc, #72]	; (80082dc <prvCheckForValidListAndQueue+0x70>)
 8008292:	4a10      	ldr	r2, [pc, #64]	; (80082d4 <prvCheckForValidListAndQueue+0x68>)
 8008294:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008296:	2300      	movs	r3, #0
 8008298:	9300      	str	r3, [sp, #0]
 800829a:	4b11      	ldr	r3, [pc, #68]	; (80082e0 <prvCheckForValidListAndQueue+0x74>)
 800829c:	4a11      	ldr	r2, [pc, #68]	; (80082e4 <prvCheckForValidListAndQueue+0x78>)
 800829e:	2110      	movs	r1, #16
 80082a0:	200a      	movs	r0, #10
 80082a2:	f7fd fedd 	bl	8006060 <xQueueGenericCreateStatic>
 80082a6:	4603      	mov	r3, r0
 80082a8:	4a08      	ldr	r2, [pc, #32]	; (80082cc <prvCheckForValidListAndQueue+0x60>)
 80082aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80082ac:	4b07      	ldr	r3, [pc, #28]	; (80082cc <prvCheckForValidListAndQueue+0x60>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d005      	beq.n	80082c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80082b4:	4b05      	ldr	r3, [pc, #20]	; (80082cc <prvCheckForValidListAndQueue+0x60>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	490b      	ldr	r1, [pc, #44]	; (80082e8 <prvCheckForValidListAndQueue+0x7c>)
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7fe faf6 	bl	80068ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80082c0:	f000 f970 	bl	80085a4 <vPortExitCritical>
}
 80082c4:	bf00      	nop
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	20000eac 	.word	0x20000eac
 80082d0:	20000e7c 	.word	0x20000e7c
 80082d4:	20000e90 	.word	0x20000e90
 80082d8:	20000ea4 	.word	0x20000ea4
 80082dc:	20000ea8 	.word	0x20000ea8
 80082e0:	20000f58 	.word	0x20000f58
 80082e4:	20000eb8 	.word	0x20000eb8
 80082e8:	0800ba40 	.word	0x0800ba40

080082ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80082ec:	b480      	push	{r7}
 80082ee:	b085      	sub	sp, #20
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	3b04      	subs	r3, #4
 80082fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008304:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	3b04      	subs	r3, #4
 800830a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	f023 0201 	bic.w	r2, r3, #1
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	3b04      	subs	r3, #4
 800831a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800831c:	4a0c      	ldr	r2, [pc, #48]	; (8008350 <pxPortInitialiseStack+0x64>)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	3b14      	subs	r3, #20
 8008326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	3b04      	subs	r3, #4
 8008332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f06f 0202 	mvn.w	r2, #2
 800833a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	3b20      	subs	r3, #32
 8008340:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008342:	68fb      	ldr	r3, [r7, #12]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3714      	adds	r7, #20
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr
 8008350:	08008355 	.word	0x08008355

08008354 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800835a:	2300      	movs	r3, #0
 800835c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800835e:	4b12      	ldr	r3, [pc, #72]	; (80083a8 <prvTaskExitError+0x54>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008366:	d00a      	beq.n	800837e <prvTaskExitError+0x2a>
	__asm volatile
 8008368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836c:	f383 8811 	msr	BASEPRI, r3
 8008370:	f3bf 8f6f 	isb	sy
 8008374:	f3bf 8f4f 	dsb	sy
 8008378:	60fb      	str	r3, [r7, #12]
}
 800837a:	bf00      	nop
 800837c:	e7fe      	b.n	800837c <prvTaskExitError+0x28>
	__asm volatile
 800837e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	60bb      	str	r3, [r7, #8]
}
 8008390:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008392:	bf00      	nop
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d0fc      	beq.n	8008394 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800839a:	bf00      	nop
 800839c:	bf00      	nop
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr
 80083a8:	2000000c 	.word	0x2000000c
 80083ac:	00000000 	.word	0x00000000

080083b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80083b0:	4b07      	ldr	r3, [pc, #28]	; (80083d0 <pxCurrentTCBConst2>)
 80083b2:	6819      	ldr	r1, [r3, #0]
 80083b4:	6808      	ldr	r0, [r1, #0]
 80083b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ba:	f380 8809 	msr	PSP, r0
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f04f 0000 	mov.w	r0, #0
 80083c6:	f380 8811 	msr	BASEPRI, r0
 80083ca:	4770      	bx	lr
 80083cc:	f3af 8000 	nop.w

080083d0 <pxCurrentTCBConst2>:
 80083d0:	2000097c 	.word	0x2000097c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80083d4:	bf00      	nop
 80083d6:	bf00      	nop

080083d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80083d8:	4808      	ldr	r0, [pc, #32]	; (80083fc <prvPortStartFirstTask+0x24>)
 80083da:	6800      	ldr	r0, [r0, #0]
 80083dc:	6800      	ldr	r0, [r0, #0]
 80083de:	f380 8808 	msr	MSP, r0
 80083e2:	f04f 0000 	mov.w	r0, #0
 80083e6:	f380 8814 	msr	CONTROL, r0
 80083ea:	b662      	cpsie	i
 80083ec:	b661      	cpsie	f
 80083ee:	f3bf 8f4f 	dsb	sy
 80083f2:	f3bf 8f6f 	isb	sy
 80083f6:	df00      	svc	0
 80083f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80083fa:	bf00      	nop
 80083fc:	e000ed08 	.word	0xe000ed08

08008400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008406:	4b46      	ldr	r3, [pc, #280]	; (8008520 <xPortStartScheduler+0x120>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a46      	ldr	r2, [pc, #280]	; (8008524 <xPortStartScheduler+0x124>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d10a      	bne.n	8008426 <xPortStartScheduler+0x26>
	__asm volatile
 8008410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008414:	f383 8811 	msr	BASEPRI, r3
 8008418:	f3bf 8f6f 	isb	sy
 800841c:	f3bf 8f4f 	dsb	sy
 8008420:	613b      	str	r3, [r7, #16]
}
 8008422:	bf00      	nop
 8008424:	e7fe      	b.n	8008424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008426:	4b3e      	ldr	r3, [pc, #248]	; (8008520 <xPortStartScheduler+0x120>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a3f      	ldr	r2, [pc, #252]	; (8008528 <xPortStartScheduler+0x128>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d10a      	bne.n	8008446 <xPortStartScheduler+0x46>
	__asm volatile
 8008430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	60fb      	str	r3, [r7, #12]
}
 8008442:	bf00      	nop
 8008444:	e7fe      	b.n	8008444 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008446:	4b39      	ldr	r3, [pc, #228]	; (800852c <xPortStartScheduler+0x12c>)
 8008448:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	b2db      	uxtb	r3, r3
 8008450:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	22ff      	movs	r2, #255	; 0xff
 8008456:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	b2db      	uxtb	r3, r3
 800845e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008460:	78fb      	ldrb	r3, [r7, #3]
 8008462:	b2db      	uxtb	r3, r3
 8008464:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008468:	b2da      	uxtb	r2, r3
 800846a:	4b31      	ldr	r3, [pc, #196]	; (8008530 <xPortStartScheduler+0x130>)
 800846c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800846e:	4b31      	ldr	r3, [pc, #196]	; (8008534 <xPortStartScheduler+0x134>)
 8008470:	2207      	movs	r2, #7
 8008472:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008474:	e009      	b.n	800848a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008476:	4b2f      	ldr	r3, [pc, #188]	; (8008534 <xPortStartScheduler+0x134>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	3b01      	subs	r3, #1
 800847c:	4a2d      	ldr	r2, [pc, #180]	; (8008534 <xPortStartScheduler+0x134>)
 800847e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008480:	78fb      	ldrb	r3, [r7, #3]
 8008482:	b2db      	uxtb	r3, r3
 8008484:	005b      	lsls	r3, r3, #1
 8008486:	b2db      	uxtb	r3, r3
 8008488:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800848a:	78fb      	ldrb	r3, [r7, #3]
 800848c:	b2db      	uxtb	r3, r3
 800848e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008492:	2b80      	cmp	r3, #128	; 0x80
 8008494:	d0ef      	beq.n	8008476 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008496:	4b27      	ldr	r3, [pc, #156]	; (8008534 <xPortStartScheduler+0x134>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f1c3 0307 	rsb	r3, r3, #7
 800849e:	2b04      	cmp	r3, #4
 80084a0:	d00a      	beq.n	80084b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80084a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a6:	f383 8811 	msr	BASEPRI, r3
 80084aa:	f3bf 8f6f 	isb	sy
 80084ae:	f3bf 8f4f 	dsb	sy
 80084b2:	60bb      	str	r3, [r7, #8]
}
 80084b4:	bf00      	nop
 80084b6:	e7fe      	b.n	80084b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80084b8:	4b1e      	ldr	r3, [pc, #120]	; (8008534 <xPortStartScheduler+0x134>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	021b      	lsls	r3, r3, #8
 80084be:	4a1d      	ldr	r2, [pc, #116]	; (8008534 <xPortStartScheduler+0x134>)
 80084c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80084c2:	4b1c      	ldr	r3, [pc, #112]	; (8008534 <xPortStartScheduler+0x134>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80084ca:	4a1a      	ldr	r2, [pc, #104]	; (8008534 <xPortStartScheduler+0x134>)
 80084cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	b2da      	uxtb	r2, r3
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80084d6:	4b18      	ldr	r3, [pc, #96]	; (8008538 <xPortStartScheduler+0x138>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a17      	ldr	r2, [pc, #92]	; (8008538 <xPortStartScheduler+0x138>)
 80084dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80084e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80084e2:	4b15      	ldr	r3, [pc, #84]	; (8008538 <xPortStartScheduler+0x138>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a14      	ldr	r2, [pc, #80]	; (8008538 <xPortStartScheduler+0x138>)
 80084e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80084ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80084ee:	f000 f8dd 	bl	80086ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80084f2:	4b12      	ldr	r3, [pc, #72]	; (800853c <xPortStartScheduler+0x13c>)
 80084f4:	2200      	movs	r2, #0
 80084f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80084f8:	f000 f8fc 	bl	80086f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80084fc:	4b10      	ldr	r3, [pc, #64]	; (8008540 <xPortStartScheduler+0x140>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a0f      	ldr	r2, [pc, #60]	; (8008540 <xPortStartScheduler+0x140>)
 8008502:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008506:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008508:	f7ff ff66 	bl	80083d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800850c:	f7fe fe48 	bl	80071a0 <vTaskSwitchContext>
	prvTaskExitError();
 8008510:	f7ff ff20 	bl	8008354 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	e000ed00 	.word	0xe000ed00
 8008524:	410fc271 	.word	0x410fc271
 8008528:	410fc270 	.word	0x410fc270
 800852c:	e000e400 	.word	0xe000e400
 8008530:	20000fa8 	.word	0x20000fa8
 8008534:	20000fac 	.word	0x20000fac
 8008538:	e000ed20 	.word	0xe000ed20
 800853c:	2000000c 	.word	0x2000000c
 8008540:	e000ef34 	.word	0xe000ef34

08008544 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
	__asm volatile
 800854a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800854e:	f383 8811 	msr	BASEPRI, r3
 8008552:	f3bf 8f6f 	isb	sy
 8008556:	f3bf 8f4f 	dsb	sy
 800855a:	607b      	str	r3, [r7, #4]
}
 800855c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800855e:	4b0f      	ldr	r3, [pc, #60]	; (800859c <vPortEnterCritical+0x58>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3301      	adds	r3, #1
 8008564:	4a0d      	ldr	r2, [pc, #52]	; (800859c <vPortEnterCritical+0x58>)
 8008566:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008568:	4b0c      	ldr	r3, [pc, #48]	; (800859c <vPortEnterCritical+0x58>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d10f      	bne.n	8008590 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008570:	4b0b      	ldr	r3, [pc, #44]	; (80085a0 <vPortEnterCritical+0x5c>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	b2db      	uxtb	r3, r3
 8008576:	2b00      	cmp	r3, #0
 8008578:	d00a      	beq.n	8008590 <vPortEnterCritical+0x4c>
	__asm volatile
 800857a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800857e:	f383 8811 	msr	BASEPRI, r3
 8008582:	f3bf 8f6f 	isb	sy
 8008586:	f3bf 8f4f 	dsb	sy
 800858a:	603b      	str	r3, [r7, #0]
}
 800858c:	bf00      	nop
 800858e:	e7fe      	b.n	800858e <vPortEnterCritical+0x4a>
	}
}
 8008590:	bf00      	nop
 8008592:	370c      	adds	r7, #12
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr
 800859c:	2000000c 	.word	0x2000000c
 80085a0:	e000ed04 	.word	0xe000ed04

080085a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80085aa:	4b12      	ldr	r3, [pc, #72]	; (80085f4 <vPortExitCritical+0x50>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10a      	bne.n	80085c8 <vPortExitCritical+0x24>
	__asm volatile
 80085b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b6:	f383 8811 	msr	BASEPRI, r3
 80085ba:	f3bf 8f6f 	isb	sy
 80085be:	f3bf 8f4f 	dsb	sy
 80085c2:	607b      	str	r3, [r7, #4]
}
 80085c4:	bf00      	nop
 80085c6:	e7fe      	b.n	80085c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80085c8:	4b0a      	ldr	r3, [pc, #40]	; (80085f4 <vPortExitCritical+0x50>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	4a09      	ldr	r2, [pc, #36]	; (80085f4 <vPortExitCritical+0x50>)
 80085d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80085d2:	4b08      	ldr	r3, [pc, #32]	; (80085f4 <vPortExitCritical+0x50>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d105      	bne.n	80085e6 <vPortExitCritical+0x42>
 80085da:	2300      	movs	r3, #0
 80085dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	f383 8811 	msr	BASEPRI, r3
}
 80085e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80085e6:	bf00      	nop
 80085e8:	370c      	adds	r7, #12
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr
 80085f2:	bf00      	nop
 80085f4:	2000000c 	.word	0x2000000c
	...

08008600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008600:	f3ef 8009 	mrs	r0, PSP
 8008604:	f3bf 8f6f 	isb	sy
 8008608:	4b15      	ldr	r3, [pc, #84]	; (8008660 <pxCurrentTCBConst>)
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	f01e 0f10 	tst.w	lr, #16
 8008610:	bf08      	it	eq
 8008612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800861a:	6010      	str	r0, [r2, #0]
 800861c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008620:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008624:	f380 8811 	msr	BASEPRI, r0
 8008628:	f3bf 8f4f 	dsb	sy
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f7fe fdb6 	bl	80071a0 <vTaskSwitchContext>
 8008634:	f04f 0000 	mov.w	r0, #0
 8008638:	f380 8811 	msr	BASEPRI, r0
 800863c:	bc09      	pop	{r0, r3}
 800863e:	6819      	ldr	r1, [r3, #0]
 8008640:	6808      	ldr	r0, [r1, #0]
 8008642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008646:	f01e 0f10 	tst.w	lr, #16
 800864a:	bf08      	it	eq
 800864c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008650:	f380 8809 	msr	PSP, r0
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	f3af 8000 	nop.w

08008660 <pxCurrentTCBConst>:
 8008660:	2000097c 	.word	0x2000097c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008664:	bf00      	nop
 8008666:	bf00      	nop

08008668 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
	__asm volatile
 800866e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008672:	f383 8811 	msr	BASEPRI, r3
 8008676:	f3bf 8f6f 	isb	sy
 800867a:	f3bf 8f4f 	dsb	sy
 800867e:	607b      	str	r3, [r7, #4]
}
 8008680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008682:	f7fe fcd3 	bl	800702c <xTaskIncrementTick>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d003      	beq.n	8008694 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800868c:	4b06      	ldr	r3, [pc, #24]	; (80086a8 <xPortSysTickHandler+0x40>)
 800868e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	2300      	movs	r3, #0
 8008696:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	f383 8811 	msr	BASEPRI, r3
}
 800869e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80086a0:	bf00      	nop
 80086a2:	3708      	adds	r7, #8
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	e000ed04 	.word	0xe000ed04

080086ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80086ac:	b480      	push	{r7}
 80086ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80086b0:	4b0b      	ldr	r3, [pc, #44]	; (80086e0 <vPortSetupTimerInterrupt+0x34>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80086b6:	4b0b      	ldr	r3, [pc, #44]	; (80086e4 <vPortSetupTimerInterrupt+0x38>)
 80086b8:	2200      	movs	r2, #0
 80086ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80086bc:	4b0a      	ldr	r3, [pc, #40]	; (80086e8 <vPortSetupTimerInterrupt+0x3c>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a0a      	ldr	r2, [pc, #40]	; (80086ec <vPortSetupTimerInterrupt+0x40>)
 80086c2:	fba2 2303 	umull	r2, r3, r2, r3
 80086c6:	099b      	lsrs	r3, r3, #6
 80086c8:	4a09      	ldr	r2, [pc, #36]	; (80086f0 <vPortSetupTimerInterrupt+0x44>)
 80086ca:	3b01      	subs	r3, #1
 80086cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80086ce:	4b04      	ldr	r3, [pc, #16]	; (80086e0 <vPortSetupTimerInterrupt+0x34>)
 80086d0:	2207      	movs	r2, #7
 80086d2:	601a      	str	r2, [r3, #0]
}
 80086d4:	bf00      	nop
 80086d6:	46bd      	mov	sp, r7
 80086d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086dc:	4770      	bx	lr
 80086de:	bf00      	nop
 80086e0:	e000e010 	.word	0xe000e010
 80086e4:	e000e018 	.word	0xe000e018
 80086e8:	20000000 	.word	0x20000000
 80086ec:	10624dd3 	.word	0x10624dd3
 80086f0:	e000e014 	.word	0xe000e014

080086f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80086f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008704 <vPortEnableVFP+0x10>
 80086f8:	6801      	ldr	r1, [r0, #0]
 80086fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086fe:	6001      	str	r1, [r0, #0]
 8008700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008702:	bf00      	nop
 8008704:	e000ed88 	.word	0xe000ed88

08008708 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008708:	b480      	push	{r7}
 800870a:	b085      	sub	sp, #20
 800870c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800870e:	f3ef 8305 	mrs	r3, IPSR
 8008712:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2b0f      	cmp	r3, #15
 8008718:	d914      	bls.n	8008744 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800871a:	4a17      	ldr	r2, [pc, #92]	; (8008778 <vPortValidateInterruptPriority+0x70>)
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	4413      	add	r3, r2
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008724:	4b15      	ldr	r3, [pc, #84]	; (800877c <vPortValidateInterruptPriority+0x74>)
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	7afa      	ldrb	r2, [r7, #11]
 800872a:	429a      	cmp	r2, r3
 800872c:	d20a      	bcs.n	8008744 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800872e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008732:	f383 8811 	msr	BASEPRI, r3
 8008736:	f3bf 8f6f 	isb	sy
 800873a:	f3bf 8f4f 	dsb	sy
 800873e:	607b      	str	r3, [r7, #4]
}
 8008740:	bf00      	nop
 8008742:	e7fe      	b.n	8008742 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008744:	4b0e      	ldr	r3, [pc, #56]	; (8008780 <vPortValidateInterruptPriority+0x78>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800874c:	4b0d      	ldr	r3, [pc, #52]	; (8008784 <vPortValidateInterruptPriority+0x7c>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	429a      	cmp	r2, r3
 8008752:	d90a      	bls.n	800876a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	603b      	str	r3, [r7, #0]
}
 8008766:	bf00      	nop
 8008768:	e7fe      	b.n	8008768 <vPortValidateInterruptPriority+0x60>
	}
 800876a:	bf00      	nop
 800876c:	3714      	adds	r7, #20
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr
 8008776:	bf00      	nop
 8008778:	e000e3f0 	.word	0xe000e3f0
 800877c:	20000fa8 	.word	0x20000fa8
 8008780:	e000ed0c 	.word	0xe000ed0c
 8008784:	20000fac 	.word	0x20000fac

08008788 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b08a      	sub	sp, #40	; 0x28
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008790:	2300      	movs	r3, #0
 8008792:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008794:	f7fe fb8e 	bl	8006eb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008798:	4b5b      	ldr	r3, [pc, #364]	; (8008908 <pvPortMalloc+0x180>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d101      	bne.n	80087a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80087a0:	f000 f920 	bl	80089e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80087a4:	4b59      	ldr	r3, [pc, #356]	; (800890c <pvPortMalloc+0x184>)
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4013      	ands	r3, r2
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f040 8093 	bne.w	80088d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d01d      	beq.n	80087f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80087b8:	2208      	movs	r2, #8
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4413      	add	r3, r2
 80087be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f003 0307 	and.w	r3, r3, #7
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d014      	beq.n	80087f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f023 0307 	bic.w	r3, r3, #7
 80087d0:	3308      	adds	r3, #8
 80087d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f003 0307 	and.w	r3, r3, #7
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00a      	beq.n	80087f4 <pvPortMalloc+0x6c>
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	617b      	str	r3, [r7, #20]
}
 80087f0:	bf00      	nop
 80087f2:	e7fe      	b.n	80087f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d06e      	beq.n	80088d8 <pvPortMalloc+0x150>
 80087fa:	4b45      	ldr	r3, [pc, #276]	; (8008910 <pvPortMalloc+0x188>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	687a      	ldr	r2, [r7, #4]
 8008800:	429a      	cmp	r2, r3
 8008802:	d869      	bhi.n	80088d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008804:	4b43      	ldr	r3, [pc, #268]	; (8008914 <pvPortMalloc+0x18c>)
 8008806:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008808:	4b42      	ldr	r3, [pc, #264]	; (8008914 <pvPortMalloc+0x18c>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800880e:	e004      	b.n	800881a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008812:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800881a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	429a      	cmp	r2, r3
 8008822:	d903      	bls.n	800882c <pvPortMalloc+0xa4>
 8008824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1f1      	bne.n	8008810 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800882c:	4b36      	ldr	r3, [pc, #216]	; (8008908 <pvPortMalloc+0x180>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008832:	429a      	cmp	r2, r3
 8008834:	d050      	beq.n	80088d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008836:	6a3b      	ldr	r3, [r7, #32]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2208      	movs	r2, #8
 800883c:	4413      	add	r3, r2
 800883e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	6a3b      	ldr	r3, [r7, #32]
 8008846:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884a:	685a      	ldr	r2, [r3, #4]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	1ad2      	subs	r2, r2, r3
 8008850:	2308      	movs	r3, #8
 8008852:	005b      	lsls	r3, r3, #1
 8008854:	429a      	cmp	r2, r3
 8008856:	d91f      	bls.n	8008898 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4413      	add	r3, r2
 800885e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008860:	69bb      	ldr	r3, [r7, #24]
 8008862:	f003 0307 	and.w	r3, r3, #7
 8008866:	2b00      	cmp	r3, #0
 8008868:	d00a      	beq.n	8008880 <pvPortMalloc+0xf8>
	__asm volatile
 800886a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886e:	f383 8811 	msr	BASEPRI, r3
 8008872:	f3bf 8f6f 	isb	sy
 8008876:	f3bf 8f4f 	dsb	sy
 800887a:	613b      	str	r3, [r7, #16]
}
 800887c:	bf00      	nop
 800887e:	e7fe      	b.n	800887e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008882:	685a      	ldr	r2, [r3, #4]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	1ad2      	subs	r2, r2, r3
 8008888:	69bb      	ldr	r3, [r7, #24]
 800888a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800888c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008892:	69b8      	ldr	r0, [r7, #24]
 8008894:	f000 f908 	bl	8008aa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008898:	4b1d      	ldr	r3, [pc, #116]	; (8008910 <pvPortMalloc+0x188>)
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	4a1b      	ldr	r2, [pc, #108]	; (8008910 <pvPortMalloc+0x188>)
 80088a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80088a6:	4b1a      	ldr	r3, [pc, #104]	; (8008910 <pvPortMalloc+0x188>)
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	4b1b      	ldr	r3, [pc, #108]	; (8008918 <pvPortMalloc+0x190>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d203      	bcs.n	80088ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80088b2:	4b17      	ldr	r3, [pc, #92]	; (8008910 <pvPortMalloc+0x188>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a18      	ldr	r2, [pc, #96]	; (8008918 <pvPortMalloc+0x190>)
 80088b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80088ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088bc:	685a      	ldr	r2, [r3, #4]
 80088be:	4b13      	ldr	r3, [pc, #76]	; (800890c <pvPortMalloc+0x184>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	431a      	orrs	r2, r3
 80088c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80088c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ca:	2200      	movs	r2, #0
 80088cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80088ce:	4b13      	ldr	r3, [pc, #76]	; (800891c <pvPortMalloc+0x194>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	3301      	adds	r3, #1
 80088d4:	4a11      	ldr	r2, [pc, #68]	; (800891c <pvPortMalloc+0x194>)
 80088d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80088d8:	f7fe fafa 	bl	8006ed0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80088dc:	69fb      	ldr	r3, [r7, #28]
 80088de:	f003 0307 	and.w	r3, r3, #7
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00a      	beq.n	80088fc <pvPortMalloc+0x174>
	__asm volatile
 80088e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	60fb      	str	r3, [r7, #12]
}
 80088f8:	bf00      	nop
 80088fa:	e7fe      	b.n	80088fa <pvPortMalloc+0x172>
	return pvReturn;
 80088fc:	69fb      	ldr	r3, [r7, #28]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3728      	adds	r7, #40	; 0x28
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	20001fa0 	.word	0x20001fa0
 800890c:	20001fb4 	.word	0x20001fb4
 8008910:	20001fa4 	.word	0x20001fa4
 8008914:	20001f98 	.word	0x20001f98
 8008918:	20001fa8 	.word	0x20001fa8
 800891c:	20001fac 	.word	0x20001fac

08008920 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d04d      	beq.n	80089ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008932:	2308      	movs	r3, #8
 8008934:	425b      	negs	r3, r3
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	4413      	add	r3, r2
 800893a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	4b24      	ldr	r3, [pc, #144]	; (80089d8 <vPortFree+0xb8>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4013      	ands	r3, r2
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10a      	bne.n	8008964 <vPortFree+0x44>
	__asm volatile
 800894e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008952:	f383 8811 	msr	BASEPRI, r3
 8008956:	f3bf 8f6f 	isb	sy
 800895a:	f3bf 8f4f 	dsb	sy
 800895e:	60fb      	str	r3, [r7, #12]
}
 8008960:	bf00      	nop
 8008962:	e7fe      	b.n	8008962 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d00a      	beq.n	8008982 <vPortFree+0x62>
	__asm volatile
 800896c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008970:	f383 8811 	msr	BASEPRI, r3
 8008974:	f3bf 8f6f 	isb	sy
 8008978:	f3bf 8f4f 	dsb	sy
 800897c:	60bb      	str	r3, [r7, #8]
}
 800897e:	bf00      	nop
 8008980:	e7fe      	b.n	8008980 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	685a      	ldr	r2, [r3, #4]
 8008986:	4b14      	ldr	r3, [pc, #80]	; (80089d8 <vPortFree+0xb8>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4013      	ands	r3, r2
 800898c:	2b00      	cmp	r3, #0
 800898e:	d01e      	beq.n	80089ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d11a      	bne.n	80089ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	685a      	ldr	r2, [r3, #4]
 800899c:	4b0e      	ldr	r3, [pc, #56]	; (80089d8 <vPortFree+0xb8>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	43db      	mvns	r3, r3
 80089a2:	401a      	ands	r2, r3
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80089a8:	f7fe fa84 	bl	8006eb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	685a      	ldr	r2, [r3, #4]
 80089b0:	4b0a      	ldr	r3, [pc, #40]	; (80089dc <vPortFree+0xbc>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4413      	add	r3, r2
 80089b6:	4a09      	ldr	r2, [pc, #36]	; (80089dc <vPortFree+0xbc>)
 80089b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089ba:	6938      	ldr	r0, [r7, #16]
 80089bc:	f000 f874 	bl	8008aa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80089c0:	4b07      	ldr	r3, [pc, #28]	; (80089e0 <vPortFree+0xc0>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3301      	adds	r3, #1
 80089c6:	4a06      	ldr	r2, [pc, #24]	; (80089e0 <vPortFree+0xc0>)
 80089c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80089ca:	f7fe fa81 	bl	8006ed0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80089ce:	bf00      	nop
 80089d0:	3718      	adds	r7, #24
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	20001fb4 	.word	0x20001fb4
 80089dc:	20001fa4 	.word	0x20001fa4
 80089e0:	20001fb0 	.word	0x20001fb0

080089e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80089e4:	b480      	push	{r7}
 80089e6:	b085      	sub	sp, #20
 80089e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80089ea:	f640 73e8 	movw	r3, #4072	; 0xfe8
 80089ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80089f0:	4b27      	ldr	r3, [pc, #156]	; (8008a90 <prvHeapInit+0xac>)
 80089f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f003 0307 	and.w	r3, r3, #7
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00c      	beq.n	8008a18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	3307      	adds	r3, #7
 8008a02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f023 0307 	bic.w	r3, r3, #7
 8008a0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a0c:	68ba      	ldr	r2, [r7, #8]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	1ad3      	subs	r3, r2, r3
 8008a12:	4a1f      	ldr	r2, [pc, #124]	; (8008a90 <prvHeapInit+0xac>)
 8008a14:	4413      	add	r3, r2
 8008a16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a1c:	4a1d      	ldr	r2, [pc, #116]	; (8008a94 <prvHeapInit+0xb0>)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a22:	4b1c      	ldr	r3, [pc, #112]	; (8008a94 <prvHeapInit+0xb0>)
 8008a24:	2200      	movs	r2, #0
 8008a26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	68ba      	ldr	r2, [r7, #8]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a30:	2208      	movs	r2, #8
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	1a9b      	subs	r3, r3, r2
 8008a36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f023 0307 	bic.w	r3, r3, #7
 8008a3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	4a15      	ldr	r2, [pc, #84]	; (8008a98 <prvHeapInit+0xb4>)
 8008a44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a46:	4b14      	ldr	r3, [pc, #80]	; (8008a98 <prvHeapInit+0xb4>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a4e:	4b12      	ldr	r3, [pc, #72]	; (8008a98 <prvHeapInit+0xb4>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	2200      	movs	r2, #0
 8008a54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	1ad2      	subs	r2, r2, r3
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008a64:	4b0c      	ldr	r3, [pc, #48]	; (8008a98 <prvHeapInit+0xb4>)
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	4a0a      	ldr	r2, [pc, #40]	; (8008a9c <prvHeapInit+0xb8>)
 8008a72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	4a09      	ldr	r2, [pc, #36]	; (8008aa0 <prvHeapInit+0xbc>)
 8008a7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008a7c:	4b09      	ldr	r3, [pc, #36]	; (8008aa4 <prvHeapInit+0xc0>)
 8008a7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008a82:	601a      	str	r2, [r3, #0]
}
 8008a84:	bf00      	nop
 8008a86:	3714      	adds	r7, #20
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr
 8008a90:	20000fb0 	.word	0x20000fb0
 8008a94:	20001f98 	.word	0x20001f98
 8008a98:	20001fa0 	.word	0x20001fa0
 8008a9c:	20001fa8 	.word	0x20001fa8
 8008aa0:	20001fa4 	.word	0x20001fa4
 8008aa4:	20001fb4 	.word	0x20001fb4

08008aa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b085      	sub	sp, #20
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ab0:	4b28      	ldr	r3, [pc, #160]	; (8008b54 <prvInsertBlockIntoFreeList+0xac>)
 8008ab2:	60fb      	str	r3, [r7, #12]
 8008ab4:	e002      	b.n	8008abc <prvInsertBlockIntoFreeList+0x14>
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	60fb      	str	r3, [r7, #12]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d8f7      	bhi.n	8008ab6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	68ba      	ldr	r2, [r7, #8]
 8008ad0:	4413      	add	r3, r2
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d108      	bne.n	8008aea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	685a      	ldr	r2, [r3, #4]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	441a      	add	r2, r3
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	441a      	add	r2, r3
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d118      	bne.n	8008b30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	4b15      	ldr	r3, [pc, #84]	; (8008b58 <prvInsertBlockIntoFreeList+0xb0>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d00d      	beq.n	8008b26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685a      	ldr	r2, [r3, #4]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	441a      	add	r2, r3
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	601a      	str	r2, [r3, #0]
 8008b24:	e008      	b.n	8008b38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b26:	4b0c      	ldr	r3, [pc, #48]	; (8008b58 <prvInsertBlockIntoFreeList+0xb0>)
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	601a      	str	r2, [r3, #0]
 8008b2e:	e003      	b.n	8008b38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d002      	beq.n	8008b46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b46:	bf00      	nop
 8008b48:	3714      	adds	r7, #20
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop
 8008b54:	20001f98 	.word	0x20001f98
 8008b58:	20001fa0 	.word	0x20001fa0

08008b5c <__errno>:
 8008b5c:	4b01      	ldr	r3, [pc, #4]	; (8008b64 <__errno+0x8>)
 8008b5e:	6818      	ldr	r0, [r3, #0]
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	20000010 	.word	0x20000010

08008b68 <std>:
 8008b68:	2300      	movs	r3, #0
 8008b6a:	b510      	push	{r4, lr}
 8008b6c:	4604      	mov	r4, r0
 8008b6e:	e9c0 3300 	strd	r3, r3, [r0]
 8008b72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b76:	6083      	str	r3, [r0, #8]
 8008b78:	8181      	strh	r1, [r0, #12]
 8008b7a:	6643      	str	r3, [r0, #100]	; 0x64
 8008b7c:	81c2      	strh	r2, [r0, #14]
 8008b7e:	6183      	str	r3, [r0, #24]
 8008b80:	4619      	mov	r1, r3
 8008b82:	2208      	movs	r2, #8
 8008b84:	305c      	adds	r0, #92	; 0x5c
 8008b86:	f000 f91a 	bl	8008dbe <memset>
 8008b8a:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <std+0x38>)
 8008b8c:	6263      	str	r3, [r4, #36]	; 0x24
 8008b8e:	4b05      	ldr	r3, [pc, #20]	; (8008ba4 <std+0x3c>)
 8008b90:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b92:	4b05      	ldr	r3, [pc, #20]	; (8008ba8 <std+0x40>)
 8008b94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b96:	4b05      	ldr	r3, [pc, #20]	; (8008bac <std+0x44>)
 8008b98:	6224      	str	r4, [r4, #32]
 8008b9a:	6323      	str	r3, [r4, #48]	; 0x30
 8008b9c:	bd10      	pop	{r4, pc}
 8008b9e:	bf00      	nop
 8008ba0:	0800988d 	.word	0x0800988d
 8008ba4:	080098af 	.word	0x080098af
 8008ba8:	080098e7 	.word	0x080098e7
 8008bac:	0800990b 	.word	0x0800990b

08008bb0 <_cleanup_r>:
 8008bb0:	4901      	ldr	r1, [pc, #4]	; (8008bb8 <_cleanup_r+0x8>)
 8008bb2:	f000 b8af 	b.w	8008d14 <_fwalk_reent>
 8008bb6:	bf00      	nop
 8008bb8:	0800a765 	.word	0x0800a765

08008bbc <__sfmoreglue>:
 8008bbc:	b570      	push	{r4, r5, r6, lr}
 8008bbe:	1e4a      	subs	r2, r1, #1
 8008bc0:	2568      	movs	r5, #104	; 0x68
 8008bc2:	4355      	muls	r5, r2
 8008bc4:	460e      	mov	r6, r1
 8008bc6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008bca:	f000 f901 	bl	8008dd0 <_malloc_r>
 8008bce:	4604      	mov	r4, r0
 8008bd0:	b140      	cbz	r0, 8008be4 <__sfmoreglue+0x28>
 8008bd2:	2100      	movs	r1, #0
 8008bd4:	e9c0 1600 	strd	r1, r6, [r0]
 8008bd8:	300c      	adds	r0, #12
 8008bda:	60a0      	str	r0, [r4, #8]
 8008bdc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008be0:	f000 f8ed 	bl	8008dbe <memset>
 8008be4:	4620      	mov	r0, r4
 8008be6:	bd70      	pop	{r4, r5, r6, pc}

08008be8 <__sfp_lock_acquire>:
 8008be8:	4801      	ldr	r0, [pc, #4]	; (8008bf0 <__sfp_lock_acquire+0x8>)
 8008bea:	f000 b8d8 	b.w	8008d9e <__retarget_lock_acquire_recursive>
 8008bee:	bf00      	nop
 8008bf0:	20002358 	.word	0x20002358

08008bf4 <__sfp_lock_release>:
 8008bf4:	4801      	ldr	r0, [pc, #4]	; (8008bfc <__sfp_lock_release+0x8>)
 8008bf6:	f000 b8d3 	b.w	8008da0 <__retarget_lock_release_recursive>
 8008bfa:	bf00      	nop
 8008bfc:	20002358 	.word	0x20002358

08008c00 <__sinit_lock_acquire>:
 8008c00:	4801      	ldr	r0, [pc, #4]	; (8008c08 <__sinit_lock_acquire+0x8>)
 8008c02:	f000 b8cc 	b.w	8008d9e <__retarget_lock_acquire_recursive>
 8008c06:	bf00      	nop
 8008c08:	20002353 	.word	0x20002353

08008c0c <__sinit_lock_release>:
 8008c0c:	4801      	ldr	r0, [pc, #4]	; (8008c14 <__sinit_lock_release+0x8>)
 8008c0e:	f000 b8c7 	b.w	8008da0 <__retarget_lock_release_recursive>
 8008c12:	bf00      	nop
 8008c14:	20002353 	.word	0x20002353

08008c18 <__sinit>:
 8008c18:	b510      	push	{r4, lr}
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	f7ff fff0 	bl	8008c00 <__sinit_lock_acquire>
 8008c20:	69a3      	ldr	r3, [r4, #24]
 8008c22:	b11b      	cbz	r3, 8008c2c <__sinit+0x14>
 8008c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c28:	f7ff bff0 	b.w	8008c0c <__sinit_lock_release>
 8008c2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008c30:	6523      	str	r3, [r4, #80]	; 0x50
 8008c32:	4b13      	ldr	r3, [pc, #76]	; (8008c80 <__sinit+0x68>)
 8008c34:	4a13      	ldr	r2, [pc, #76]	; (8008c84 <__sinit+0x6c>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	62a2      	str	r2, [r4, #40]	; 0x28
 8008c3a:	42a3      	cmp	r3, r4
 8008c3c:	bf04      	itt	eq
 8008c3e:	2301      	moveq	r3, #1
 8008c40:	61a3      	streq	r3, [r4, #24]
 8008c42:	4620      	mov	r0, r4
 8008c44:	f000 f820 	bl	8008c88 <__sfp>
 8008c48:	6060      	str	r0, [r4, #4]
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	f000 f81c 	bl	8008c88 <__sfp>
 8008c50:	60a0      	str	r0, [r4, #8]
 8008c52:	4620      	mov	r0, r4
 8008c54:	f000 f818 	bl	8008c88 <__sfp>
 8008c58:	2200      	movs	r2, #0
 8008c5a:	60e0      	str	r0, [r4, #12]
 8008c5c:	2104      	movs	r1, #4
 8008c5e:	6860      	ldr	r0, [r4, #4]
 8008c60:	f7ff ff82 	bl	8008b68 <std>
 8008c64:	68a0      	ldr	r0, [r4, #8]
 8008c66:	2201      	movs	r2, #1
 8008c68:	2109      	movs	r1, #9
 8008c6a:	f7ff ff7d 	bl	8008b68 <std>
 8008c6e:	68e0      	ldr	r0, [r4, #12]
 8008c70:	2202      	movs	r2, #2
 8008c72:	2112      	movs	r1, #18
 8008c74:	f7ff ff78 	bl	8008b68 <std>
 8008c78:	2301      	movs	r3, #1
 8008c7a:	61a3      	str	r3, [r4, #24]
 8008c7c:	e7d2      	b.n	8008c24 <__sinit+0xc>
 8008c7e:	bf00      	nop
 8008c80:	0800bbac 	.word	0x0800bbac
 8008c84:	08008bb1 	.word	0x08008bb1

08008c88 <__sfp>:
 8008c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c8a:	4607      	mov	r7, r0
 8008c8c:	f7ff ffac 	bl	8008be8 <__sfp_lock_acquire>
 8008c90:	4b1e      	ldr	r3, [pc, #120]	; (8008d0c <__sfp+0x84>)
 8008c92:	681e      	ldr	r6, [r3, #0]
 8008c94:	69b3      	ldr	r3, [r6, #24]
 8008c96:	b913      	cbnz	r3, 8008c9e <__sfp+0x16>
 8008c98:	4630      	mov	r0, r6
 8008c9a:	f7ff ffbd 	bl	8008c18 <__sinit>
 8008c9e:	3648      	adds	r6, #72	; 0x48
 8008ca0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ca4:	3b01      	subs	r3, #1
 8008ca6:	d503      	bpl.n	8008cb0 <__sfp+0x28>
 8008ca8:	6833      	ldr	r3, [r6, #0]
 8008caa:	b30b      	cbz	r3, 8008cf0 <__sfp+0x68>
 8008cac:	6836      	ldr	r6, [r6, #0]
 8008cae:	e7f7      	b.n	8008ca0 <__sfp+0x18>
 8008cb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008cb4:	b9d5      	cbnz	r5, 8008cec <__sfp+0x64>
 8008cb6:	4b16      	ldr	r3, [pc, #88]	; (8008d10 <__sfp+0x88>)
 8008cb8:	60e3      	str	r3, [r4, #12]
 8008cba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008cbe:	6665      	str	r5, [r4, #100]	; 0x64
 8008cc0:	f000 f86c 	bl	8008d9c <__retarget_lock_init_recursive>
 8008cc4:	f7ff ff96 	bl	8008bf4 <__sfp_lock_release>
 8008cc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ccc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008cd0:	6025      	str	r5, [r4, #0]
 8008cd2:	61a5      	str	r5, [r4, #24]
 8008cd4:	2208      	movs	r2, #8
 8008cd6:	4629      	mov	r1, r5
 8008cd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008cdc:	f000 f86f 	bl	8008dbe <memset>
 8008ce0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ce4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008ce8:	4620      	mov	r0, r4
 8008cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cec:	3468      	adds	r4, #104	; 0x68
 8008cee:	e7d9      	b.n	8008ca4 <__sfp+0x1c>
 8008cf0:	2104      	movs	r1, #4
 8008cf2:	4638      	mov	r0, r7
 8008cf4:	f7ff ff62 	bl	8008bbc <__sfmoreglue>
 8008cf8:	4604      	mov	r4, r0
 8008cfa:	6030      	str	r0, [r6, #0]
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	d1d5      	bne.n	8008cac <__sfp+0x24>
 8008d00:	f7ff ff78 	bl	8008bf4 <__sfp_lock_release>
 8008d04:	230c      	movs	r3, #12
 8008d06:	603b      	str	r3, [r7, #0]
 8008d08:	e7ee      	b.n	8008ce8 <__sfp+0x60>
 8008d0a:	bf00      	nop
 8008d0c:	0800bbac 	.word	0x0800bbac
 8008d10:	ffff0001 	.word	0xffff0001

08008d14 <_fwalk_reent>:
 8008d14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d18:	4606      	mov	r6, r0
 8008d1a:	4688      	mov	r8, r1
 8008d1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d20:	2700      	movs	r7, #0
 8008d22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d26:	f1b9 0901 	subs.w	r9, r9, #1
 8008d2a:	d505      	bpl.n	8008d38 <_fwalk_reent+0x24>
 8008d2c:	6824      	ldr	r4, [r4, #0]
 8008d2e:	2c00      	cmp	r4, #0
 8008d30:	d1f7      	bne.n	8008d22 <_fwalk_reent+0xe>
 8008d32:	4638      	mov	r0, r7
 8008d34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d38:	89ab      	ldrh	r3, [r5, #12]
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d907      	bls.n	8008d4e <_fwalk_reent+0x3a>
 8008d3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d42:	3301      	adds	r3, #1
 8008d44:	d003      	beq.n	8008d4e <_fwalk_reent+0x3a>
 8008d46:	4629      	mov	r1, r5
 8008d48:	4630      	mov	r0, r6
 8008d4a:	47c0      	blx	r8
 8008d4c:	4307      	orrs	r7, r0
 8008d4e:	3568      	adds	r5, #104	; 0x68
 8008d50:	e7e9      	b.n	8008d26 <_fwalk_reent+0x12>
	...

08008d54 <__libc_init_array>:
 8008d54:	b570      	push	{r4, r5, r6, lr}
 8008d56:	4d0d      	ldr	r5, [pc, #52]	; (8008d8c <__libc_init_array+0x38>)
 8008d58:	4c0d      	ldr	r4, [pc, #52]	; (8008d90 <__libc_init_array+0x3c>)
 8008d5a:	1b64      	subs	r4, r4, r5
 8008d5c:	10a4      	asrs	r4, r4, #2
 8008d5e:	2600      	movs	r6, #0
 8008d60:	42a6      	cmp	r6, r4
 8008d62:	d109      	bne.n	8008d78 <__libc_init_array+0x24>
 8008d64:	4d0b      	ldr	r5, [pc, #44]	; (8008d94 <__libc_init_array+0x40>)
 8008d66:	4c0c      	ldr	r4, [pc, #48]	; (8008d98 <__libc_init_array+0x44>)
 8008d68:	f002 fe32 	bl	800b9d0 <_init>
 8008d6c:	1b64      	subs	r4, r4, r5
 8008d6e:	10a4      	asrs	r4, r4, #2
 8008d70:	2600      	movs	r6, #0
 8008d72:	42a6      	cmp	r6, r4
 8008d74:	d105      	bne.n	8008d82 <__libc_init_array+0x2e>
 8008d76:	bd70      	pop	{r4, r5, r6, pc}
 8008d78:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d7c:	4798      	blx	r3
 8008d7e:	3601      	adds	r6, #1
 8008d80:	e7ee      	b.n	8008d60 <__libc_init_array+0xc>
 8008d82:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d86:	4798      	blx	r3
 8008d88:	3601      	adds	r6, #1
 8008d8a:	e7f2      	b.n	8008d72 <__libc_init_array+0x1e>
 8008d8c:	0800bf34 	.word	0x0800bf34
 8008d90:	0800bf34 	.word	0x0800bf34
 8008d94:	0800bf34 	.word	0x0800bf34
 8008d98:	0800bf38 	.word	0x0800bf38

08008d9c <__retarget_lock_init_recursive>:
 8008d9c:	4770      	bx	lr

08008d9e <__retarget_lock_acquire_recursive>:
 8008d9e:	4770      	bx	lr

08008da0 <__retarget_lock_release_recursive>:
 8008da0:	4770      	bx	lr

08008da2 <memcpy>:
 8008da2:	440a      	add	r2, r1
 8008da4:	4291      	cmp	r1, r2
 8008da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8008daa:	d100      	bne.n	8008dae <memcpy+0xc>
 8008dac:	4770      	bx	lr
 8008dae:	b510      	push	{r4, lr}
 8008db0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008db4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008db8:	4291      	cmp	r1, r2
 8008dba:	d1f9      	bne.n	8008db0 <memcpy+0xe>
 8008dbc:	bd10      	pop	{r4, pc}

08008dbe <memset>:
 8008dbe:	4402      	add	r2, r0
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d100      	bne.n	8008dc8 <memset+0xa>
 8008dc6:	4770      	bx	lr
 8008dc8:	f803 1b01 	strb.w	r1, [r3], #1
 8008dcc:	e7f9      	b.n	8008dc2 <memset+0x4>
	...

08008dd0 <_malloc_r>:
 8008dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd2:	1ccd      	adds	r5, r1, #3
 8008dd4:	f025 0503 	bic.w	r5, r5, #3
 8008dd8:	3508      	adds	r5, #8
 8008dda:	2d0c      	cmp	r5, #12
 8008ddc:	bf38      	it	cc
 8008dde:	250c      	movcc	r5, #12
 8008de0:	2d00      	cmp	r5, #0
 8008de2:	4606      	mov	r6, r0
 8008de4:	db01      	blt.n	8008dea <_malloc_r+0x1a>
 8008de6:	42a9      	cmp	r1, r5
 8008de8:	d903      	bls.n	8008df2 <_malloc_r+0x22>
 8008dea:	230c      	movs	r3, #12
 8008dec:	6033      	str	r3, [r6, #0]
 8008dee:	2000      	movs	r0, #0
 8008df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008df2:	f001 fd11 	bl	800a818 <__malloc_lock>
 8008df6:	4921      	ldr	r1, [pc, #132]	; (8008e7c <_malloc_r+0xac>)
 8008df8:	680a      	ldr	r2, [r1, #0]
 8008dfa:	4614      	mov	r4, r2
 8008dfc:	b99c      	cbnz	r4, 8008e26 <_malloc_r+0x56>
 8008dfe:	4f20      	ldr	r7, [pc, #128]	; (8008e80 <_malloc_r+0xb0>)
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	b923      	cbnz	r3, 8008e0e <_malloc_r+0x3e>
 8008e04:	4621      	mov	r1, r4
 8008e06:	4630      	mov	r0, r6
 8008e08:	f000 fd10 	bl	800982c <_sbrk_r>
 8008e0c:	6038      	str	r0, [r7, #0]
 8008e0e:	4629      	mov	r1, r5
 8008e10:	4630      	mov	r0, r6
 8008e12:	f000 fd0b 	bl	800982c <_sbrk_r>
 8008e16:	1c43      	adds	r3, r0, #1
 8008e18:	d123      	bne.n	8008e62 <_malloc_r+0x92>
 8008e1a:	230c      	movs	r3, #12
 8008e1c:	6033      	str	r3, [r6, #0]
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f001 fd00 	bl	800a824 <__malloc_unlock>
 8008e24:	e7e3      	b.n	8008dee <_malloc_r+0x1e>
 8008e26:	6823      	ldr	r3, [r4, #0]
 8008e28:	1b5b      	subs	r3, r3, r5
 8008e2a:	d417      	bmi.n	8008e5c <_malloc_r+0x8c>
 8008e2c:	2b0b      	cmp	r3, #11
 8008e2e:	d903      	bls.n	8008e38 <_malloc_r+0x68>
 8008e30:	6023      	str	r3, [r4, #0]
 8008e32:	441c      	add	r4, r3
 8008e34:	6025      	str	r5, [r4, #0]
 8008e36:	e004      	b.n	8008e42 <_malloc_r+0x72>
 8008e38:	6863      	ldr	r3, [r4, #4]
 8008e3a:	42a2      	cmp	r2, r4
 8008e3c:	bf0c      	ite	eq
 8008e3e:	600b      	streq	r3, [r1, #0]
 8008e40:	6053      	strne	r3, [r2, #4]
 8008e42:	4630      	mov	r0, r6
 8008e44:	f001 fcee 	bl	800a824 <__malloc_unlock>
 8008e48:	f104 000b 	add.w	r0, r4, #11
 8008e4c:	1d23      	adds	r3, r4, #4
 8008e4e:	f020 0007 	bic.w	r0, r0, #7
 8008e52:	1ac2      	subs	r2, r0, r3
 8008e54:	d0cc      	beq.n	8008df0 <_malloc_r+0x20>
 8008e56:	1a1b      	subs	r3, r3, r0
 8008e58:	50a3      	str	r3, [r4, r2]
 8008e5a:	e7c9      	b.n	8008df0 <_malloc_r+0x20>
 8008e5c:	4622      	mov	r2, r4
 8008e5e:	6864      	ldr	r4, [r4, #4]
 8008e60:	e7cc      	b.n	8008dfc <_malloc_r+0x2c>
 8008e62:	1cc4      	adds	r4, r0, #3
 8008e64:	f024 0403 	bic.w	r4, r4, #3
 8008e68:	42a0      	cmp	r0, r4
 8008e6a:	d0e3      	beq.n	8008e34 <_malloc_r+0x64>
 8008e6c:	1a21      	subs	r1, r4, r0
 8008e6e:	4630      	mov	r0, r6
 8008e70:	f000 fcdc 	bl	800982c <_sbrk_r>
 8008e74:	3001      	adds	r0, #1
 8008e76:	d1dd      	bne.n	8008e34 <_malloc_r+0x64>
 8008e78:	e7cf      	b.n	8008e1a <_malloc_r+0x4a>
 8008e7a:	bf00      	nop
 8008e7c:	20001fb8 	.word	0x20001fb8
 8008e80:	20001fbc 	.word	0x20001fbc

08008e84 <__cvt>:
 8008e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e88:	ec55 4b10 	vmov	r4, r5, d0
 8008e8c:	2d00      	cmp	r5, #0
 8008e8e:	460e      	mov	r6, r1
 8008e90:	4619      	mov	r1, r3
 8008e92:	462b      	mov	r3, r5
 8008e94:	bfbb      	ittet	lt
 8008e96:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008e9a:	461d      	movlt	r5, r3
 8008e9c:	2300      	movge	r3, #0
 8008e9e:	232d      	movlt	r3, #45	; 0x2d
 8008ea0:	700b      	strb	r3, [r1, #0]
 8008ea2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ea4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008ea8:	4691      	mov	r9, r2
 8008eaa:	f023 0820 	bic.w	r8, r3, #32
 8008eae:	bfbc      	itt	lt
 8008eb0:	4622      	movlt	r2, r4
 8008eb2:	4614      	movlt	r4, r2
 8008eb4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008eb8:	d005      	beq.n	8008ec6 <__cvt+0x42>
 8008eba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008ebe:	d100      	bne.n	8008ec2 <__cvt+0x3e>
 8008ec0:	3601      	adds	r6, #1
 8008ec2:	2102      	movs	r1, #2
 8008ec4:	e000      	b.n	8008ec8 <__cvt+0x44>
 8008ec6:	2103      	movs	r1, #3
 8008ec8:	ab03      	add	r3, sp, #12
 8008eca:	9301      	str	r3, [sp, #4]
 8008ecc:	ab02      	add	r3, sp, #8
 8008ece:	9300      	str	r3, [sp, #0]
 8008ed0:	ec45 4b10 	vmov	d0, r4, r5
 8008ed4:	4653      	mov	r3, sl
 8008ed6:	4632      	mov	r2, r6
 8008ed8:	f000 fdd2 	bl	8009a80 <_dtoa_r>
 8008edc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008ee0:	4607      	mov	r7, r0
 8008ee2:	d102      	bne.n	8008eea <__cvt+0x66>
 8008ee4:	f019 0f01 	tst.w	r9, #1
 8008ee8:	d022      	beq.n	8008f30 <__cvt+0xac>
 8008eea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008eee:	eb07 0906 	add.w	r9, r7, r6
 8008ef2:	d110      	bne.n	8008f16 <__cvt+0x92>
 8008ef4:	783b      	ldrb	r3, [r7, #0]
 8008ef6:	2b30      	cmp	r3, #48	; 0x30
 8008ef8:	d10a      	bne.n	8008f10 <__cvt+0x8c>
 8008efa:	2200      	movs	r2, #0
 8008efc:	2300      	movs	r3, #0
 8008efe:	4620      	mov	r0, r4
 8008f00:	4629      	mov	r1, r5
 8008f02:	f7f7 fe09 	bl	8000b18 <__aeabi_dcmpeq>
 8008f06:	b918      	cbnz	r0, 8008f10 <__cvt+0x8c>
 8008f08:	f1c6 0601 	rsb	r6, r6, #1
 8008f0c:	f8ca 6000 	str.w	r6, [sl]
 8008f10:	f8da 3000 	ldr.w	r3, [sl]
 8008f14:	4499      	add	r9, r3
 8008f16:	2200      	movs	r2, #0
 8008f18:	2300      	movs	r3, #0
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	4629      	mov	r1, r5
 8008f1e:	f7f7 fdfb 	bl	8000b18 <__aeabi_dcmpeq>
 8008f22:	b108      	cbz	r0, 8008f28 <__cvt+0xa4>
 8008f24:	f8cd 900c 	str.w	r9, [sp, #12]
 8008f28:	2230      	movs	r2, #48	; 0x30
 8008f2a:	9b03      	ldr	r3, [sp, #12]
 8008f2c:	454b      	cmp	r3, r9
 8008f2e:	d307      	bcc.n	8008f40 <__cvt+0xbc>
 8008f30:	9b03      	ldr	r3, [sp, #12]
 8008f32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f34:	1bdb      	subs	r3, r3, r7
 8008f36:	4638      	mov	r0, r7
 8008f38:	6013      	str	r3, [r2, #0]
 8008f3a:	b004      	add	sp, #16
 8008f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f40:	1c59      	adds	r1, r3, #1
 8008f42:	9103      	str	r1, [sp, #12]
 8008f44:	701a      	strb	r2, [r3, #0]
 8008f46:	e7f0      	b.n	8008f2a <__cvt+0xa6>

08008f48 <__exponent>:
 8008f48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	2900      	cmp	r1, #0
 8008f4e:	bfb8      	it	lt
 8008f50:	4249      	neglt	r1, r1
 8008f52:	f803 2b02 	strb.w	r2, [r3], #2
 8008f56:	bfb4      	ite	lt
 8008f58:	222d      	movlt	r2, #45	; 0x2d
 8008f5a:	222b      	movge	r2, #43	; 0x2b
 8008f5c:	2909      	cmp	r1, #9
 8008f5e:	7042      	strb	r2, [r0, #1]
 8008f60:	dd2a      	ble.n	8008fb8 <__exponent+0x70>
 8008f62:	f10d 0407 	add.w	r4, sp, #7
 8008f66:	46a4      	mov	ip, r4
 8008f68:	270a      	movs	r7, #10
 8008f6a:	46a6      	mov	lr, r4
 8008f6c:	460a      	mov	r2, r1
 8008f6e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008f72:	fb07 1516 	mls	r5, r7, r6, r1
 8008f76:	3530      	adds	r5, #48	; 0x30
 8008f78:	2a63      	cmp	r2, #99	; 0x63
 8008f7a:	f104 34ff 	add.w	r4, r4, #4294967295
 8008f7e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008f82:	4631      	mov	r1, r6
 8008f84:	dcf1      	bgt.n	8008f6a <__exponent+0x22>
 8008f86:	3130      	adds	r1, #48	; 0x30
 8008f88:	f1ae 0502 	sub.w	r5, lr, #2
 8008f8c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008f90:	1c44      	adds	r4, r0, #1
 8008f92:	4629      	mov	r1, r5
 8008f94:	4561      	cmp	r1, ip
 8008f96:	d30a      	bcc.n	8008fae <__exponent+0x66>
 8008f98:	f10d 0209 	add.w	r2, sp, #9
 8008f9c:	eba2 020e 	sub.w	r2, r2, lr
 8008fa0:	4565      	cmp	r5, ip
 8008fa2:	bf88      	it	hi
 8008fa4:	2200      	movhi	r2, #0
 8008fa6:	4413      	add	r3, r2
 8008fa8:	1a18      	subs	r0, r3, r0
 8008faa:	b003      	add	sp, #12
 8008fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fb2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008fb6:	e7ed      	b.n	8008f94 <__exponent+0x4c>
 8008fb8:	2330      	movs	r3, #48	; 0x30
 8008fba:	3130      	adds	r1, #48	; 0x30
 8008fbc:	7083      	strb	r3, [r0, #2]
 8008fbe:	70c1      	strb	r1, [r0, #3]
 8008fc0:	1d03      	adds	r3, r0, #4
 8008fc2:	e7f1      	b.n	8008fa8 <__exponent+0x60>

08008fc4 <_printf_float>:
 8008fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc8:	ed2d 8b02 	vpush	{d8}
 8008fcc:	b08d      	sub	sp, #52	; 0x34
 8008fce:	460c      	mov	r4, r1
 8008fd0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008fd4:	4616      	mov	r6, r2
 8008fd6:	461f      	mov	r7, r3
 8008fd8:	4605      	mov	r5, r0
 8008fda:	f001 fbff 	bl	800a7dc <_localeconv_r>
 8008fde:	f8d0 a000 	ldr.w	sl, [r0]
 8008fe2:	4650      	mov	r0, sl
 8008fe4:	f7f7 f91c 	bl	8000220 <strlen>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	930a      	str	r3, [sp, #40]	; 0x28
 8008fec:	6823      	ldr	r3, [r4, #0]
 8008fee:	9305      	str	r3, [sp, #20]
 8008ff0:	f8d8 3000 	ldr.w	r3, [r8]
 8008ff4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008ff8:	3307      	adds	r3, #7
 8008ffa:	f023 0307 	bic.w	r3, r3, #7
 8008ffe:	f103 0208 	add.w	r2, r3, #8
 8009002:	f8c8 2000 	str.w	r2, [r8]
 8009006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800900a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800900e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009012:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009016:	9307      	str	r3, [sp, #28]
 8009018:	f8cd 8018 	str.w	r8, [sp, #24]
 800901c:	ee08 0a10 	vmov	s16, r0
 8009020:	4b9f      	ldr	r3, [pc, #636]	; (80092a0 <_printf_float+0x2dc>)
 8009022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009026:	f04f 32ff 	mov.w	r2, #4294967295
 800902a:	f7f7 fda7 	bl	8000b7c <__aeabi_dcmpun>
 800902e:	bb88      	cbnz	r0, 8009094 <_printf_float+0xd0>
 8009030:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009034:	4b9a      	ldr	r3, [pc, #616]	; (80092a0 <_printf_float+0x2dc>)
 8009036:	f04f 32ff 	mov.w	r2, #4294967295
 800903a:	f7f7 fd81 	bl	8000b40 <__aeabi_dcmple>
 800903e:	bb48      	cbnz	r0, 8009094 <_printf_float+0xd0>
 8009040:	2200      	movs	r2, #0
 8009042:	2300      	movs	r3, #0
 8009044:	4640      	mov	r0, r8
 8009046:	4649      	mov	r1, r9
 8009048:	f7f7 fd70 	bl	8000b2c <__aeabi_dcmplt>
 800904c:	b110      	cbz	r0, 8009054 <_printf_float+0x90>
 800904e:	232d      	movs	r3, #45	; 0x2d
 8009050:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009054:	4b93      	ldr	r3, [pc, #588]	; (80092a4 <_printf_float+0x2e0>)
 8009056:	4894      	ldr	r0, [pc, #592]	; (80092a8 <_printf_float+0x2e4>)
 8009058:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800905c:	bf94      	ite	ls
 800905e:	4698      	movls	r8, r3
 8009060:	4680      	movhi	r8, r0
 8009062:	2303      	movs	r3, #3
 8009064:	6123      	str	r3, [r4, #16]
 8009066:	9b05      	ldr	r3, [sp, #20]
 8009068:	f023 0204 	bic.w	r2, r3, #4
 800906c:	6022      	str	r2, [r4, #0]
 800906e:	f04f 0900 	mov.w	r9, #0
 8009072:	9700      	str	r7, [sp, #0]
 8009074:	4633      	mov	r3, r6
 8009076:	aa0b      	add	r2, sp, #44	; 0x2c
 8009078:	4621      	mov	r1, r4
 800907a:	4628      	mov	r0, r5
 800907c:	f000 f9d8 	bl	8009430 <_printf_common>
 8009080:	3001      	adds	r0, #1
 8009082:	f040 8090 	bne.w	80091a6 <_printf_float+0x1e2>
 8009086:	f04f 30ff 	mov.w	r0, #4294967295
 800908a:	b00d      	add	sp, #52	; 0x34
 800908c:	ecbd 8b02 	vpop	{d8}
 8009090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009094:	4642      	mov	r2, r8
 8009096:	464b      	mov	r3, r9
 8009098:	4640      	mov	r0, r8
 800909a:	4649      	mov	r1, r9
 800909c:	f7f7 fd6e 	bl	8000b7c <__aeabi_dcmpun>
 80090a0:	b140      	cbz	r0, 80090b4 <_printf_float+0xf0>
 80090a2:	464b      	mov	r3, r9
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	bfbc      	itt	lt
 80090a8:	232d      	movlt	r3, #45	; 0x2d
 80090aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80090ae:	487f      	ldr	r0, [pc, #508]	; (80092ac <_printf_float+0x2e8>)
 80090b0:	4b7f      	ldr	r3, [pc, #508]	; (80092b0 <_printf_float+0x2ec>)
 80090b2:	e7d1      	b.n	8009058 <_printf_float+0x94>
 80090b4:	6863      	ldr	r3, [r4, #4]
 80090b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80090ba:	9206      	str	r2, [sp, #24]
 80090bc:	1c5a      	adds	r2, r3, #1
 80090be:	d13f      	bne.n	8009140 <_printf_float+0x17c>
 80090c0:	2306      	movs	r3, #6
 80090c2:	6063      	str	r3, [r4, #4]
 80090c4:	9b05      	ldr	r3, [sp, #20]
 80090c6:	6861      	ldr	r1, [r4, #4]
 80090c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80090cc:	2300      	movs	r3, #0
 80090ce:	9303      	str	r3, [sp, #12]
 80090d0:	ab0a      	add	r3, sp, #40	; 0x28
 80090d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80090d6:	ab09      	add	r3, sp, #36	; 0x24
 80090d8:	ec49 8b10 	vmov	d0, r8, r9
 80090dc:	9300      	str	r3, [sp, #0]
 80090de:	6022      	str	r2, [r4, #0]
 80090e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80090e4:	4628      	mov	r0, r5
 80090e6:	f7ff fecd 	bl	8008e84 <__cvt>
 80090ea:	9b06      	ldr	r3, [sp, #24]
 80090ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090ee:	2b47      	cmp	r3, #71	; 0x47
 80090f0:	4680      	mov	r8, r0
 80090f2:	d108      	bne.n	8009106 <_printf_float+0x142>
 80090f4:	1cc8      	adds	r0, r1, #3
 80090f6:	db02      	blt.n	80090fe <_printf_float+0x13a>
 80090f8:	6863      	ldr	r3, [r4, #4]
 80090fa:	4299      	cmp	r1, r3
 80090fc:	dd41      	ble.n	8009182 <_printf_float+0x1be>
 80090fe:	f1ab 0b02 	sub.w	fp, fp, #2
 8009102:	fa5f fb8b 	uxtb.w	fp, fp
 8009106:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800910a:	d820      	bhi.n	800914e <_printf_float+0x18a>
 800910c:	3901      	subs	r1, #1
 800910e:	465a      	mov	r2, fp
 8009110:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009114:	9109      	str	r1, [sp, #36]	; 0x24
 8009116:	f7ff ff17 	bl	8008f48 <__exponent>
 800911a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800911c:	1813      	adds	r3, r2, r0
 800911e:	2a01      	cmp	r2, #1
 8009120:	4681      	mov	r9, r0
 8009122:	6123      	str	r3, [r4, #16]
 8009124:	dc02      	bgt.n	800912c <_printf_float+0x168>
 8009126:	6822      	ldr	r2, [r4, #0]
 8009128:	07d2      	lsls	r2, r2, #31
 800912a:	d501      	bpl.n	8009130 <_printf_float+0x16c>
 800912c:	3301      	adds	r3, #1
 800912e:	6123      	str	r3, [r4, #16]
 8009130:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009134:	2b00      	cmp	r3, #0
 8009136:	d09c      	beq.n	8009072 <_printf_float+0xae>
 8009138:	232d      	movs	r3, #45	; 0x2d
 800913a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800913e:	e798      	b.n	8009072 <_printf_float+0xae>
 8009140:	9a06      	ldr	r2, [sp, #24]
 8009142:	2a47      	cmp	r2, #71	; 0x47
 8009144:	d1be      	bne.n	80090c4 <_printf_float+0x100>
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1bc      	bne.n	80090c4 <_printf_float+0x100>
 800914a:	2301      	movs	r3, #1
 800914c:	e7b9      	b.n	80090c2 <_printf_float+0xfe>
 800914e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009152:	d118      	bne.n	8009186 <_printf_float+0x1c2>
 8009154:	2900      	cmp	r1, #0
 8009156:	6863      	ldr	r3, [r4, #4]
 8009158:	dd0b      	ble.n	8009172 <_printf_float+0x1ae>
 800915a:	6121      	str	r1, [r4, #16]
 800915c:	b913      	cbnz	r3, 8009164 <_printf_float+0x1a0>
 800915e:	6822      	ldr	r2, [r4, #0]
 8009160:	07d0      	lsls	r0, r2, #31
 8009162:	d502      	bpl.n	800916a <_printf_float+0x1a6>
 8009164:	3301      	adds	r3, #1
 8009166:	440b      	add	r3, r1
 8009168:	6123      	str	r3, [r4, #16]
 800916a:	65a1      	str	r1, [r4, #88]	; 0x58
 800916c:	f04f 0900 	mov.w	r9, #0
 8009170:	e7de      	b.n	8009130 <_printf_float+0x16c>
 8009172:	b913      	cbnz	r3, 800917a <_printf_float+0x1b6>
 8009174:	6822      	ldr	r2, [r4, #0]
 8009176:	07d2      	lsls	r2, r2, #31
 8009178:	d501      	bpl.n	800917e <_printf_float+0x1ba>
 800917a:	3302      	adds	r3, #2
 800917c:	e7f4      	b.n	8009168 <_printf_float+0x1a4>
 800917e:	2301      	movs	r3, #1
 8009180:	e7f2      	b.n	8009168 <_printf_float+0x1a4>
 8009182:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009188:	4299      	cmp	r1, r3
 800918a:	db05      	blt.n	8009198 <_printf_float+0x1d4>
 800918c:	6823      	ldr	r3, [r4, #0]
 800918e:	6121      	str	r1, [r4, #16]
 8009190:	07d8      	lsls	r0, r3, #31
 8009192:	d5ea      	bpl.n	800916a <_printf_float+0x1a6>
 8009194:	1c4b      	adds	r3, r1, #1
 8009196:	e7e7      	b.n	8009168 <_printf_float+0x1a4>
 8009198:	2900      	cmp	r1, #0
 800919a:	bfd4      	ite	le
 800919c:	f1c1 0202 	rsble	r2, r1, #2
 80091a0:	2201      	movgt	r2, #1
 80091a2:	4413      	add	r3, r2
 80091a4:	e7e0      	b.n	8009168 <_printf_float+0x1a4>
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	055a      	lsls	r2, r3, #21
 80091aa:	d407      	bmi.n	80091bc <_printf_float+0x1f8>
 80091ac:	6923      	ldr	r3, [r4, #16]
 80091ae:	4642      	mov	r2, r8
 80091b0:	4631      	mov	r1, r6
 80091b2:	4628      	mov	r0, r5
 80091b4:	47b8      	blx	r7
 80091b6:	3001      	adds	r0, #1
 80091b8:	d12c      	bne.n	8009214 <_printf_float+0x250>
 80091ba:	e764      	b.n	8009086 <_printf_float+0xc2>
 80091bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80091c0:	f240 80e0 	bls.w	8009384 <_printf_float+0x3c0>
 80091c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80091c8:	2200      	movs	r2, #0
 80091ca:	2300      	movs	r3, #0
 80091cc:	f7f7 fca4 	bl	8000b18 <__aeabi_dcmpeq>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	d034      	beq.n	800923e <_printf_float+0x27a>
 80091d4:	4a37      	ldr	r2, [pc, #220]	; (80092b4 <_printf_float+0x2f0>)
 80091d6:	2301      	movs	r3, #1
 80091d8:	4631      	mov	r1, r6
 80091da:	4628      	mov	r0, r5
 80091dc:	47b8      	blx	r7
 80091de:	3001      	adds	r0, #1
 80091e0:	f43f af51 	beq.w	8009086 <_printf_float+0xc2>
 80091e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80091e8:	429a      	cmp	r2, r3
 80091ea:	db02      	blt.n	80091f2 <_printf_float+0x22e>
 80091ec:	6823      	ldr	r3, [r4, #0]
 80091ee:	07d8      	lsls	r0, r3, #31
 80091f0:	d510      	bpl.n	8009214 <_printf_float+0x250>
 80091f2:	ee18 3a10 	vmov	r3, s16
 80091f6:	4652      	mov	r2, sl
 80091f8:	4631      	mov	r1, r6
 80091fa:	4628      	mov	r0, r5
 80091fc:	47b8      	blx	r7
 80091fe:	3001      	adds	r0, #1
 8009200:	f43f af41 	beq.w	8009086 <_printf_float+0xc2>
 8009204:	f04f 0800 	mov.w	r8, #0
 8009208:	f104 091a 	add.w	r9, r4, #26
 800920c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800920e:	3b01      	subs	r3, #1
 8009210:	4543      	cmp	r3, r8
 8009212:	dc09      	bgt.n	8009228 <_printf_float+0x264>
 8009214:	6823      	ldr	r3, [r4, #0]
 8009216:	079b      	lsls	r3, r3, #30
 8009218:	f100 8105 	bmi.w	8009426 <_printf_float+0x462>
 800921c:	68e0      	ldr	r0, [r4, #12]
 800921e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009220:	4298      	cmp	r0, r3
 8009222:	bfb8      	it	lt
 8009224:	4618      	movlt	r0, r3
 8009226:	e730      	b.n	800908a <_printf_float+0xc6>
 8009228:	2301      	movs	r3, #1
 800922a:	464a      	mov	r2, r9
 800922c:	4631      	mov	r1, r6
 800922e:	4628      	mov	r0, r5
 8009230:	47b8      	blx	r7
 8009232:	3001      	adds	r0, #1
 8009234:	f43f af27 	beq.w	8009086 <_printf_float+0xc2>
 8009238:	f108 0801 	add.w	r8, r8, #1
 800923c:	e7e6      	b.n	800920c <_printf_float+0x248>
 800923e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009240:	2b00      	cmp	r3, #0
 8009242:	dc39      	bgt.n	80092b8 <_printf_float+0x2f4>
 8009244:	4a1b      	ldr	r2, [pc, #108]	; (80092b4 <_printf_float+0x2f0>)
 8009246:	2301      	movs	r3, #1
 8009248:	4631      	mov	r1, r6
 800924a:	4628      	mov	r0, r5
 800924c:	47b8      	blx	r7
 800924e:	3001      	adds	r0, #1
 8009250:	f43f af19 	beq.w	8009086 <_printf_float+0xc2>
 8009254:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009258:	4313      	orrs	r3, r2
 800925a:	d102      	bne.n	8009262 <_printf_float+0x29e>
 800925c:	6823      	ldr	r3, [r4, #0]
 800925e:	07d9      	lsls	r1, r3, #31
 8009260:	d5d8      	bpl.n	8009214 <_printf_float+0x250>
 8009262:	ee18 3a10 	vmov	r3, s16
 8009266:	4652      	mov	r2, sl
 8009268:	4631      	mov	r1, r6
 800926a:	4628      	mov	r0, r5
 800926c:	47b8      	blx	r7
 800926e:	3001      	adds	r0, #1
 8009270:	f43f af09 	beq.w	8009086 <_printf_float+0xc2>
 8009274:	f04f 0900 	mov.w	r9, #0
 8009278:	f104 0a1a 	add.w	sl, r4, #26
 800927c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800927e:	425b      	negs	r3, r3
 8009280:	454b      	cmp	r3, r9
 8009282:	dc01      	bgt.n	8009288 <_printf_float+0x2c4>
 8009284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009286:	e792      	b.n	80091ae <_printf_float+0x1ea>
 8009288:	2301      	movs	r3, #1
 800928a:	4652      	mov	r2, sl
 800928c:	4631      	mov	r1, r6
 800928e:	4628      	mov	r0, r5
 8009290:	47b8      	blx	r7
 8009292:	3001      	adds	r0, #1
 8009294:	f43f aef7 	beq.w	8009086 <_printf_float+0xc2>
 8009298:	f109 0901 	add.w	r9, r9, #1
 800929c:	e7ee      	b.n	800927c <_printf_float+0x2b8>
 800929e:	bf00      	nop
 80092a0:	7fefffff 	.word	0x7fefffff
 80092a4:	0800bbb0 	.word	0x0800bbb0
 80092a8:	0800bbb4 	.word	0x0800bbb4
 80092ac:	0800bbbc 	.word	0x0800bbbc
 80092b0:	0800bbb8 	.word	0x0800bbb8
 80092b4:	0800bbc0 	.word	0x0800bbc0
 80092b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80092bc:	429a      	cmp	r2, r3
 80092be:	bfa8      	it	ge
 80092c0:	461a      	movge	r2, r3
 80092c2:	2a00      	cmp	r2, #0
 80092c4:	4691      	mov	r9, r2
 80092c6:	dc37      	bgt.n	8009338 <_printf_float+0x374>
 80092c8:	f04f 0b00 	mov.w	fp, #0
 80092cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092d0:	f104 021a 	add.w	r2, r4, #26
 80092d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80092d6:	9305      	str	r3, [sp, #20]
 80092d8:	eba3 0309 	sub.w	r3, r3, r9
 80092dc:	455b      	cmp	r3, fp
 80092de:	dc33      	bgt.n	8009348 <_printf_float+0x384>
 80092e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80092e4:	429a      	cmp	r2, r3
 80092e6:	db3b      	blt.n	8009360 <_printf_float+0x39c>
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	07da      	lsls	r2, r3, #31
 80092ec:	d438      	bmi.n	8009360 <_printf_float+0x39c>
 80092ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092f0:	9b05      	ldr	r3, [sp, #20]
 80092f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092f4:	1ad3      	subs	r3, r2, r3
 80092f6:	eba2 0901 	sub.w	r9, r2, r1
 80092fa:	4599      	cmp	r9, r3
 80092fc:	bfa8      	it	ge
 80092fe:	4699      	movge	r9, r3
 8009300:	f1b9 0f00 	cmp.w	r9, #0
 8009304:	dc35      	bgt.n	8009372 <_printf_float+0x3ae>
 8009306:	f04f 0800 	mov.w	r8, #0
 800930a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800930e:	f104 0a1a 	add.w	sl, r4, #26
 8009312:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009316:	1a9b      	subs	r3, r3, r2
 8009318:	eba3 0309 	sub.w	r3, r3, r9
 800931c:	4543      	cmp	r3, r8
 800931e:	f77f af79 	ble.w	8009214 <_printf_float+0x250>
 8009322:	2301      	movs	r3, #1
 8009324:	4652      	mov	r2, sl
 8009326:	4631      	mov	r1, r6
 8009328:	4628      	mov	r0, r5
 800932a:	47b8      	blx	r7
 800932c:	3001      	adds	r0, #1
 800932e:	f43f aeaa 	beq.w	8009086 <_printf_float+0xc2>
 8009332:	f108 0801 	add.w	r8, r8, #1
 8009336:	e7ec      	b.n	8009312 <_printf_float+0x34e>
 8009338:	4613      	mov	r3, r2
 800933a:	4631      	mov	r1, r6
 800933c:	4642      	mov	r2, r8
 800933e:	4628      	mov	r0, r5
 8009340:	47b8      	blx	r7
 8009342:	3001      	adds	r0, #1
 8009344:	d1c0      	bne.n	80092c8 <_printf_float+0x304>
 8009346:	e69e      	b.n	8009086 <_printf_float+0xc2>
 8009348:	2301      	movs	r3, #1
 800934a:	4631      	mov	r1, r6
 800934c:	4628      	mov	r0, r5
 800934e:	9205      	str	r2, [sp, #20]
 8009350:	47b8      	blx	r7
 8009352:	3001      	adds	r0, #1
 8009354:	f43f ae97 	beq.w	8009086 <_printf_float+0xc2>
 8009358:	9a05      	ldr	r2, [sp, #20]
 800935a:	f10b 0b01 	add.w	fp, fp, #1
 800935e:	e7b9      	b.n	80092d4 <_printf_float+0x310>
 8009360:	ee18 3a10 	vmov	r3, s16
 8009364:	4652      	mov	r2, sl
 8009366:	4631      	mov	r1, r6
 8009368:	4628      	mov	r0, r5
 800936a:	47b8      	blx	r7
 800936c:	3001      	adds	r0, #1
 800936e:	d1be      	bne.n	80092ee <_printf_float+0x32a>
 8009370:	e689      	b.n	8009086 <_printf_float+0xc2>
 8009372:	9a05      	ldr	r2, [sp, #20]
 8009374:	464b      	mov	r3, r9
 8009376:	4442      	add	r2, r8
 8009378:	4631      	mov	r1, r6
 800937a:	4628      	mov	r0, r5
 800937c:	47b8      	blx	r7
 800937e:	3001      	adds	r0, #1
 8009380:	d1c1      	bne.n	8009306 <_printf_float+0x342>
 8009382:	e680      	b.n	8009086 <_printf_float+0xc2>
 8009384:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009386:	2a01      	cmp	r2, #1
 8009388:	dc01      	bgt.n	800938e <_printf_float+0x3ca>
 800938a:	07db      	lsls	r3, r3, #31
 800938c:	d538      	bpl.n	8009400 <_printf_float+0x43c>
 800938e:	2301      	movs	r3, #1
 8009390:	4642      	mov	r2, r8
 8009392:	4631      	mov	r1, r6
 8009394:	4628      	mov	r0, r5
 8009396:	47b8      	blx	r7
 8009398:	3001      	adds	r0, #1
 800939a:	f43f ae74 	beq.w	8009086 <_printf_float+0xc2>
 800939e:	ee18 3a10 	vmov	r3, s16
 80093a2:	4652      	mov	r2, sl
 80093a4:	4631      	mov	r1, r6
 80093a6:	4628      	mov	r0, r5
 80093a8:	47b8      	blx	r7
 80093aa:	3001      	adds	r0, #1
 80093ac:	f43f ae6b 	beq.w	8009086 <_printf_float+0xc2>
 80093b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80093b4:	2200      	movs	r2, #0
 80093b6:	2300      	movs	r3, #0
 80093b8:	f7f7 fbae 	bl	8000b18 <__aeabi_dcmpeq>
 80093bc:	b9d8      	cbnz	r0, 80093f6 <_printf_float+0x432>
 80093be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093c0:	f108 0201 	add.w	r2, r8, #1
 80093c4:	3b01      	subs	r3, #1
 80093c6:	4631      	mov	r1, r6
 80093c8:	4628      	mov	r0, r5
 80093ca:	47b8      	blx	r7
 80093cc:	3001      	adds	r0, #1
 80093ce:	d10e      	bne.n	80093ee <_printf_float+0x42a>
 80093d0:	e659      	b.n	8009086 <_printf_float+0xc2>
 80093d2:	2301      	movs	r3, #1
 80093d4:	4652      	mov	r2, sl
 80093d6:	4631      	mov	r1, r6
 80093d8:	4628      	mov	r0, r5
 80093da:	47b8      	blx	r7
 80093dc:	3001      	adds	r0, #1
 80093de:	f43f ae52 	beq.w	8009086 <_printf_float+0xc2>
 80093e2:	f108 0801 	add.w	r8, r8, #1
 80093e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093e8:	3b01      	subs	r3, #1
 80093ea:	4543      	cmp	r3, r8
 80093ec:	dcf1      	bgt.n	80093d2 <_printf_float+0x40e>
 80093ee:	464b      	mov	r3, r9
 80093f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80093f4:	e6dc      	b.n	80091b0 <_printf_float+0x1ec>
 80093f6:	f04f 0800 	mov.w	r8, #0
 80093fa:	f104 0a1a 	add.w	sl, r4, #26
 80093fe:	e7f2      	b.n	80093e6 <_printf_float+0x422>
 8009400:	2301      	movs	r3, #1
 8009402:	4642      	mov	r2, r8
 8009404:	e7df      	b.n	80093c6 <_printf_float+0x402>
 8009406:	2301      	movs	r3, #1
 8009408:	464a      	mov	r2, r9
 800940a:	4631      	mov	r1, r6
 800940c:	4628      	mov	r0, r5
 800940e:	47b8      	blx	r7
 8009410:	3001      	adds	r0, #1
 8009412:	f43f ae38 	beq.w	8009086 <_printf_float+0xc2>
 8009416:	f108 0801 	add.w	r8, r8, #1
 800941a:	68e3      	ldr	r3, [r4, #12]
 800941c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800941e:	1a5b      	subs	r3, r3, r1
 8009420:	4543      	cmp	r3, r8
 8009422:	dcf0      	bgt.n	8009406 <_printf_float+0x442>
 8009424:	e6fa      	b.n	800921c <_printf_float+0x258>
 8009426:	f04f 0800 	mov.w	r8, #0
 800942a:	f104 0919 	add.w	r9, r4, #25
 800942e:	e7f4      	b.n	800941a <_printf_float+0x456>

08009430 <_printf_common>:
 8009430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009434:	4616      	mov	r6, r2
 8009436:	4699      	mov	r9, r3
 8009438:	688a      	ldr	r2, [r1, #8]
 800943a:	690b      	ldr	r3, [r1, #16]
 800943c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009440:	4293      	cmp	r3, r2
 8009442:	bfb8      	it	lt
 8009444:	4613      	movlt	r3, r2
 8009446:	6033      	str	r3, [r6, #0]
 8009448:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800944c:	4607      	mov	r7, r0
 800944e:	460c      	mov	r4, r1
 8009450:	b10a      	cbz	r2, 8009456 <_printf_common+0x26>
 8009452:	3301      	adds	r3, #1
 8009454:	6033      	str	r3, [r6, #0]
 8009456:	6823      	ldr	r3, [r4, #0]
 8009458:	0699      	lsls	r1, r3, #26
 800945a:	bf42      	ittt	mi
 800945c:	6833      	ldrmi	r3, [r6, #0]
 800945e:	3302      	addmi	r3, #2
 8009460:	6033      	strmi	r3, [r6, #0]
 8009462:	6825      	ldr	r5, [r4, #0]
 8009464:	f015 0506 	ands.w	r5, r5, #6
 8009468:	d106      	bne.n	8009478 <_printf_common+0x48>
 800946a:	f104 0a19 	add.w	sl, r4, #25
 800946e:	68e3      	ldr	r3, [r4, #12]
 8009470:	6832      	ldr	r2, [r6, #0]
 8009472:	1a9b      	subs	r3, r3, r2
 8009474:	42ab      	cmp	r3, r5
 8009476:	dc26      	bgt.n	80094c6 <_printf_common+0x96>
 8009478:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800947c:	1e13      	subs	r3, r2, #0
 800947e:	6822      	ldr	r2, [r4, #0]
 8009480:	bf18      	it	ne
 8009482:	2301      	movne	r3, #1
 8009484:	0692      	lsls	r2, r2, #26
 8009486:	d42b      	bmi.n	80094e0 <_printf_common+0xb0>
 8009488:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800948c:	4649      	mov	r1, r9
 800948e:	4638      	mov	r0, r7
 8009490:	47c0      	blx	r8
 8009492:	3001      	adds	r0, #1
 8009494:	d01e      	beq.n	80094d4 <_printf_common+0xa4>
 8009496:	6823      	ldr	r3, [r4, #0]
 8009498:	68e5      	ldr	r5, [r4, #12]
 800949a:	6832      	ldr	r2, [r6, #0]
 800949c:	f003 0306 	and.w	r3, r3, #6
 80094a0:	2b04      	cmp	r3, #4
 80094a2:	bf08      	it	eq
 80094a4:	1aad      	subeq	r5, r5, r2
 80094a6:	68a3      	ldr	r3, [r4, #8]
 80094a8:	6922      	ldr	r2, [r4, #16]
 80094aa:	bf0c      	ite	eq
 80094ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094b0:	2500      	movne	r5, #0
 80094b2:	4293      	cmp	r3, r2
 80094b4:	bfc4      	itt	gt
 80094b6:	1a9b      	subgt	r3, r3, r2
 80094b8:	18ed      	addgt	r5, r5, r3
 80094ba:	2600      	movs	r6, #0
 80094bc:	341a      	adds	r4, #26
 80094be:	42b5      	cmp	r5, r6
 80094c0:	d11a      	bne.n	80094f8 <_printf_common+0xc8>
 80094c2:	2000      	movs	r0, #0
 80094c4:	e008      	b.n	80094d8 <_printf_common+0xa8>
 80094c6:	2301      	movs	r3, #1
 80094c8:	4652      	mov	r2, sl
 80094ca:	4649      	mov	r1, r9
 80094cc:	4638      	mov	r0, r7
 80094ce:	47c0      	blx	r8
 80094d0:	3001      	adds	r0, #1
 80094d2:	d103      	bne.n	80094dc <_printf_common+0xac>
 80094d4:	f04f 30ff 	mov.w	r0, #4294967295
 80094d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094dc:	3501      	adds	r5, #1
 80094de:	e7c6      	b.n	800946e <_printf_common+0x3e>
 80094e0:	18e1      	adds	r1, r4, r3
 80094e2:	1c5a      	adds	r2, r3, #1
 80094e4:	2030      	movs	r0, #48	; 0x30
 80094e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80094ea:	4422      	add	r2, r4
 80094ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80094f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80094f4:	3302      	adds	r3, #2
 80094f6:	e7c7      	b.n	8009488 <_printf_common+0x58>
 80094f8:	2301      	movs	r3, #1
 80094fa:	4622      	mov	r2, r4
 80094fc:	4649      	mov	r1, r9
 80094fe:	4638      	mov	r0, r7
 8009500:	47c0      	blx	r8
 8009502:	3001      	adds	r0, #1
 8009504:	d0e6      	beq.n	80094d4 <_printf_common+0xa4>
 8009506:	3601      	adds	r6, #1
 8009508:	e7d9      	b.n	80094be <_printf_common+0x8e>
	...

0800950c <_printf_i>:
 800950c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009510:	460c      	mov	r4, r1
 8009512:	4691      	mov	r9, r2
 8009514:	7e27      	ldrb	r7, [r4, #24]
 8009516:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009518:	2f78      	cmp	r7, #120	; 0x78
 800951a:	4680      	mov	r8, r0
 800951c:	469a      	mov	sl, r3
 800951e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009522:	d807      	bhi.n	8009534 <_printf_i+0x28>
 8009524:	2f62      	cmp	r7, #98	; 0x62
 8009526:	d80a      	bhi.n	800953e <_printf_i+0x32>
 8009528:	2f00      	cmp	r7, #0
 800952a:	f000 80d8 	beq.w	80096de <_printf_i+0x1d2>
 800952e:	2f58      	cmp	r7, #88	; 0x58
 8009530:	f000 80a3 	beq.w	800967a <_printf_i+0x16e>
 8009534:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009538:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800953c:	e03a      	b.n	80095b4 <_printf_i+0xa8>
 800953e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009542:	2b15      	cmp	r3, #21
 8009544:	d8f6      	bhi.n	8009534 <_printf_i+0x28>
 8009546:	a001      	add	r0, pc, #4	; (adr r0, 800954c <_printf_i+0x40>)
 8009548:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800954c:	080095a5 	.word	0x080095a5
 8009550:	080095b9 	.word	0x080095b9
 8009554:	08009535 	.word	0x08009535
 8009558:	08009535 	.word	0x08009535
 800955c:	08009535 	.word	0x08009535
 8009560:	08009535 	.word	0x08009535
 8009564:	080095b9 	.word	0x080095b9
 8009568:	08009535 	.word	0x08009535
 800956c:	08009535 	.word	0x08009535
 8009570:	08009535 	.word	0x08009535
 8009574:	08009535 	.word	0x08009535
 8009578:	080096c5 	.word	0x080096c5
 800957c:	080095e9 	.word	0x080095e9
 8009580:	080096a7 	.word	0x080096a7
 8009584:	08009535 	.word	0x08009535
 8009588:	08009535 	.word	0x08009535
 800958c:	080096e7 	.word	0x080096e7
 8009590:	08009535 	.word	0x08009535
 8009594:	080095e9 	.word	0x080095e9
 8009598:	08009535 	.word	0x08009535
 800959c:	08009535 	.word	0x08009535
 80095a0:	080096af 	.word	0x080096af
 80095a4:	680b      	ldr	r3, [r1, #0]
 80095a6:	1d1a      	adds	r2, r3, #4
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	600a      	str	r2, [r1, #0]
 80095ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80095b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80095b4:	2301      	movs	r3, #1
 80095b6:	e0a3      	b.n	8009700 <_printf_i+0x1f4>
 80095b8:	6825      	ldr	r5, [r4, #0]
 80095ba:	6808      	ldr	r0, [r1, #0]
 80095bc:	062e      	lsls	r6, r5, #24
 80095be:	f100 0304 	add.w	r3, r0, #4
 80095c2:	d50a      	bpl.n	80095da <_printf_i+0xce>
 80095c4:	6805      	ldr	r5, [r0, #0]
 80095c6:	600b      	str	r3, [r1, #0]
 80095c8:	2d00      	cmp	r5, #0
 80095ca:	da03      	bge.n	80095d4 <_printf_i+0xc8>
 80095cc:	232d      	movs	r3, #45	; 0x2d
 80095ce:	426d      	negs	r5, r5
 80095d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095d4:	485e      	ldr	r0, [pc, #376]	; (8009750 <_printf_i+0x244>)
 80095d6:	230a      	movs	r3, #10
 80095d8:	e019      	b.n	800960e <_printf_i+0x102>
 80095da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80095de:	6805      	ldr	r5, [r0, #0]
 80095e0:	600b      	str	r3, [r1, #0]
 80095e2:	bf18      	it	ne
 80095e4:	b22d      	sxthne	r5, r5
 80095e6:	e7ef      	b.n	80095c8 <_printf_i+0xbc>
 80095e8:	680b      	ldr	r3, [r1, #0]
 80095ea:	6825      	ldr	r5, [r4, #0]
 80095ec:	1d18      	adds	r0, r3, #4
 80095ee:	6008      	str	r0, [r1, #0]
 80095f0:	0628      	lsls	r0, r5, #24
 80095f2:	d501      	bpl.n	80095f8 <_printf_i+0xec>
 80095f4:	681d      	ldr	r5, [r3, #0]
 80095f6:	e002      	b.n	80095fe <_printf_i+0xf2>
 80095f8:	0669      	lsls	r1, r5, #25
 80095fa:	d5fb      	bpl.n	80095f4 <_printf_i+0xe8>
 80095fc:	881d      	ldrh	r5, [r3, #0]
 80095fe:	4854      	ldr	r0, [pc, #336]	; (8009750 <_printf_i+0x244>)
 8009600:	2f6f      	cmp	r7, #111	; 0x6f
 8009602:	bf0c      	ite	eq
 8009604:	2308      	moveq	r3, #8
 8009606:	230a      	movne	r3, #10
 8009608:	2100      	movs	r1, #0
 800960a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800960e:	6866      	ldr	r6, [r4, #4]
 8009610:	60a6      	str	r6, [r4, #8]
 8009612:	2e00      	cmp	r6, #0
 8009614:	bfa2      	ittt	ge
 8009616:	6821      	ldrge	r1, [r4, #0]
 8009618:	f021 0104 	bicge.w	r1, r1, #4
 800961c:	6021      	strge	r1, [r4, #0]
 800961e:	b90d      	cbnz	r5, 8009624 <_printf_i+0x118>
 8009620:	2e00      	cmp	r6, #0
 8009622:	d04d      	beq.n	80096c0 <_printf_i+0x1b4>
 8009624:	4616      	mov	r6, r2
 8009626:	fbb5 f1f3 	udiv	r1, r5, r3
 800962a:	fb03 5711 	mls	r7, r3, r1, r5
 800962e:	5dc7      	ldrb	r7, [r0, r7]
 8009630:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009634:	462f      	mov	r7, r5
 8009636:	42bb      	cmp	r3, r7
 8009638:	460d      	mov	r5, r1
 800963a:	d9f4      	bls.n	8009626 <_printf_i+0x11a>
 800963c:	2b08      	cmp	r3, #8
 800963e:	d10b      	bne.n	8009658 <_printf_i+0x14c>
 8009640:	6823      	ldr	r3, [r4, #0]
 8009642:	07df      	lsls	r7, r3, #31
 8009644:	d508      	bpl.n	8009658 <_printf_i+0x14c>
 8009646:	6923      	ldr	r3, [r4, #16]
 8009648:	6861      	ldr	r1, [r4, #4]
 800964a:	4299      	cmp	r1, r3
 800964c:	bfde      	ittt	le
 800964e:	2330      	movle	r3, #48	; 0x30
 8009650:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009654:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009658:	1b92      	subs	r2, r2, r6
 800965a:	6122      	str	r2, [r4, #16]
 800965c:	f8cd a000 	str.w	sl, [sp]
 8009660:	464b      	mov	r3, r9
 8009662:	aa03      	add	r2, sp, #12
 8009664:	4621      	mov	r1, r4
 8009666:	4640      	mov	r0, r8
 8009668:	f7ff fee2 	bl	8009430 <_printf_common>
 800966c:	3001      	adds	r0, #1
 800966e:	d14c      	bne.n	800970a <_printf_i+0x1fe>
 8009670:	f04f 30ff 	mov.w	r0, #4294967295
 8009674:	b004      	add	sp, #16
 8009676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800967a:	4835      	ldr	r0, [pc, #212]	; (8009750 <_printf_i+0x244>)
 800967c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009680:	6823      	ldr	r3, [r4, #0]
 8009682:	680e      	ldr	r6, [r1, #0]
 8009684:	061f      	lsls	r7, r3, #24
 8009686:	f856 5b04 	ldr.w	r5, [r6], #4
 800968a:	600e      	str	r6, [r1, #0]
 800968c:	d514      	bpl.n	80096b8 <_printf_i+0x1ac>
 800968e:	07d9      	lsls	r1, r3, #31
 8009690:	bf44      	itt	mi
 8009692:	f043 0320 	orrmi.w	r3, r3, #32
 8009696:	6023      	strmi	r3, [r4, #0]
 8009698:	b91d      	cbnz	r5, 80096a2 <_printf_i+0x196>
 800969a:	6823      	ldr	r3, [r4, #0]
 800969c:	f023 0320 	bic.w	r3, r3, #32
 80096a0:	6023      	str	r3, [r4, #0]
 80096a2:	2310      	movs	r3, #16
 80096a4:	e7b0      	b.n	8009608 <_printf_i+0xfc>
 80096a6:	6823      	ldr	r3, [r4, #0]
 80096a8:	f043 0320 	orr.w	r3, r3, #32
 80096ac:	6023      	str	r3, [r4, #0]
 80096ae:	2378      	movs	r3, #120	; 0x78
 80096b0:	4828      	ldr	r0, [pc, #160]	; (8009754 <_printf_i+0x248>)
 80096b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80096b6:	e7e3      	b.n	8009680 <_printf_i+0x174>
 80096b8:	065e      	lsls	r6, r3, #25
 80096ba:	bf48      	it	mi
 80096bc:	b2ad      	uxthmi	r5, r5
 80096be:	e7e6      	b.n	800968e <_printf_i+0x182>
 80096c0:	4616      	mov	r6, r2
 80096c2:	e7bb      	b.n	800963c <_printf_i+0x130>
 80096c4:	680b      	ldr	r3, [r1, #0]
 80096c6:	6826      	ldr	r6, [r4, #0]
 80096c8:	6960      	ldr	r0, [r4, #20]
 80096ca:	1d1d      	adds	r5, r3, #4
 80096cc:	600d      	str	r5, [r1, #0]
 80096ce:	0635      	lsls	r5, r6, #24
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	d501      	bpl.n	80096d8 <_printf_i+0x1cc>
 80096d4:	6018      	str	r0, [r3, #0]
 80096d6:	e002      	b.n	80096de <_printf_i+0x1d2>
 80096d8:	0671      	lsls	r1, r6, #25
 80096da:	d5fb      	bpl.n	80096d4 <_printf_i+0x1c8>
 80096dc:	8018      	strh	r0, [r3, #0]
 80096de:	2300      	movs	r3, #0
 80096e0:	6123      	str	r3, [r4, #16]
 80096e2:	4616      	mov	r6, r2
 80096e4:	e7ba      	b.n	800965c <_printf_i+0x150>
 80096e6:	680b      	ldr	r3, [r1, #0]
 80096e8:	1d1a      	adds	r2, r3, #4
 80096ea:	600a      	str	r2, [r1, #0]
 80096ec:	681e      	ldr	r6, [r3, #0]
 80096ee:	6862      	ldr	r2, [r4, #4]
 80096f0:	2100      	movs	r1, #0
 80096f2:	4630      	mov	r0, r6
 80096f4:	f7f6 fd9c 	bl	8000230 <memchr>
 80096f8:	b108      	cbz	r0, 80096fe <_printf_i+0x1f2>
 80096fa:	1b80      	subs	r0, r0, r6
 80096fc:	6060      	str	r0, [r4, #4]
 80096fe:	6863      	ldr	r3, [r4, #4]
 8009700:	6123      	str	r3, [r4, #16]
 8009702:	2300      	movs	r3, #0
 8009704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009708:	e7a8      	b.n	800965c <_printf_i+0x150>
 800970a:	6923      	ldr	r3, [r4, #16]
 800970c:	4632      	mov	r2, r6
 800970e:	4649      	mov	r1, r9
 8009710:	4640      	mov	r0, r8
 8009712:	47d0      	blx	sl
 8009714:	3001      	adds	r0, #1
 8009716:	d0ab      	beq.n	8009670 <_printf_i+0x164>
 8009718:	6823      	ldr	r3, [r4, #0]
 800971a:	079b      	lsls	r3, r3, #30
 800971c:	d413      	bmi.n	8009746 <_printf_i+0x23a>
 800971e:	68e0      	ldr	r0, [r4, #12]
 8009720:	9b03      	ldr	r3, [sp, #12]
 8009722:	4298      	cmp	r0, r3
 8009724:	bfb8      	it	lt
 8009726:	4618      	movlt	r0, r3
 8009728:	e7a4      	b.n	8009674 <_printf_i+0x168>
 800972a:	2301      	movs	r3, #1
 800972c:	4632      	mov	r2, r6
 800972e:	4649      	mov	r1, r9
 8009730:	4640      	mov	r0, r8
 8009732:	47d0      	blx	sl
 8009734:	3001      	adds	r0, #1
 8009736:	d09b      	beq.n	8009670 <_printf_i+0x164>
 8009738:	3501      	adds	r5, #1
 800973a:	68e3      	ldr	r3, [r4, #12]
 800973c:	9903      	ldr	r1, [sp, #12]
 800973e:	1a5b      	subs	r3, r3, r1
 8009740:	42ab      	cmp	r3, r5
 8009742:	dcf2      	bgt.n	800972a <_printf_i+0x21e>
 8009744:	e7eb      	b.n	800971e <_printf_i+0x212>
 8009746:	2500      	movs	r5, #0
 8009748:	f104 0619 	add.w	r6, r4, #25
 800974c:	e7f5      	b.n	800973a <_printf_i+0x22e>
 800974e:	bf00      	nop
 8009750:	0800bbc2 	.word	0x0800bbc2
 8009754:	0800bbd3 	.word	0x0800bbd3

08009758 <cleanup_glue>:
 8009758:	b538      	push	{r3, r4, r5, lr}
 800975a:	460c      	mov	r4, r1
 800975c:	6809      	ldr	r1, [r1, #0]
 800975e:	4605      	mov	r5, r0
 8009760:	b109      	cbz	r1, 8009766 <cleanup_glue+0xe>
 8009762:	f7ff fff9 	bl	8009758 <cleanup_glue>
 8009766:	4621      	mov	r1, r4
 8009768:	4628      	mov	r0, r5
 800976a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800976e:	f001 bbed 	b.w	800af4c <_free_r>
	...

08009774 <_reclaim_reent>:
 8009774:	4b2c      	ldr	r3, [pc, #176]	; (8009828 <_reclaim_reent+0xb4>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4283      	cmp	r3, r0
 800977a:	b570      	push	{r4, r5, r6, lr}
 800977c:	4604      	mov	r4, r0
 800977e:	d051      	beq.n	8009824 <_reclaim_reent+0xb0>
 8009780:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009782:	b143      	cbz	r3, 8009796 <_reclaim_reent+0x22>
 8009784:	68db      	ldr	r3, [r3, #12]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d14a      	bne.n	8009820 <_reclaim_reent+0xac>
 800978a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800978c:	6819      	ldr	r1, [r3, #0]
 800978e:	b111      	cbz	r1, 8009796 <_reclaim_reent+0x22>
 8009790:	4620      	mov	r0, r4
 8009792:	f001 fbdb 	bl	800af4c <_free_r>
 8009796:	6961      	ldr	r1, [r4, #20]
 8009798:	b111      	cbz	r1, 80097a0 <_reclaim_reent+0x2c>
 800979a:	4620      	mov	r0, r4
 800979c:	f001 fbd6 	bl	800af4c <_free_r>
 80097a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80097a2:	b111      	cbz	r1, 80097aa <_reclaim_reent+0x36>
 80097a4:	4620      	mov	r0, r4
 80097a6:	f001 fbd1 	bl	800af4c <_free_r>
 80097aa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80097ac:	b111      	cbz	r1, 80097b4 <_reclaim_reent+0x40>
 80097ae:	4620      	mov	r0, r4
 80097b0:	f001 fbcc 	bl	800af4c <_free_r>
 80097b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80097b6:	b111      	cbz	r1, 80097be <_reclaim_reent+0x4a>
 80097b8:	4620      	mov	r0, r4
 80097ba:	f001 fbc7 	bl	800af4c <_free_r>
 80097be:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80097c0:	b111      	cbz	r1, 80097c8 <_reclaim_reent+0x54>
 80097c2:	4620      	mov	r0, r4
 80097c4:	f001 fbc2 	bl	800af4c <_free_r>
 80097c8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80097ca:	b111      	cbz	r1, 80097d2 <_reclaim_reent+0x5e>
 80097cc:	4620      	mov	r0, r4
 80097ce:	f001 fbbd 	bl	800af4c <_free_r>
 80097d2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80097d4:	b111      	cbz	r1, 80097dc <_reclaim_reent+0x68>
 80097d6:	4620      	mov	r0, r4
 80097d8:	f001 fbb8 	bl	800af4c <_free_r>
 80097dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097de:	b111      	cbz	r1, 80097e6 <_reclaim_reent+0x72>
 80097e0:	4620      	mov	r0, r4
 80097e2:	f001 fbb3 	bl	800af4c <_free_r>
 80097e6:	69a3      	ldr	r3, [r4, #24]
 80097e8:	b1e3      	cbz	r3, 8009824 <_reclaim_reent+0xb0>
 80097ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80097ec:	4620      	mov	r0, r4
 80097ee:	4798      	blx	r3
 80097f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80097f2:	b1b9      	cbz	r1, 8009824 <_reclaim_reent+0xb0>
 80097f4:	4620      	mov	r0, r4
 80097f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80097fa:	f7ff bfad 	b.w	8009758 <cleanup_glue>
 80097fe:	5949      	ldr	r1, [r1, r5]
 8009800:	b941      	cbnz	r1, 8009814 <_reclaim_reent+0xa0>
 8009802:	3504      	adds	r5, #4
 8009804:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009806:	2d80      	cmp	r5, #128	; 0x80
 8009808:	68d9      	ldr	r1, [r3, #12]
 800980a:	d1f8      	bne.n	80097fe <_reclaim_reent+0x8a>
 800980c:	4620      	mov	r0, r4
 800980e:	f001 fb9d 	bl	800af4c <_free_r>
 8009812:	e7ba      	b.n	800978a <_reclaim_reent+0x16>
 8009814:	680e      	ldr	r6, [r1, #0]
 8009816:	4620      	mov	r0, r4
 8009818:	f001 fb98 	bl	800af4c <_free_r>
 800981c:	4631      	mov	r1, r6
 800981e:	e7ef      	b.n	8009800 <_reclaim_reent+0x8c>
 8009820:	2500      	movs	r5, #0
 8009822:	e7ef      	b.n	8009804 <_reclaim_reent+0x90>
 8009824:	bd70      	pop	{r4, r5, r6, pc}
 8009826:	bf00      	nop
 8009828:	20000010 	.word	0x20000010

0800982c <_sbrk_r>:
 800982c:	b538      	push	{r3, r4, r5, lr}
 800982e:	4d06      	ldr	r5, [pc, #24]	; (8009848 <_sbrk_r+0x1c>)
 8009830:	2300      	movs	r3, #0
 8009832:	4604      	mov	r4, r0
 8009834:	4608      	mov	r0, r1
 8009836:	602b      	str	r3, [r5, #0]
 8009838:	f7f8 f97e 	bl	8001b38 <_sbrk>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d102      	bne.n	8009846 <_sbrk_r+0x1a>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	b103      	cbz	r3, 8009846 <_sbrk_r+0x1a>
 8009844:	6023      	str	r3, [r4, #0]
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	2000235c 	.word	0x2000235c

0800984c <siprintf>:
 800984c:	b40e      	push	{r1, r2, r3}
 800984e:	b500      	push	{lr}
 8009850:	b09c      	sub	sp, #112	; 0x70
 8009852:	ab1d      	add	r3, sp, #116	; 0x74
 8009854:	9002      	str	r0, [sp, #8]
 8009856:	9006      	str	r0, [sp, #24]
 8009858:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800985c:	4809      	ldr	r0, [pc, #36]	; (8009884 <siprintf+0x38>)
 800985e:	9107      	str	r1, [sp, #28]
 8009860:	9104      	str	r1, [sp, #16]
 8009862:	4909      	ldr	r1, [pc, #36]	; (8009888 <siprintf+0x3c>)
 8009864:	f853 2b04 	ldr.w	r2, [r3], #4
 8009868:	9105      	str	r1, [sp, #20]
 800986a:	6800      	ldr	r0, [r0, #0]
 800986c:	9301      	str	r3, [sp, #4]
 800986e:	a902      	add	r1, sp, #8
 8009870:	f001 fc18 	bl	800b0a4 <_svfiprintf_r>
 8009874:	9b02      	ldr	r3, [sp, #8]
 8009876:	2200      	movs	r2, #0
 8009878:	701a      	strb	r2, [r3, #0]
 800987a:	b01c      	add	sp, #112	; 0x70
 800987c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009880:	b003      	add	sp, #12
 8009882:	4770      	bx	lr
 8009884:	20000010 	.word	0x20000010
 8009888:	ffff0208 	.word	0xffff0208

0800988c <__sread>:
 800988c:	b510      	push	{r4, lr}
 800988e:	460c      	mov	r4, r1
 8009890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009894:	f001 fd06 	bl	800b2a4 <_read_r>
 8009898:	2800      	cmp	r0, #0
 800989a:	bfab      	itete	ge
 800989c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800989e:	89a3      	ldrhlt	r3, [r4, #12]
 80098a0:	181b      	addge	r3, r3, r0
 80098a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098a6:	bfac      	ite	ge
 80098a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80098aa:	81a3      	strhlt	r3, [r4, #12]
 80098ac:	bd10      	pop	{r4, pc}

080098ae <__swrite>:
 80098ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098b2:	461f      	mov	r7, r3
 80098b4:	898b      	ldrh	r3, [r1, #12]
 80098b6:	05db      	lsls	r3, r3, #23
 80098b8:	4605      	mov	r5, r0
 80098ba:	460c      	mov	r4, r1
 80098bc:	4616      	mov	r6, r2
 80098be:	d505      	bpl.n	80098cc <__swrite+0x1e>
 80098c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098c4:	2302      	movs	r3, #2
 80098c6:	2200      	movs	r2, #0
 80098c8:	f000 ff8c 	bl	800a7e4 <_lseek_r>
 80098cc:	89a3      	ldrh	r3, [r4, #12]
 80098ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098d6:	81a3      	strh	r3, [r4, #12]
 80098d8:	4632      	mov	r2, r6
 80098da:	463b      	mov	r3, r7
 80098dc:	4628      	mov	r0, r5
 80098de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098e2:	f000 b81f 	b.w	8009924 <_write_r>

080098e6 <__sseek>:
 80098e6:	b510      	push	{r4, lr}
 80098e8:	460c      	mov	r4, r1
 80098ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ee:	f000 ff79 	bl	800a7e4 <_lseek_r>
 80098f2:	1c43      	adds	r3, r0, #1
 80098f4:	89a3      	ldrh	r3, [r4, #12]
 80098f6:	bf15      	itete	ne
 80098f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80098fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009902:	81a3      	strheq	r3, [r4, #12]
 8009904:	bf18      	it	ne
 8009906:	81a3      	strhne	r3, [r4, #12]
 8009908:	bd10      	pop	{r4, pc}

0800990a <__sclose>:
 800990a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800990e:	f000 b81b 	b.w	8009948 <_close_r>

08009912 <strcpy>:
 8009912:	4603      	mov	r3, r0
 8009914:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009918:	f803 2b01 	strb.w	r2, [r3], #1
 800991c:	2a00      	cmp	r2, #0
 800991e:	d1f9      	bne.n	8009914 <strcpy+0x2>
 8009920:	4770      	bx	lr
	...

08009924 <_write_r>:
 8009924:	b538      	push	{r3, r4, r5, lr}
 8009926:	4d07      	ldr	r5, [pc, #28]	; (8009944 <_write_r+0x20>)
 8009928:	4604      	mov	r4, r0
 800992a:	4608      	mov	r0, r1
 800992c:	4611      	mov	r1, r2
 800992e:	2200      	movs	r2, #0
 8009930:	602a      	str	r2, [r5, #0]
 8009932:	461a      	mov	r2, r3
 8009934:	f7f8 f8af 	bl	8001a96 <_write>
 8009938:	1c43      	adds	r3, r0, #1
 800993a:	d102      	bne.n	8009942 <_write_r+0x1e>
 800993c:	682b      	ldr	r3, [r5, #0]
 800993e:	b103      	cbz	r3, 8009942 <_write_r+0x1e>
 8009940:	6023      	str	r3, [r4, #0]
 8009942:	bd38      	pop	{r3, r4, r5, pc}
 8009944:	2000235c 	.word	0x2000235c

08009948 <_close_r>:
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	4d06      	ldr	r5, [pc, #24]	; (8009964 <_close_r+0x1c>)
 800994c:	2300      	movs	r3, #0
 800994e:	4604      	mov	r4, r0
 8009950:	4608      	mov	r0, r1
 8009952:	602b      	str	r3, [r5, #0]
 8009954:	f7f8 f8bb 	bl	8001ace <_close>
 8009958:	1c43      	adds	r3, r0, #1
 800995a:	d102      	bne.n	8009962 <_close_r+0x1a>
 800995c:	682b      	ldr	r3, [r5, #0]
 800995e:	b103      	cbz	r3, 8009962 <_close_r+0x1a>
 8009960:	6023      	str	r3, [r4, #0]
 8009962:	bd38      	pop	{r3, r4, r5, pc}
 8009964:	2000235c 	.word	0x2000235c

08009968 <quorem>:
 8009968:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800996c:	6903      	ldr	r3, [r0, #16]
 800996e:	690c      	ldr	r4, [r1, #16]
 8009970:	42a3      	cmp	r3, r4
 8009972:	4607      	mov	r7, r0
 8009974:	f2c0 8081 	blt.w	8009a7a <quorem+0x112>
 8009978:	3c01      	subs	r4, #1
 800997a:	f101 0814 	add.w	r8, r1, #20
 800997e:	f100 0514 	add.w	r5, r0, #20
 8009982:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009986:	9301      	str	r3, [sp, #4]
 8009988:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800998c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009990:	3301      	adds	r3, #1
 8009992:	429a      	cmp	r2, r3
 8009994:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009998:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800999c:	fbb2 f6f3 	udiv	r6, r2, r3
 80099a0:	d331      	bcc.n	8009a06 <quorem+0x9e>
 80099a2:	f04f 0e00 	mov.w	lr, #0
 80099a6:	4640      	mov	r0, r8
 80099a8:	46ac      	mov	ip, r5
 80099aa:	46f2      	mov	sl, lr
 80099ac:	f850 2b04 	ldr.w	r2, [r0], #4
 80099b0:	b293      	uxth	r3, r2
 80099b2:	fb06 e303 	mla	r3, r6, r3, lr
 80099b6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	ebaa 0303 	sub.w	r3, sl, r3
 80099c0:	0c12      	lsrs	r2, r2, #16
 80099c2:	f8dc a000 	ldr.w	sl, [ip]
 80099c6:	fb06 e202 	mla	r2, r6, r2, lr
 80099ca:	fa13 f38a 	uxtah	r3, r3, sl
 80099ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80099d2:	fa1f fa82 	uxth.w	sl, r2
 80099d6:	f8dc 2000 	ldr.w	r2, [ip]
 80099da:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80099de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099e8:	4581      	cmp	r9, r0
 80099ea:	f84c 3b04 	str.w	r3, [ip], #4
 80099ee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80099f2:	d2db      	bcs.n	80099ac <quorem+0x44>
 80099f4:	f855 300b 	ldr.w	r3, [r5, fp]
 80099f8:	b92b      	cbnz	r3, 8009a06 <quorem+0x9e>
 80099fa:	9b01      	ldr	r3, [sp, #4]
 80099fc:	3b04      	subs	r3, #4
 80099fe:	429d      	cmp	r5, r3
 8009a00:	461a      	mov	r2, r3
 8009a02:	d32e      	bcc.n	8009a62 <quorem+0xfa>
 8009a04:	613c      	str	r4, [r7, #16]
 8009a06:	4638      	mov	r0, r7
 8009a08:	f001 f990 	bl	800ad2c <__mcmp>
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	db24      	blt.n	8009a5a <quorem+0xf2>
 8009a10:	3601      	adds	r6, #1
 8009a12:	4628      	mov	r0, r5
 8009a14:	f04f 0c00 	mov.w	ip, #0
 8009a18:	f858 2b04 	ldr.w	r2, [r8], #4
 8009a1c:	f8d0 e000 	ldr.w	lr, [r0]
 8009a20:	b293      	uxth	r3, r2
 8009a22:	ebac 0303 	sub.w	r3, ip, r3
 8009a26:	0c12      	lsrs	r2, r2, #16
 8009a28:	fa13 f38e 	uxtah	r3, r3, lr
 8009a2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009a30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a34:	b29b      	uxth	r3, r3
 8009a36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a3a:	45c1      	cmp	r9, r8
 8009a3c:	f840 3b04 	str.w	r3, [r0], #4
 8009a40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009a44:	d2e8      	bcs.n	8009a18 <quorem+0xb0>
 8009a46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a4e:	b922      	cbnz	r2, 8009a5a <quorem+0xf2>
 8009a50:	3b04      	subs	r3, #4
 8009a52:	429d      	cmp	r5, r3
 8009a54:	461a      	mov	r2, r3
 8009a56:	d30a      	bcc.n	8009a6e <quorem+0x106>
 8009a58:	613c      	str	r4, [r7, #16]
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	b003      	add	sp, #12
 8009a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a62:	6812      	ldr	r2, [r2, #0]
 8009a64:	3b04      	subs	r3, #4
 8009a66:	2a00      	cmp	r2, #0
 8009a68:	d1cc      	bne.n	8009a04 <quorem+0x9c>
 8009a6a:	3c01      	subs	r4, #1
 8009a6c:	e7c7      	b.n	80099fe <quorem+0x96>
 8009a6e:	6812      	ldr	r2, [r2, #0]
 8009a70:	3b04      	subs	r3, #4
 8009a72:	2a00      	cmp	r2, #0
 8009a74:	d1f0      	bne.n	8009a58 <quorem+0xf0>
 8009a76:	3c01      	subs	r4, #1
 8009a78:	e7eb      	b.n	8009a52 <quorem+0xea>
 8009a7a:	2000      	movs	r0, #0
 8009a7c:	e7ee      	b.n	8009a5c <quorem+0xf4>
	...

08009a80 <_dtoa_r>:
 8009a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a84:	ed2d 8b02 	vpush	{d8}
 8009a88:	ec57 6b10 	vmov	r6, r7, d0
 8009a8c:	b095      	sub	sp, #84	; 0x54
 8009a8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009a90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009a94:	9105      	str	r1, [sp, #20]
 8009a96:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009a9a:	4604      	mov	r4, r0
 8009a9c:	9209      	str	r2, [sp, #36]	; 0x24
 8009a9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009aa0:	b975      	cbnz	r5, 8009ac0 <_dtoa_r+0x40>
 8009aa2:	2010      	movs	r0, #16
 8009aa4:	f000 feb0 	bl	800a808 <malloc>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	6260      	str	r0, [r4, #36]	; 0x24
 8009aac:	b920      	cbnz	r0, 8009ab8 <_dtoa_r+0x38>
 8009aae:	4bb2      	ldr	r3, [pc, #712]	; (8009d78 <_dtoa_r+0x2f8>)
 8009ab0:	21ea      	movs	r1, #234	; 0xea
 8009ab2:	48b2      	ldr	r0, [pc, #712]	; (8009d7c <_dtoa_r+0x2fc>)
 8009ab4:	f001 fc08 	bl	800b2c8 <__assert_func>
 8009ab8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009abc:	6005      	str	r5, [r0, #0]
 8009abe:	60c5      	str	r5, [r0, #12]
 8009ac0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ac2:	6819      	ldr	r1, [r3, #0]
 8009ac4:	b151      	cbz	r1, 8009adc <_dtoa_r+0x5c>
 8009ac6:	685a      	ldr	r2, [r3, #4]
 8009ac8:	604a      	str	r2, [r1, #4]
 8009aca:	2301      	movs	r3, #1
 8009acc:	4093      	lsls	r3, r2
 8009ace:	608b      	str	r3, [r1, #8]
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	f000 feed 	bl	800a8b0 <_Bfree>
 8009ad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ad8:	2200      	movs	r2, #0
 8009ada:	601a      	str	r2, [r3, #0]
 8009adc:	1e3b      	subs	r3, r7, #0
 8009ade:	bfb9      	ittee	lt
 8009ae0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009ae4:	9303      	strlt	r3, [sp, #12]
 8009ae6:	2300      	movge	r3, #0
 8009ae8:	f8c8 3000 	strge.w	r3, [r8]
 8009aec:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009af0:	4ba3      	ldr	r3, [pc, #652]	; (8009d80 <_dtoa_r+0x300>)
 8009af2:	bfbc      	itt	lt
 8009af4:	2201      	movlt	r2, #1
 8009af6:	f8c8 2000 	strlt.w	r2, [r8]
 8009afa:	ea33 0309 	bics.w	r3, r3, r9
 8009afe:	d11b      	bne.n	8009b38 <_dtoa_r+0xb8>
 8009b00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b02:	f242 730f 	movw	r3, #9999	; 0x270f
 8009b06:	6013      	str	r3, [r2, #0]
 8009b08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b0c:	4333      	orrs	r3, r6
 8009b0e:	f000 857a 	beq.w	800a606 <_dtoa_r+0xb86>
 8009b12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b14:	b963      	cbnz	r3, 8009b30 <_dtoa_r+0xb0>
 8009b16:	4b9b      	ldr	r3, [pc, #620]	; (8009d84 <_dtoa_r+0x304>)
 8009b18:	e024      	b.n	8009b64 <_dtoa_r+0xe4>
 8009b1a:	4b9b      	ldr	r3, [pc, #620]	; (8009d88 <_dtoa_r+0x308>)
 8009b1c:	9300      	str	r3, [sp, #0]
 8009b1e:	3308      	adds	r3, #8
 8009b20:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009b22:	6013      	str	r3, [r2, #0]
 8009b24:	9800      	ldr	r0, [sp, #0]
 8009b26:	b015      	add	sp, #84	; 0x54
 8009b28:	ecbd 8b02 	vpop	{d8}
 8009b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b30:	4b94      	ldr	r3, [pc, #592]	; (8009d84 <_dtoa_r+0x304>)
 8009b32:	9300      	str	r3, [sp, #0]
 8009b34:	3303      	adds	r3, #3
 8009b36:	e7f3      	b.n	8009b20 <_dtoa_r+0xa0>
 8009b38:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	ec51 0b17 	vmov	r0, r1, d7
 8009b42:	2300      	movs	r3, #0
 8009b44:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009b48:	f7f6 ffe6 	bl	8000b18 <__aeabi_dcmpeq>
 8009b4c:	4680      	mov	r8, r0
 8009b4e:	b158      	cbz	r0, 8009b68 <_dtoa_r+0xe8>
 8009b50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b52:	2301      	movs	r3, #1
 8009b54:	6013      	str	r3, [r2, #0]
 8009b56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	f000 8551 	beq.w	800a600 <_dtoa_r+0xb80>
 8009b5e:	488b      	ldr	r0, [pc, #556]	; (8009d8c <_dtoa_r+0x30c>)
 8009b60:	6018      	str	r0, [r3, #0]
 8009b62:	1e43      	subs	r3, r0, #1
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	e7dd      	b.n	8009b24 <_dtoa_r+0xa4>
 8009b68:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009b6c:	aa12      	add	r2, sp, #72	; 0x48
 8009b6e:	a913      	add	r1, sp, #76	; 0x4c
 8009b70:	4620      	mov	r0, r4
 8009b72:	f001 f97f 	bl	800ae74 <__d2b>
 8009b76:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009b7a:	4683      	mov	fp, r0
 8009b7c:	2d00      	cmp	r5, #0
 8009b7e:	d07c      	beq.n	8009c7a <_dtoa_r+0x1fa>
 8009b80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b82:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009b86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b8a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009b8e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009b92:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009b96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009b9a:	4b7d      	ldr	r3, [pc, #500]	; (8009d90 <_dtoa_r+0x310>)
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	4639      	mov	r1, r7
 8009ba2:	f7f6 fb99 	bl	80002d8 <__aeabi_dsub>
 8009ba6:	a36e      	add	r3, pc, #440	; (adr r3, 8009d60 <_dtoa_r+0x2e0>)
 8009ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bac:	f7f6 fd4c 	bl	8000648 <__aeabi_dmul>
 8009bb0:	a36d      	add	r3, pc, #436	; (adr r3, 8009d68 <_dtoa_r+0x2e8>)
 8009bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb6:	f7f6 fb91 	bl	80002dc <__adddf3>
 8009bba:	4606      	mov	r6, r0
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	460f      	mov	r7, r1
 8009bc0:	f7f6 fcd8 	bl	8000574 <__aeabi_i2d>
 8009bc4:	a36a      	add	r3, pc, #424	; (adr r3, 8009d70 <_dtoa_r+0x2f0>)
 8009bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bca:	f7f6 fd3d 	bl	8000648 <__aeabi_dmul>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	4639      	mov	r1, r7
 8009bd6:	f7f6 fb81 	bl	80002dc <__adddf3>
 8009bda:	4606      	mov	r6, r0
 8009bdc:	460f      	mov	r7, r1
 8009bde:	f7f6 ffe3 	bl	8000ba8 <__aeabi_d2iz>
 8009be2:	2200      	movs	r2, #0
 8009be4:	4682      	mov	sl, r0
 8009be6:	2300      	movs	r3, #0
 8009be8:	4630      	mov	r0, r6
 8009bea:	4639      	mov	r1, r7
 8009bec:	f7f6 ff9e 	bl	8000b2c <__aeabi_dcmplt>
 8009bf0:	b148      	cbz	r0, 8009c06 <_dtoa_r+0x186>
 8009bf2:	4650      	mov	r0, sl
 8009bf4:	f7f6 fcbe 	bl	8000574 <__aeabi_i2d>
 8009bf8:	4632      	mov	r2, r6
 8009bfa:	463b      	mov	r3, r7
 8009bfc:	f7f6 ff8c 	bl	8000b18 <__aeabi_dcmpeq>
 8009c00:	b908      	cbnz	r0, 8009c06 <_dtoa_r+0x186>
 8009c02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c06:	f1ba 0f16 	cmp.w	sl, #22
 8009c0a:	d854      	bhi.n	8009cb6 <_dtoa_r+0x236>
 8009c0c:	4b61      	ldr	r3, [pc, #388]	; (8009d94 <_dtoa_r+0x314>)
 8009c0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009c1a:	f7f6 ff87 	bl	8000b2c <__aeabi_dcmplt>
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	d04b      	beq.n	8009cba <_dtoa_r+0x23a>
 8009c22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c26:	2300      	movs	r3, #0
 8009c28:	930e      	str	r3, [sp, #56]	; 0x38
 8009c2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c2c:	1b5d      	subs	r5, r3, r5
 8009c2e:	1e6b      	subs	r3, r5, #1
 8009c30:	9304      	str	r3, [sp, #16]
 8009c32:	bf43      	ittte	mi
 8009c34:	2300      	movmi	r3, #0
 8009c36:	f1c5 0801 	rsbmi	r8, r5, #1
 8009c3a:	9304      	strmi	r3, [sp, #16]
 8009c3c:	f04f 0800 	movpl.w	r8, #0
 8009c40:	f1ba 0f00 	cmp.w	sl, #0
 8009c44:	db3b      	blt.n	8009cbe <_dtoa_r+0x23e>
 8009c46:	9b04      	ldr	r3, [sp, #16]
 8009c48:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009c4c:	4453      	add	r3, sl
 8009c4e:	9304      	str	r3, [sp, #16]
 8009c50:	2300      	movs	r3, #0
 8009c52:	9306      	str	r3, [sp, #24]
 8009c54:	9b05      	ldr	r3, [sp, #20]
 8009c56:	2b09      	cmp	r3, #9
 8009c58:	d869      	bhi.n	8009d2e <_dtoa_r+0x2ae>
 8009c5a:	2b05      	cmp	r3, #5
 8009c5c:	bfc4      	itt	gt
 8009c5e:	3b04      	subgt	r3, #4
 8009c60:	9305      	strgt	r3, [sp, #20]
 8009c62:	9b05      	ldr	r3, [sp, #20]
 8009c64:	f1a3 0302 	sub.w	r3, r3, #2
 8009c68:	bfcc      	ite	gt
 8009c6a:	2500      	movgt	r5, #0
 8009c6c:	2501      	movle	r5, #1
 8009c6e:	2b03      	cmp	r3, #3
 8009c70:	d869      	bhi.n	8009d46 <_dtoa_r+0x2c6>
 8009c72:	e8df f003 	tbb	[pc, r3]
 8009c76:	4e2c      	.short	0x4e2c
 8009c78:	5a4c      	.short	0x5a4c
 8009c7a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009c7e:	441d      	add	r5, r3
 8009c80:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009c84:	2b20      	cmp	r3, #32
 8009c86:	bfc1      	itttt	gt
 8009c88:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009c8c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009c90:	fa09 f303 	lslgt.w	r3, r9, r3
 8009c94:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009c98:	bfda      	itte	le
 8009c9a:	f1c3 0320 	rsble	r3, r3, #32
 8009c9e:	fa06 f003 	lslle.w	r0, r6, r3
 8009ca2:	4318      	orrgt	r0, r3
 8009ca4:	f7f6 fc56 	bl	8000554 <__aeabi_ui2d>
 8009ca8:	2301      	movs	r3, #1
 8009caa:	4606      	mov	r6, r0
 8009cac:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009cb0:	3d01      	subs	r5, #1
 8009cb2:	9310      	str	r3, [sp, #64]	; 0x40
 8009cb4:	e771      	b.n	8009b9a <_dtoa_r+0x11a>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e7b6      	b.n	8009c28 <_dtoa_r+0x1a8>
 8009cba:	900e      	str	r0, [sp, #56]	; 0x38
 8009cbc:	e7b5      	b.n	8009c2a <_dtoa_r+0x1aa>
 8009cbe:	f1ca 0300 	rsb	r3, sl, #0
 8009cc2:	9306      	str	r3, [sp, #24]
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	eba8 080a 	sub.w	r8, r8, sl
 8009cca:	930d      	str	r3, [sp, #52]	; 0x34
 8009ccc:	e7c2      	b.n	8009c54 <_dtoa_r+0x1d4>
 8009cce:	2300      	movs	r3, #0
 8009cd0:	9308      	str	r3, [sp, #32]
 8009cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	dc39      	bgt.n	8009d4c <_dtoa_r+0x2cc>
 8009cd8:	f04f 0901 	mov.w	r9, #1
 8009cdc:	f8cd 9004 	str.w	r9, [sp, #4]
 8009ce0:	464b      	mov	r3, r9
 8009ce2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009ce6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009ce8:	2200      	movs	r2, #0
 8009cea:	6042      	str	r2, [r0, #4]
 8009cec:	2204      	movs	r2, #4
 8009cee:	f102 0614 	add.w	r6, r2, #20
 8009cf2:	429e      	cmp	r6, r3
 8009cf4:	6841      	ldr	r1, [r0, #4]
 8009cf6:	d92f      	bls.n	8009d58 <_dtoa_r+0x2d8>
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f000 fd99 	bl	800a830 <_Balloc>
 8009cfe:	9000      	str	r0, [sp, #0]
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d14b      	bne.n	8009d9c <_dtoa_r+0x31c>
 8009d04:	4b24      	ldr	r3, [pc, #144]	; (8009d98 <_dtoa_r+0x318>)
 8009d06:	4602      	mov	r2, r0
 8009d08:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009d0c:	e6d1      	b.n	8009ab2 <_dtoa_r+0x32>
 8009d0e:	2301      	movs	r3, #1
 8009d10:	e7de      	b.n	8009cd0 <_dtoa_r+0x250>
 8009d12:	2300      	movs	r3, #0
 8009d14:	9308      	str	r3, [sp, #32]
 8009d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d18:	eb0a 0903 	add.w	r9, sl, r3
 8009d1c:	f109 0301 	add.w	r3, r9, #1
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	9301      	str	r3, [sp, #4]
 8009d24:	bfb8      	it	lt
 8009d26:	2301      	movlt	r3, #1
 8009d28:	e7dd      	b.n	8009ce6 <_dtoa_r+0x266>
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	e7f2      	b.n	8009d14 <_dtoa_r+0x294>
 8009d2e:	2501      	movs	r5, #1
 8009d30:	2300      	movs	r3, #0
 8009d32:	9305      	str	r3, [sp, #20]
 8009d34:	9508      	str	r5, [sp, #32]
 8009d36:	f04f 39ff 	mov.w	r9, #4294967295
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d40:	2312      	movs	r3, #18
 8009d42:	9209      	str	r2, [sp, #36]	; 0x24
 8009d44:	e7cf      	b.n	8009ce6 <_dtoa_r+0x266>
 8009d46:	2301      	movs	r3, #1
 8009d48:	9308      	str	r3, [sp, #32]
 8009d4a:	e7f4      	b.n	8009d36 <_dtoa_r+0x2b6>
 8009d4c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009d50:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d54:	464b      	mov	r3, r9
 8009d56:	e7c6      	b.n	8009ce6 <_dtoa_r+0x266>
 8009d58:	3101      	adds	r1, #1
 8009d5a:	6041      	str	r1, [r0, #4]
 8009d5c:	0052      	lsls	r2, r2, #1
 8009d5e:	e7c6      	b.n	8009cee <_dtoa_r+0x26e>
 8009d60:	636f4361 	.word	0x636f4361
 8009d64:	3fd287a7 	.word	0x3fd287a7
 8009d68:	8b60c8b3 	.word	0x8b60c8b3
 8009d6c:	3fc68a28 	.word	0x3fc68a28
 8009d70:	509f79fb 	.word	0x509f79fb
 8009d74:	3fd34413 	.word	0x3fd34413
 8009d78:	0800bbf1 	.word	0x0800bbf1
 8009d7c:	0800bc08 	.word	0x0800bc08
 8009d80:	7ff00000 	.word	0x7ff00000
 8009d84:	0800bbed 	.word	0x0800bbed
 8009d88:	0800bbe4 	.word	0x0800bbe4
 8009d8c:	0800bbc1 	.word	0x0800bbc1
 8009d90:	3ff80000 	.word	0x3ff80000
 8009d94:	0800bd00 	.word	0x0800bd00
 8009d98:	0800bc67 	.word	0x0800bc67
 8009d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d9e:	9a00      	ldr	r2, [sp, #0]
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	9b01      	ldr	r3, [sp, #4]
 8009da4:	2b0e      	cmp	r3, #14
 8009da6:	f200 80ad 	bhi.w	8009f04 <_dtoa_r+0x484>
 8009daa:	2d00      	cmp	r5, #0
 8009dac:	f000 80aa 	beq.w	8009f04 <_dtoa_r+0x484>
 8009db0:	f1ba 0f00 	cmp.w	sl, #0
 8009db4:	dd36      	ble.n	8009e24 <_dtoa_r+0x3a4>
 8009db6:	4ac3      	ldr	r2, [pc, #780]	; (800a0c4 <_dtoa_r+0x644>)
 8009db8:	f00a 030f 	and.w	r3, sl, #15
 8009dbc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009dc0:	ed93 7b00 	vldr	d7, [r3]
 8009dc4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009dc8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8009dcc:	eeb0 8a47 	vmov.f32	s16, s14
 8009dd0:	eef0 8a67 	vmov.f32	s17, s15
 8009dd4:	d016      	beq.n	8009e04 <_dtoa_r+0x384>
 8009dd6:	4bbc      	ldr	r3, [pc, #752]	; (800a0c8 <_dtoa_r+0x648>)
 8009dd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009ddc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009de0:	f7f6 fd5c 	bl	800089c <__aeabi_ddiv>
 8009de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009de8:	f007 070f 	and.w	r7, r7, #15
 8009dec:	2503      	movs	r5, #3
 8009dee:	4eb6      	ldr	r6, [pc, #728]	; (800a0c8 <_dtoa_r+0x648>)
 8009df0:	b957      	cbnz	r7, 8009e08 <_dtoa_r+0x388>
 8009df2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009df6:	ec53 2b18 	vmov	r2, r3, d8
 8009dfa:	f7f6 fd4f 	bl	800089c <__aeabi_ddiv>
 8009dfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e02:	e029      	b.n	8009e58 <_dtoa_r+0x3d8>
 8009e04:	2502      	movs	r5, #2
 8009e06:	e7f2      	b.n	8009dee <_dtoa_r+0x36e>
 8009e08:	07f9      	lsls	r1, r7, #31
 8009e0a:	d508      	bpl.n	8009e1e <_dtoa_r+0x39e>
 8009e0c:	ec51 0b18 	vmov	r0, r1, d8
 8009e10:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e14:	f7f6 fc18 	bl	8000648 <__aeabi_dmul>
 8009e18:	ec41 0b18 	vmov	d8, r0, r1
 8009e1c:	3501      	adds	r5, #1
 8009e1e:	107f      	asrs	r7, r7, #1
 8009e20:	3608      	adds	r6, #8
 8009e22:	e7e5      	b.n	8009df0 <_dtoa_r+0x370>
 8009e24:	f000 80a6 	beq.w	8009f74 <_dtoa_r+0x4f4>
 8009e28:	f1ca 0600 	rsb	r6, sl, #0
 8009e2c:	4ba5      	ldr	r3, [pc, #660]	; (800a0c4 <_dtoa_r+0x644>)
 8009e2e:	4fa6      	ldr	r7, [pc, #664]	; (800a0c8 <_dtoa_r+0x648>)
 8009e30:	f006 020f 	and.w	r2, r6, #15
 8009e34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009e40:	f7f6 fc02 	bl	8000648 <__aeabi_dmul>
 8009e44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e48:	1136      	asrs	r6, r6, #4
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	2502      	movs	r5, #2
 8009e4e:	2e00      	cmp	r6, #0
 8009e50:	f040 8085 	bne.w	8009f5e <_dtoa_r+0x4de>
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d1d2      	bne.n	8009dfe <_dtoa_r+0x37e>
 8009e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	f000 808c 	beq.w	8009f78 <_dtoa_r+0x4f8>
 8009e60:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009e64:	4b99      	ldr	r3, [pc, #612]	; (800a0cc <_dtoa_r+0x64c>)
 8009e66:	2200      	movs	r2, #0
 8009e68:	4630      	mov	r0, r6
 8009e6a:	4639      	mov	r1, r7
 8009e6c:	f7f6 fe5e 	bl	8000b2c <__aeabi_dcmplt>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	f000 8081 	beq.w	8009f78 <_dtoa_r+0x4f8>
 8009e76:	9b01      	ldr	r3, [sp, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d07d      	beq.n	8009f78 <_dtoa_r+0x4f8>
 8009e7c:	f1b9 0f00 	cmp.w	r9, #0
 8009e80:	dd3c      	ble.n	8009efc <_dtoa_r+0x47c>
 8009e82:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009e86:	9307      	str	r3, [sp, #28]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	4b91      	ldr	r3, [pc, #580]	; (800a0d0 <_dtoa_r+0x650>)
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	4639      	mov	r1, r7
 8009e90:	f7f6 fbda 	bl	8000648 <__aeabi_dmul>
 8009e94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e98:	3501      	adds	r5, #1
 8009e9a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009e9e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009ea2:	4628      	mov	r0, r5
 8009ea4:	f7f6 fb66 	bl	8000574 <__aeabi_i2d>
 8009ea8:	4632      	mov	r2, r6
 8009eaa:	463b      	mov	r3, r7
 8009eac:	f7f6 fbcc 	bl	8000648 <__aeabi_dmul>
 8009eb0:	4b88      	ldr	r3, [pc, #544]	; (800a0d4 <_dtoa_r+0x654>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f7f6 fa12 	bl	80002dc <__adddf3>
 8009eb8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ec0:	9303      	str	r3, [sp, #12]
 8009ec2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d15c      	bne.n	8009f82 <_dtoa_r+0x502>
 8009ec8:	4b83      	ldr	r3, [pc, #524]	; (800a0d8 <_dtoa_r+0x658>)
 8009eca:	2200      	movs	r2, #0
 8009ecc:	4630      	mov	r0, r6
 8009ece:	4639      	mov	r1, r7
 8009ed0:	f7f6 fa02 	bl	80002d8 <__aeabi_dsub>
 8009ed4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ed8:	4606      	mov	r6, r0
 8009eda:	460f      	mov	r7, r1
 8009edc:	f7f6 fe44 	bl	8000b68 <__aeabi_dcmpgt>
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	f040 8296 	bne.w	800a412 <_dtoa_r+0x992>
 8009ee6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009eea:	4630      	mov	r0, r6
 8009eec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ef0:	4639      	mov	r1, r7
 8009ef2:	f7f6 fe1b 	bl	8000b2c <__aeabi_dcmplt>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	f040 8288 	bne.w	800a40c <_dtoa_r+0x98c>
 8009efc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009f00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	f2c0 8158 	blt.w	800a1bc <_dtoa_r+0x73c>
 8009f0c:	f1ba 0f0e 	cmp.w	sl, #14
 8009f10:	f300 8154 	bgt.w	800a1bc <_dtoa_r+0x73c>
 8009f14:	4b6b      	ldr	r3, [pc, #428]	; (800a0c4 <_dtoa_r+0x644>)
 8009f16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009f1a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	f280 80e3 	bge.w	800a0ec <_dtoa_r+0x66c>
 8009f26:	9b01      	ldr	r3, [sp, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	f300 80df 	bgt.w	800a0ec <_dtoa_r+0x66c>
 8009f2e:	f040 826d 	bne.w	800a40c <_dtoa_r+0x98c>
 8009f32:	4b69      	ldr	r3, [pc, #420]	; (800a0d8 <_dtoa_r+0x658>)
 8009f34:	2200      	movs	r2, #0
 8009f36:	4640      	mov	r0, r8
 8009f38:	4649      	mov	r1, r9
 8009f3a:	f7f6 fb85 	bl	8000648 <__aeabi_dmul>
 8009f3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f42:	f7f6 fe07 	bl	8000b54 <__aeabi_dcmpge>
 8009f46:	9e01      	ldr	r6, [sp, #4]
 8009f48:	4637      	mov	r7, r6
 8009f4a:	2800      	cmp	r0, #0
 8009f4c:	f040 8243 	bne.w	800a3d6 <_dtoa_r+0x956>
 8009f50:	9d00      	ldr	r5, [sp, #0]
 8009f52:	2331      	movs	r3, #49	; 0x31
 8009f54:	f805 3b01 	strb.w	r3, [r5], #1
 8009f58:	f10a 0a01 	add.w	sl, sl, #1
 8009f5c:	e23f      	b.n	800a3de <_dtoa_r+0x95e>
 8009f5e:	07f2      	lsls	r2, r6, #31
 8009f60:	d505      	bpl.n	8009f6e <_dtoa_r+0x4ee>
 8009f62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f66:	f7f6 fb6f 	bl	8000648 <__aeabi_dmul>
 8009f6a:	3501      	adds	r5, #1
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	1076      	asrs	r6, r6, #1
 8009f70:	3708      	adds	r7, #8
 8009f72:	e76c      	b.n	8009e4e <_dtoa_r+0x3ce>
 8009f74:	2502      	movs	r5, #2
 8009f76:	e76f      	b.n	8009e58 <_dtoa_r+0x3d8>
 8009f78:	9b01      	ldr	r3, [sp, #4]
 8009f7a:	f8cd a01c 	str.w	sl, [sp, #28]
 8009f7e:	930c      	str	r3, [sp, #48]	; 0x30
 8009f80:	e78d      	b.n	8009e9e <_dtoa_r+0x41e>
 8009f82:	9900      	ldr	r1, [sp, #0]
 8009f84:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009f86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f88:	4b4e      	ldr	r3, [pc, #312]	; (800a0c4 <_dtoa_r+0x644>)
 8009f8a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f8e:	4401      	add	r1, r0
 8009f90:	9102      	str	r1, [sp, #8]
 8009f92:	9908      	ldr	r1, [sp, #32]
 8009f94:	eeb0 8a47 	vmov.f32	s16, s14
 8009f98:	eef0 8a67 	vmov.f32	s17, s15
 8009f9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fa0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009fa4:	2900      	cmp	r1, #0
 8009fa6:	d045      	beq.n	800a034 <_dtoa_r+0x5b4>
 8009fa8:	494c      	ldr	r1, [pc, #304]	; (800a0dc <_dtoa_r+0x65c>)
 8009faa:	2000      	movs	r0, #0
 8009fac:	f7f6 fc76 	bl	800089c <__aeabi_ddiv>
 8009fb0:	ec53 2b18 	vmov	r2, r3, d8
 8009fb4:	f7f6 f990 	bl	80002d8 <__aeabi_dsub>
 8009fb8:	9d00      	ldr	r5, [sp, #0]
 8009fba:	ec41 0b18 	vmov	d8, r0, r1
 8009fbe:	4639      	mov	r1, r7
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	f7f6 fdf1 	bl	8000ba8 <__aeabi_d2iz>
 8009fc6:	900c      	str	r0, [sp, #48]	; 0x30
 8009fc8:	f7f6 fad4 	bl	8000574 <__aeabi_i2d>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	460b      	mov	r3, r1
 8009fd0:	4630      	mov	r0, r6
 8009fd2:	4639      	mov	r1, r7
 8009fd4:	f7f6 f980 	bl	80002d8 <__aeabi_dsub>
 8009fd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fda:	3330      	adds	r3, #48	; 0x30
 8009fdc:	f805 3b01 	strb.w	r3, [r5], #1
 8009fe0:	ec53 2b18 	vmov	r2, r3, d8
 8009fe4:	4606      	mov	r6, r0
 8009fe6:	460f      	mov	r7, r1
 8009fe8:	f7f6 fda0 	bl	8000b2c <__aeabi_dcmplt>
 8009fec:	2800      	cmp	r0, #0
 8009fee:	d165      	bne.n	800a0bc <_dtoa_r+0x63c>
 8009ff0:	4632      	mov	r2, r6
 8009ff2:	463b      	mov	r3, r7
 8009ff4:	4935      	ldr	r1, [pc, #212]	; (800a0cc <_dtoa_r+0x64c>)
 8009ff6:	2000      	movs	r0, #0
 8009ff8:	f7f6 f96e 	bl	80002d8 <__aeabi_dsub>
 8009ffc:	ec53 2b18 	vmov	r2, r3, d8
 800a000:	f7f6 fd94 	bl	8000b2c <__aeabi_dcmplt>
 800a004:	2800      	cmp	r0, #0
 800a006:	f040 80b9 	bne.w	800a17c <_dtoa_r+0x6fc>
 800a00a:	9b02      	ldr	r3, [sp, #8]
 800a00c:	429d      	cmp	r5, r3
 800a00e:	f43f af75 	beq.w	8009efc <_dtoa_r+0x47c>
 800a012:	4b2f      	ldr	r3, [pc, #188]	; (800a0d0 <_dtoa_r+0x650>)
 800a014:	ec51 0b18 	vmov	r0, r1, d8
 800a018:	2200      	movs	r2, #0
 800a01a:	f7f6 fb15 	bl	8000648 <__aeabi_dmul>
 800a01e:	4b2c      	ldr	r3, [pc, #176]	; (800a0d0 <_dtoa_r+0x650>)
 800a020:	ec41 0b18 	vmov	d8, r0, r1
 800a024:	2200      	movs	r2, #0
 800a026:	4630      	mov	r0, r6
 800a028:	4639      	mov	r1, r7
 800a02a:	f7f6 fb0d 	bl	8000648 <__aeabi_dmul>
 800a02e:	4606      	mov	r6, r0
 800a030:	460f      	mov	r7, r1
 800a032:	e7c4      	b.n	8009fbe <_dtoa_r+0x53e>
 800a034:	ec51 0b17 	vmov	r0, r1, d7
 800a038:	f7f6 fb06 	bl	8000648 <__aeabi_dmul>
 800a03c:	9b02      	ldr	r3, [sp, #8]
 800a03e:	9d00      	ldr	r5, [sp, #0]
 800a040:	930c      	str	r3, [sp, #48]	; 0x30
 800a042:	ec41 0b18 	vmov	d8, r0, r1
 800a046:	4639      	mov	r1, r7
 800a048:	4630      	mov	r0, r6
 800a04a:	f7f6 fdad 	bl	8000ba8 <__aeabi_d2iz>
 800a04e:	9011      	str	r0, [sp, #68]	; 0x44
 800a050:	f7f6 fa90 	bl	8000574 <__aeabi_i2d>
 800a054:	4602      	mov	r2, r0
 800a056:	460b      	mov	r3, r1
 800a058:	4630      	mov	r0, r6
 800a05a:	4639      	mov	r1, r7
 800a05c:	f7f6 f93c 	bl	80002d8 <__aeabi_dsub>
 800a060:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a062:	3330      	adds	r3, #48	; 0x30
 800a064:	f805 3b01 	strb.w	r3, [r5], #1
 800a068:	9b02      	ldr	r3, [sp, #8]
 800a06a:	429d      	cmp	r5, r3
 800a06c:	4606      	mov	r6, r0
 800a06e:	460f      	mov	r7, r1
 800a070:	f04f 0200 	mov.w	r2, #0
 800a074:	d134      	bne.n	800a0e0 <_dtoa_r+0x660>
 800a076:	4b19      	ldr	r3, [pc, #100]	; (800a0dc <_dtoa_r+0x65c>)
 800a078:	ec51 0b18 	vmov	r0, r1, d8
 800a07c:	f7f6 f92e 	bl	80002dc <__adddf3>
 800a080:	4602      	mov	r2, r0
 800a082:	460b      	mov	r3, r1
 800a084:	4630      	mov	r0, r6
 800a086:	4639      	mov	r1, r7
 800a088:	f7f6 fd6e 	bl	8000b68 <__aeabi_dcmpgt>
 800a08c:	2800      	cmp	r0, #0
 800a08e:	d175      	bne.n	800a17c <_dtoa_r+0x6fc>
 800a090:	ec53 2b18 	vmov	r2, r3, d8
 800a094:	4911      	ldr	r1, [pc, #68]	; (800a0dc <_dtoa_r+0x65c>)
 800a096:	2000      	movs	r0, #0
 800a098:	f7f6 f91e 	bl	80002d8 <__aeabi_dsub>
 800a09c:	4602      	mov	r2, r0
 800a09e:	460b      	mov	r3, r1
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	4639      	mov	r1, r7
 800a0a4:	f7f6 fd42 	bl	8000b2c <__aeabi_dcmplt>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	f43f af27 	beq.w	8009efc <_dtoa_r+0x47c>
 800a0ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a0b0:	1e6b      	subs	r3, r5, #1
 800a0b2:	930c      	str	r3, [sp, #48]	; 0x30
 800a0b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a0b8:	2b30      	cmp	r3, #48	; 0x30
 800a0ba:	d0f8      	beq.n	800a0ae <_dtoa_r+0x62e>
 800a0bc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a0c0:	e04a      	b.n	800a158 <_dtoa_r+0x6d8>
 800a0c2:	bf00      	nop
 800a0c4:	0800bd00 	.word	0x0800bd00
 800a0c8:	0800bcd8 	.word	0x0800bcd8
 800a0cc:	3ff00000 	.word	0x3ff00000
 800a0d0:	40240000 	.word	0x40240000
 800a0d4:	401c0000 	.word	0x401c0000
 800a0d8:	40140000 	.word	0x40140000
 800a0dc:	3fe00000 	.word	0x3fe00000
 800a0e0:	4baf      	ldr	r3, [pc, #700]	; (800a3a0 <_dtoa_r+0x920>)
 800a0e2:	f7f6 fab1 	bl	8000648 <__aeabi_dmul>
 800a0e6:	4606      	mov	r6, r0
 800a0e8:	460f      	mov	r7, r1
 800a0ea:	e7ac      	b.n	800a046 <_dtoa_r+0x5c6>
 800a0ec:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a0f0:	9d00      	ldr	r5, [sp, #0]
 800a0f2:	4642      	mov	r2, r8
 800a0f4:	464b      	mov	r3, r9
 800a0f6:	4630      	mov	r0, r6
 800a0f8:	4639      	mov	r1, r7
 800a0fa:	f7f6 fbcf 	bl	800089c <__aeabi_ddiv>
 800a0fe:	f7f6 fd53 	bl	8000ba8 <__aeabi_d2iz>
 800a102:	9002      	str	r0, [sp, #8]
 800a104:	f7f6 fa36 	bl	8000574 <__aeabi_i2d>
 800a108:	4642      	mov	r2, r8
 800a10a:	464b      	mov	r3, r9
 800a10c:	f7f6 fa9c 	bl	8000648 <__aeabi_dmul>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	4630      	mov	r0, r6
 800a116:	4639      	mov	r1, r7
 800a118:	f7f6 f8de 	bl	80002d8 <__aeabi_dsub>
 800a11c:	9e02      	ldr	r6, [sp, #8]
 800a11e:	9f01      	ldr	r7, [sp, #4]
 800a120:	3630      	adds	r6, #48	; 0x30
 800a122:	f805 6b01 	strb.w	r6, [r5], #1
 800a126:	9e00      	ldr	r6, [sp, #0]
 800a128:	1bae      	subs	r6, r5, r6
 800a12a:	42b7      	cmp	r7, r6
 800a12c:	4602      	mov	r2, r0
 800a12e:	460b      	mov	r3, r1
 800a130:	d137      	bne.n	800a1a2 <_dtoa_r+0x722>
 800a132:	f7f6 f8d3 	bl	80002dc <__adddf3>
 800a136:	4642      	mov	r2, r8
 800a138:	464b      	mov	r3, r9
 800a13a:	4606      	mov	r6, r0
 800a13c:	460f      	mov	r7, r1
 800a13e:	f7f6 fd13 	bl	8000b68 <__aeabi_dcmpgt>
 800a142:	b9c8      	cbnz	r0, 800a178 <_dtoa_r+0x6f8>
 800a144:	4642      	mov	r2, r8
 800a146:	464b      	mov	r3, r9
 800a148:	4630      	mov	r0, r6
 800a14a:	4639      	mov	r1, r7
 800a14c:	f7f6 fce4 	bl	8000b18 <__aeabi_dcmpeq>
 800a150:	b110      	cbz	r0, 800a158 <_dtoa_r+0x6d8>
 800a152:	9b02      	ldr	r3, [sp, #8]
 800a154:	07d9      	lsls	r1, r3, #31
 800a156:	d40f      	bmi.n	800a178 <_dtoa_r+0x6f8>
 800a158:	4620      	mov	r0, r4
 800a15a:	4659      	mov	r1, fp
 800a15c:	f000 fba8 	bl	800a8b0 <_Bfree>
 800a160:	2300      	movs	r3, #0
 800a162:	702b      	strb	r3, [r5, #0]
 800a164:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a166:	f10a 0001 	add.w	r0, sl, #1
 800a16a:	6018      	str	r0, [r3, #0]
 800a16c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a16e:	2b00      	cmp	r3, #0
 800a170:	f43f acd8 	beq.w	8009b24 <_dtoa_r+0xa4>
 800a174:	601d      	str	r5, [r3, #0]
 800a176:	e4d5      	b.n	8009b24 <_dtoa_r+0xa4>
 800a178:	f8cd a01c 	str.w	sl, [sp, #28]
 800a17c:	462b      	mov	r3, r5
 800a17e:	461d      	mov	r5, r3
 800a180:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a184:	2a39      	cmp	r2, #57	; 0x39
 800a186:	d108      	bne.n	800a19a <_dtoa_r+0x71a>
 800a188:	9a00      	ldr	r2, [sp, #0]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d1f7      	bne.n	800a17e <_dtoa_r+0x6fe>
 800a18e:	9a07      	ldr	r2, [sp, #28]
 800a190:	9900      	ldr	r1, [sp, #0]
 800a192:	3201      	adds	r2, #1
 800a194:	9207      	str	r2, [sp, #28]
 800a196:	2230      	movs	r2, #48	; 0x30
 800a198:	700a      	strb	r2, [r1, #0]
 800a19a:	781a      	ldrb	r2, [r3, #0]
 800a19c:	3201      	adds	r2, #1
 800a19e:	701a      	strb	r2, [r3, #0]
 800a1a0:	e78c      	b.n	800a0bc <_dtoa_r+0x63c>
 800a1a2:	4b7f      	ldr	r3, [pc, #508]	; (800a3a0 <_dtoa_r+0x920>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f7f6 fa4f 	bl	8000648 <__aeabi_dmul>
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	4606      	mov	r6, r0
 800a1b0:	460f      	mov	r7, r1
 800a1b2:	f7f6 fcb1 	bl	8000b18 <__aeabi_dcmpeq>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d09b      	beq.n	800a0f2 <_dtoa_r+0x672>
 800a1ba:	e7cd      	b.n	800a158 <_dtoa_r+0x6d8>
 800a1bc:	9a08      	ldr	r2, [sp, #32]
 800a1be:	2a00      	cmp	r2, #0
 800a1c0:	f000 80c4 	beq.w	800a34c <_dtoa_r+0x8cc>
 800a1c4:	9a05      	ldr	r2, [sp, #20]
 800a1c6:	2a01      	cmp	r2, #1
 800a1c8:	f300 80a8 	bgt.w	800a31c <_dtoa_r+0x89c>
 800a1cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a1ce:	2a00      	cmp	r2, #0
 800a1d0:	f000 80a0 	beq.w	800a314 <_dtoa_r+0x894>
 800a1d4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a1d8:	9e06      	ldr	r6, [sp, #24]
 800a1da:	4645      	mov	r5, r8
 800a1dc:	9a04      	ldr	r2, [sp, #16]
 800a1de:	2101      	movs	r1, #1
 800a1e0:	441a      	add	r2, r3
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	4498      	add	r8, r3
 800a1e6:	9204      	str	r2, [sp, #16]
 800a1e8:	f000 fc1e 	bl	800aa28 <__i2b>
 800a1ec:	4607      	mov	r7, r0
 800a1ee:	2d00      	cmp	r5, #0
 800a1f0:	dd0b      	ble.n	800a20a <_dtoa_r+0x78a>
 800a1f2:	9b04      	ldr	r3, [sp, #16]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	dd08      	ble.n	800a20a <_dtoa_r+0x78a>
 800a1f8:	42ab      	cmp	r3, r5
 800a1fa:	9a04      	ldr	r2, [sp, #16]
 800a1fc:	bfa8      	it	ge
 800a1fe:	462b      	movge	r3, r5
 800a200:	eba8 0803 	sub.w	r8, r8, r3
 800a204:	1aed      	subs	r5, r5, r3
 800a206:	1ad3      	subs	r3, r2, r3
 800a208:	9304      	str	r3, [sp, #16]
 800a20a:	9b06      	ldr	r3, [sp, #24]
 800a20c:	b1fb      	cbz	r3, 800a24e <_dtoa_r+0x7ce>
 800a20e:	9b08      	ldr	r3, [sp, #32]
 800a210:	2b00      	cmp	r3, #0
 800a212:	f000 809f 	beq.w	800a354 <_dtoa_r+0x8d4>
 800a216:	2e00      	cmp	r6, #0
 800a218:	dd11      	ble.n	800a23e <_dtoa_r+0x7be>
 800a21a:	4639      	mov	r1, r7
 800a21c:	4632      	mov	r2, r6
 800a21e:	4620      	mov	r0, r4
 800a220:	f000 fcbe 	bl	800aba0 <__pow5mult>
 800a224:	465a      	mov	r2, fp
 800a226:	4601      	mov	r1, r0
 800a228:	4607      	mov	r7, r0
 800a22a:	4620      	mov	r0, r4
 800a22c:	f000 fc12 	bl	800aa54 <__multiply>
 800a230:	4659      	mov	r1, fp
 800a232:	9007      	str	r0, [sp, #28]
 800a234:	4620      	mov	r0, r4
 800a236:	f000 fb3b 	bl	800a8b0 <_Bfree>
 800a23a:	9b07      	ldr	r3, [sp, #28]
 800a23c:	469b      	mov	fp, r3
 800a23e:	9b06      	ldr	r3, [sp, #24]
 800a240:	1b9a      	subs	r2, r3, r6
 800a242:	d004      	beq.n	800a24e <_dtoa_r+0x7ce>
 800a244:	4659      	mov	r1, fp
 800a246:	4620      	mov	r0, r4
 800a248:	f000 fcaa 	bl	800aba0 <__pow5mult>
 800a24c:	4683      	mov	fp, r0
 800a24e:	2101      	movs	r1, #1
 800a250:	4620      	mov	r0, r4
 800a252:	f000 fbe9 	bl	800aa28 <__i2b>
 800a256:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a258:	2b00      	cmp	r3, #0
 800a25a:	4606      	mov	r6, r0
 800a25c:	dd7c      	ble.n	800a358 <_dtoa_r+0x8d8>
 800a25e:	461a      	mov	r2, r3
 800a260:	4601      	mov	r1, r0
 800a262:	4620      	mov	r0, r4
 800a264:	f000 fc9c 	bl	800aba0 <__pow5mult>
 800a268:	9b05      	ldr	r3, [sp, #20]
 800a26a:	2b01      	cmp	r3, #1
 800a26c:	4606      	mov	r6, r0
 800a26e:	dd76      	ble.n	800a35e <_dtoa_r+0x8de>
 800a270:	2300      	movs	r3, #0
 800a272:	9306      	str	r3, [sp, #24]
 800a274:	6933      	ldr	r3, [r6, #16]
 800a276:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a27a:	6918      	ldr	r0, [r3, #16]
 800a27c:	f000 fb84 	bl	800a988 <__hi0bits>
 800a280:	f1c0 0020 	rsb	r0, r0, #32
 800a284:	9b04      	ldr	r3, [sp, #16]
 800a286:	4418      	add	r0, r3
 800a288:	f010 001f 	ands.w	r0, r0, #31
 800a28c:	f000 8086 	beq.w	800a39c <_dtoa_r+0x91c>
 800a290:	f1c0 0320 	rsb	r3, r0, #32
 800a294:	2b04      	cmp	r3, #4
 800a296:	dd7f      	ble.n	800a398 <_dtoa_r+0x918>
 800a298:	f1c0 001c 	rsb	r0, r0, #28
 800a29c:	9b04      	ldr	r3, [sp, #16]
 800a29e:	4403      	add	r3, r0
 800a2a0:	4480      	add	r8, r0
 800a2a2:	4405      	add	r5, r0
 800a2a4:	9304      	str	r3, [sp, #16]
 800a2a6:	f1b8 0f00 	cmp.w	r8, #0
 800a2aa:	dd05      	ble.n	800a2b8 <_dtoa_r+0x838>
 800a2ac:	4659      	mov	r1, fp
 800a2ae:	4642      	mov	r2, r8
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	f000 fccf 	bl	800ac54 <__lshift>
 800a2b6:	4683      	mov	fp, r0
 800a2b8:	9b04      	ldr	r3, [sp, #16]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	dd05      	ble.n	800a2ca <_dtoa_r+0x84a>
 800a2be:	4631      	mov	r1, r6
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	f000 fcc6 	bl	800ac54 <__lshift>
 800a2c8:	4606      	mov	r6, r0
 800a2ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d069      	beq.n	800a3a4 <_dtoa_r+0x924>
 800a2d0:	4631      	mov	r1, r6
 800a2d2:	4658      	mov	r0, fp
 800a2d4:	f000 fd2a 	bl	800ad2c <__mcmp>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	da63      	bge.n	800a3a4 <_dtoa_r+0x924>
 800a2dc:	2300      	movs	r3, #0
 800a2de:	4659      	mov	r1, fp
 800a2e0:	220a      	movs	r2, #10
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	f000 fb06 	bl	800a8f4 <__multadd>
 800a2e8:	9b08      	ldr	r3, [sp, #32]
 800a2ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a2ee:	4683      	mov	fp, r0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	f000 818f 	beq.w	800a614 <_dtoa_r+0xb94>
 800a2f6:	4639      	mov	r1, r7
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	220a      	movs	r2, #10
 800a2fc:	4620      	mov	r0, r4
 800a2fe:	f000 faf9 	bl	800a8f4 <__multadd>
 800a302:	f1b9 0f00 	cmp.w	r9, #0
 800a306:	4607      	mov	r7, r0
 800a308:	f300 808e 	bgt.w	800a428 <_dtoa_r+0x9a8>
 800a30c:	9b05      	ldr	r3, [sp, #20]
 800a30e:	2b02      	cmp	r3, #2
 800a310:	dc50      	bgt.n	800a3b4 <_dtoa_r+0x934>
 800a312:	e089      	b.n	800a428 <_dtoa_r+0x9a8>
 800a314:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a316:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a31a:	e75d      	b.n	800a1d8 <_dtoa_r+0x758>
 800a31c:	9b01      	ldr	r3, [sp, #4]
 800a31e:	1e5e      	subs	r6, r3, #1
 800a320:	9b06      	ldr	r3, [sp, #24]
 800a322:	42b3      	cmp	r3, r6
 800a324:	bfbf      	itttt	lt
 800a326:	9b06      	ldrlt	r3, [sp, #24]
 800a328:	9606      	strlt	r6, [sp, #24]
 800a32a:	1af2      	sublt	r2, r6, r3
 800a32c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a32e:	bfb6      	itet	lt
 800a330:	189b      	addlt	r3, r3, r2
 800a332:	1b9e      	subge	r6, r3, r6
 800a334:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a336:	9b01      	ldr	r3, [sp, #4]
 800a338:	bfb8      	it	lt
 800a33a:	2600      	movlt	r6, #0
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	bfb5      	itete	lt
 800a340:	eba8 0503 	sublt.w	r5, r8, r3
 800a344:	9b01      	ldrge	r3, [sp, #4]
 800a346:	2300      	movlt	r3, #0
 800a348:	4645      	movge	r5, r8
 800a34a:	e747      	b.n	800a1dc <_dtoa_r+0x75c>
 800a34c:	9e06      	ldr	r6, [sp, #24]
 800a34e:	9f08      	ldr	r7, [sp, #32]
 800a350:	4645      	mov	r5, r8
 800a352:	e74c      	b.n	800a1ee <_dtoa_r+0x76e>
 800a354:	9a06      	ldr	r2, [sp, #24]
 800a356:	e775      	b.n	800a244 <_dtoa_r+0x7c4>
 800a358:	9b05      	ldr	r3, [sp, #20]
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	dc18      	bgt.n	800a390 <_dtoa_r+0x910>
 800a35e:	9b02      	ldr	r3, [sp, #8]
 800a360:	b9b3      	cbnz	r3, 800a390 <_dtoa_r+0x910>
 800a362:	9b03      	ldr	r3, [sp, #12]
 800a364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a368:	b9a3      	cbnz	r3, 800a394 <_dtoa_r+0x914>
 800a36a:	9b03      	ldr	r3, [sp, #12]
 800a36c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a370:	0d1b      	lsrs	r3, r3, #20
 800a372:	051b      	lsls	r3, r3, #20
 800a374:	b12b      	cbz	r3, 800a382 <_dtoa_r+0x902>
 800a376:	9b04      	ldr	r3, [sp, #16]
 800a378:	3301      	adds	r3, #1
 800a37a:	9304      	str	r3, [sp, #16]
 800a37c:	f108 0801 	add.w	r8, r8, #1
 800a380:	2301      	movs	r3, #1
 800a382:	9306      	str	r3, [sp, #24]
 800a384:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a386:	2b00      	cmp	r3, #0
 800a388:	f47f af74 	bne.w	800a274 <_dtoa_r+0x7f4>
 800a38c:	2001      	movs	r0, #1
 800a38e:	e779      	b.n	800a284 <_dtoa_r+0x804>
 800a390:	2300      	movs	r3, #0
 800a392:	e7f6      	b.n	800a382 <_dtoa_r+0x902>
 800a394:	9b02      	ldr	r3, [sp, #8]
 800a396:	e7f4      	b.n	800a382 <_dtoa_r+0x902>
 800a398:	d085      	beq.n	800a2a6 <_dtoa_r+0x826>
 800a39a:	4618      	mov	r0, r3
 800a39c:	301c      	adds	r0, #28
 800a39e:	e77d      	b.n	800a29c <_dtoa_r+0x81c>
 800a3a0:	40240000 	.word	0x40240000
 800a3a4:	9b01      	ldr	r3, [sp, #4]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	dc38      	bgt.n	800a41c <_dtoa_r+0x99c>
 800a3aa:	9b05      	ldr	r3, [sp, #20]
 800a3ac:	2b02      	cmp	r3, #2
 800a3ae:	dd35      	ble.n	800a41c <_dtoa_r+0x99c>
 800a3b0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a3b4:	f1b9 0f00 	cmp.w	r9, #0
 800a3b8:	d10d      	bne.n	800a3d6 <_dtoa_r+0x956>
 800a3ba:	4631      	mov	r1, r6
 800a3bc:	464b      	mov	r3, r9
 800a3be:	2205      	movs	r2, #5
 800a3c0:	4620      	mov	r0, r4
 800a3c2:	f000 fa97 	bl	800a8f4 <__multadd>
 800a3c6:	4601      	mov	r1, r0
 800a3c8:	4606      	mov	r6, r0
 800a3ca:	4658      	mov	r0, fp
 800a3cc:	f000 fcae 	bl	800ad2c <__mcmp>
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	f73f adbd 	bgt.w	8009f50 <_dtoa_r+0x4d0>
 800a3d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d8:	9d00      	ldr	r5, [sp, #0]
 800a3da:	ea6f 0a03 	mvn.w	sl, r3
 800a3de:	f04f 0800 	mov.w	r8, #0
 800a3e2:	4631      	mov	r1, r6
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	f000 fa63 	bl	800a8b0 <_Bfree>
 800a3ea:	2f00      	cmp	r7, #0
 800a3ec:	f43f aeb4 	beq.w	800a158 <_dtoa_r+0x6d8>
 800a3f0:	f1b8 0f00 	cmp.w	r8, #0
 800a3f4:	d005      	beq.n	800a402 <_dtoa_r+0x982>
 800a3f6:	45b8      	cmp	r8, r7
 800a3f8:	d003      	beq.n	800a402 <_dtoa_r+0x982>
 800a3fa:	4641      	mov	r1, r8
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	f000 fa57 	bl	800a8b0 <_Bfree>
 800a402:	4639      	mov	r1, r7
 800a404:	4620      	mov	r0, r4
 800a406:	f000 fa53 	bl	800a8b0 <_Bfree>
 800a40a:	e6a5      	b.n	800a158 <_dtoa_r+0x6d8>
 800a40c:	2600      	movs	r6, #0
 800a40e:	4637      	mov	r7, r6
 800a410:	e7e1      	b.n	800a3d6 <_dtoa_r+0x956>
 800a412:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a414:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a418:	4637      	mov	r7, r6
 800a41a:	e599      	b.n	8009f50 <_dtoa_r+0x4d0>
 800a41c:	9b08      	ldr	r3, [sp, #32]
 800a41e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a422:	2b00      	cmp	r3, #0
 800a424:	f000 80fd 	beq.w	800a622 <_dtoa_r+0xba2>
 800a428:	2d00      	cmp	r5, #0
 800a42a:	dd05      	ble.n	800a438 <_dtoa_r+0x9b8>
 800a42c:	4639      	mov	r1, r7
 800a42e:	462a      	mov	r2, r5
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fc0f 	bl	800ac54 <__lshift>
 800a436:	4607      	mov	r7, r0
 800a438:	9b06      	ldr	r3, [sp, #24]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d05c      	beq.n	800a4f8 <_dtoa_r+0xa78>
 800a43e:	6879      	ldr	r1, [r7, #4]
 800a440:	4620      	mov	r0, r4
 800a442:	f000 f9f5 	bl	800a830 <_Balloc>
 800a446:	4605      	mov	r5, r0
 800a448:	b928      	cbnz	r0, 800a456 <_dtoa_r+0x9d6>
 800a44a:	4b80      	ldr	r3, [pc, #512]	; (800a64c <_dtoa_r+0xbcc>)
 800a44c:	4602      	mov	r2, r0
 800a44e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a452:	f7ff bb2e 	b.w	8009ab2 <_dtoa_r+0x32>
 800a456:	693a      	ldr	r2, [r7, #16]
 800a458:	3202      	adds	r2, #2
 800a45a:	0092      	lsls	r2, r2, #2
 800a45c:	f107 010c 	add.w	r1, r7, #12
 800a460:	300c      	adds	r0, #12
 800a462:	f7fe fc9e 	bl	8008da2 <memcpy>
 800a466:	2201      	movs	r2, #1
 800a468:	4629      	mov	r1, r5
 800a46a:	4620      	mov	r0, r4
 800a46c:	f000 fbf2 	bl	800ac54 <__lshift>
 800a470:	9b00      	ldr	r3, [sp, #0]
 800a472:	3301      	adds	r3, #1
 800a474:	9301      	str	r3, [sp, #4]
 800a476:	9b00      	ldr	r3, [sp, #0]
 800a478:	444b      	add	r3, r9
 800a47a:	9307      	str	r3, [sp, #28]
 800a47c:	9b02      	ldr	r3, [sp, #8]
 800a47e:	f003 0301 	and.w	r3, r3, #1
 800a482:	46b8      	mov	r8, r7
 800a484:	9306      	str	r3, [sp, #24]
 800a486:	4607      	mov	r7, r0
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	4631      	mov	r1, r6
 800a48c:	3b01      	subs	r3, #1
 800a48e:	4658      	mov	r0, fp
 800a490:	9302      	str	r3, [sp, #8]
 800a492:	f7ff fa69 	bl	8009968 <quorem>
 800a496:	4603      	mov	r3, r0
 800a498:	3330      	adds	r3, #48	; 0x30
 800a49a:	9004      	str	r0, [sp, #16]
 800a49c:	4641      	mov	r1, r8
 800a49e:	4658      	mov	r0, fp
 800a4a0:	9308      	str	r3, [sp, #32]
 800a4a2:	f000 fc43 	bl	800ad2c <__mcmp>
 800a4a6:	463a      	mov	r2, r7
 800a4a8:	4681      	mov	r9, r0
 800a4aa:	4631      	mov	r1, r6
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	f000 fc59 	bl	800ad64 <__mdiff>
 800a4b2:	68c2      	ldr	r2, [r0, #12]
 800a4b4:	9b08      	ldr	r3, [sp, #32]
 800a4b6:	4605      	mov	r5, r0
 800a4b8:	bb02      	cbnz	r2, 800a4fc <_dtoa_r+0xa7c>
 800a4ba:	4601      	mov	r1, r0
 800a4bc:	4658      	mov	r0, fp
 800a4be:	f000 fc35 	bl	800ad2c <__mcmp>
 800a4c2:	9b08      	ldr	r3, [sp, #32]
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	4629      	mov	r1, r5
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a4ce:	f000 f9ef 	bl	800a8b0 <_Bfree>
 800a4d2:	9b05      	ldr	r3, [sp, #20]
 800a4d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4d6:	9d01      	ldr	r5, [sp, #4]
 800a4d8:	ea43 0102 	orr.w	r1, r3, r2
 800a4dc:	9b06      	ldr	r3, [sp, #24]
 800a4de:	430b      	orrs	r3, r1
 800a4e0:	9b08      	ldr	r3, [sp, #32]
 800a4e2:	d10d      	bne.n	800a500 <_dtoa_r+0xa80>
 800a4e4:	2b39      	cmp	r3, #57	; 0x39
 800a4e6:	d029      	beq.n	800a53c <_dtoa_r+0xabc>
 800a4e8:	f1b9 0f00 	cmp.w	r9, #0
 800a4ec:	dd01      	ble.n	800a4f2 <_dtoa_r+0xa72>
 800a4ee:	9b04      	ldr	r3, [sp, #16]
 800a4f0:	3331      	adds	r3, #49	; 0x31
 800a4f2:	9a02      	ldr	r2, [sp, #8]
 800a4f4:	7013      	strb	r3, [r2, #0]
 800a4f6:	e774      	b.n	800a3e2 <_dtoa_r+0x962>
 800a4f8:	4638      	mov	r0, r7
 800a4fa:	e7b9      	b.n	800a470 <_dtoa_r+0x9f0>
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	e7e2      	b.n	800a4c6 <_dtoa_r+0xa46>
 800a500:	f1b9 0f00 	cmp.w	r9, #0
 800a504:	db06      	blt.n	800a514 <_dtoa_r+0xa94>
 800a506:	9905      	ldr	r1, [sp, #20]
 800a508:	ea41 0909 	orr.w	r9, r1, r9
 800a50c:	9906      	ldr	r1, [sp, #24]
 800a50e:	ea59 0101 	orrs.w	r1, r9, r1
 800a512:	d120      	bne.n	800a556 <_dtoa_r+0xad6>
 800a514:	2a00      	cmp	r2, #0
 800a516:	ddec      	ble.n	800a4f2 <_dtoa_r+0xa72>
 800a518:	4659      	mov	r1, fp
 800a51a:	2201      	movs	r2, #1
 800a51c:	4620      	mov	r0, r4
 800a51e:	9301      	str	r3, [sp, #4]
 800a520:	f000 fb98 	bl	800ac54 <__lshift>
 800a524:	4631      	mov	r1, r6
 800a526:	4683      	mov	fp, r0
 800a528:	f000 fc00 	bl	800ad2c <__mcmp>
 800a52c:	2800      	cmp	r0, #0
 800a52e:	9b01      	ldr	r3, [sp, #4]
 800a530:	dc02      	bgt.n	800a538 <_dtoa_r+0xab8>
 800a532:	d1de      	bne.n	800a4f2 <_dtoa_r+0xa72>
 800a534:	07da      	lsls	r2, r3, #31
 800a536:	d5dc      	bpl.n	800a4f2 <_dtoa_r+0xa72>
 800a538:	2b39      	cmp	r3, #57	; 0x39
 800a53a:	d1d8      	bne.n	800a4ee <_dtoa_r+0xa6e>
 800a53c:	9a02      	ldr	r2, [sp, #8]
 800a53e:	2339      	movs	r3, #57	; 0x39
 800a540:	7013      	strb	r3, [r2, #0]
 800a542:	462b      	mov	r3, r5
 800a544:	461d      	mov	r5, r3
 800a546:	3b01      	subs	r3, #1
 800a548:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a54c:	2a39      	cmp	r2, #57	; 0x39
 800a54e:	d050      	beq.n	800a5f2 <_dtoa_r+0xb72>
 800a550:	3201      	adds	r2, #1
 800a552:	701a      	strb	r2, [r3, #0]
 800a554:	e745      	b.n	800a3e2 <_dtoa_r+0x962>
 800a556:	2a00      	cmp	r2, #0
 800a558:	dd03      	ble.n	800a562 <_dtoa_r+0xae2>
 800a55a:	2b39      	cmp	r3, #57	; 0x39
 800a55c:	d0ee      	beq.n	800a53c <_dtoa_r+0xabc>
 800a55e:	3301      	adds	r3, #1
 800a560:	e7c7      	b.n	800a4f2 <_dtoa_r+0xa72>
 800a562:	9a01      	ldr	r2, [sp, #4]
 800a564:	9907      	ldr	r1, [sp, #28]
 800a566:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a56a:	428a      	cmp	r2, r1
 800a56c:	d02a      	beq.n	800a5c4 <_dtoa_r+0xb44>
 800a56e:	4659      	mov	r1, fp
 800a570:	2300      	movs	r3, #0
 800a572:	220a      	movs	r2, #10
 800a574:	4620      	mov	r0, r4
 800a576:	f000 f9bd 	bl	800a8f4 <__multadd>
 800a57a:	45b8      	cmp	r8, r7
 800a57c:	4683      	mov	fp, r0
 800a57e:	f04f 0300 	mov.w	r3, #0
 800a582:	f04f 020a 	mov.w	r2, #10
 800a586:	4641      	mov	r1, r8
 800a588:	4620      	mov	r0, r4
 800a58a:	d107      	bne.n	800a59c <_dtoa_r+0xb1c>
 800a58c:	f000 f9b2 	bl	800a8f4 <__multadd>
 800a590:	4680      	mov	r8, r0
 800a592:	4607      	mov	r7, r0
 800a594:	9b01      	ldr	r3, [sp, #4]
 800a596:	3301      	adds	r3, #1
 800a598:	9301      	str	r3, [sp, #4]
 800a59a:	e775      	b.n	800a488 <_dtoa_r+0xa08>
 800a59c:	f000 f9aa 	bl	800a8f4 <__multadd>
 800a5a0:	4639      	mov	r1, r7
 800a5a2:	4680      	mov	r8, r0
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	220a      	movs	r2, #10
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	f000 f9a3 	bl	800a8f4 <__multadd>
 800a5ae:	4607      	mov	r7, r0
 800a5b0:	e7f0      	b.n	800a594 <_dtoa_r+0xb14>
 800a5b2:	f1b9 0f00 	cmp.w	r9, #0
 800a5b6:	9a00      	ldr	r2, [sp, #0]
 800a5b8:	bfcc      	ite	gt
 800a5ba:	464d      	movgt	r5, r9
 800a5bc:	2501      	movle	r5, #1
 800a5be:	4415      	add	r5, r2
 800a5c0:	f04f 0800 	mov.w	r8, #0
 800a5c4:	4659      	mov	r1, fp
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	9301      	str	r3, [sp, #4]
 800a5cc:	f000 fb42 	bl	800ac54 <__lshift>
 800a5d0:	4631      	mov	r1, r6
 800a5d2:	4683      	mov	fp, r0
 800a5d4:	f000 fbaa 	bl	800ad2c <__mcmp>
 800a5d8:	2800      	cmp	r0, #0
 800a5da:	dcb2      	bgt.n	800a542 <_dtoa_r+0xac2>
 800a5dc:	d102      	bne.n	800a5e4 <_dtoa_r+0xb64>
 800a5de:	9b01      	ldr	r3, [sp, #4]
 800a5e0:	07db      	lsls	r3, r3, #31
 800a5e2:	d4ae      	bmi.n	800a542 <_dtoa_r+0xac2>
 800a5e4:	462b      	mov	r3, r5
 800a5e6:	461d      	mov	r5, r3
 800a5e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a5ec:	2a30      	cmp	r2, #48	; 0x30
 800a5ee:	d0fa      	beq.n	800a5e6 <_dtoa_r+0xb66>
 800a5f0:	e6f7      	b.n	800a3e2 <_dtoa_r+0x962>
 800a5f2:	9a00      	ldr	r2, [sp, #0]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d1a5      	bne.n	800a544 <_dtoa_r+0xac4>
 800a5f8:	f10a 0a01 	add.w	sl, sl, #1
 800a5fc:	2331      	movs	r3, #49	; 0x31
 800a5fe:	e779      	b.n	800a4f4 <_dtoa_r+0xa74>
 800a600:	4b13      	ldr	r3, [pc, #76]	; (800a650 <_dtoa_r+0xbd0>)
 800a602:	f7ff baaf 	b.w	8009b64 <_dtoa_r+0xe4>
 800a606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f47f aa86 	bne.w	8009b1a <_dtoa_r+0x9a>
 800a60e:	4b11      	ldr	r3, [pc, #68]	; (800a654 <_dtoa_r+0xbd4>)
 800a610:	f7ff baa8 	b.w	8009b64 <_dtoa_r+0xe4>
 800a614:	f1b9 0f00 	cmp.w	r9, #0
 800a618:	dc03      	bgt.n	800a622 <_dtoa_r+0xba2>
 800a61a:	9b05      	ldr	r3, [sp, #20]
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	f73f aec9 	bgt.w	800a3b4 <_dtoa_r+0x934>
 800a622:	9d00      	ldr	r5, [sp, #0]
 800a624:	4631      	mov	r1, r6
 800a626:	4658      	mov	r0, fp
 800a628:	f7ff f99e 	bl	8009968 <quorem>
 800a62c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a630:	f805 3b01 	strb.w	r3, [r5], #1
 800a634:	9a00      	ldr	r2, [sp, #0]
 800a636:	1aaa      	subs	r2, r5, r2
 800a638:	4591      	cmp	r9, r2
 800a63a:	ddba      	ble.n	800a5b2 <_dtoa_r+0xb32>
 800a63c:	4659      	mov	r1, fp
 800a63e:	2300      	movs	r3, #0
 800a640:	220a      	movs	r2, #10
 800a642:	4620      	mov	r0, r4
 800a644:	f000 f956 	bl	800a8f4 <__multadd>
 800a648:	4683      	mov	fp, r0
 800a64a:	e7eb      	b.n	800a624 <_dtoa_r+0xba4>
 800a64c:	0800bc67 	.word	0x0800bc67
 800a650:	0800bbc0 	.word	0x0800bbc0
 800a654:	0800bbe4 	.word	0x0800bbe4

0800a658 <__sflush_r>:
 800a658:	898a      	ldrh	r2, [r1, #12]
 800a65a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a65e:	4605      	mov	r5, r0
 800a660:	0710      	lsls	r0, r2, #28
 800a662:	460c      	mov	r4, r1
 800a664:	d458      	bmi.n	800a718 <__sflush_r+0xc0>
 800a666:	684b      	ldr	r3, [r1, #4]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	dc05      	bgt.n	800a678 <__sflush_r+0x20>
 800a66c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a66e:	2b00      	cmp	r3, #0
 800a670:	dc02      	bgt.n	800a678 <__sflush_r+0x20>
 800a672:	2000      	movs	r0, #0
 800a674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a678:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a67a:	2e00      	cmp	r6, #0
 800a67c:	d0f9      	beq.n	800a672 <__sflush_r+0x1a>
 800a67e:	2300      	movs	r3, #0
 800a680:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a684:	682f      	ldr	r7, [r5, #0]
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	d032      	beq.n	800a6f0 <__sflush_r+0x98>
 800a68a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a68c:	89a3      	ldrh	r3, [r4, #12]
 800a68e:	075a      	lsls	r2, r3, #29
 800a690:	d505      	bpl.n	800a69e <__sflush_r+0x46>
 800a692:	6863      	ldr	r3, [r4, #4]
 800a694:	1ac0      	subs	r0, r0, r3
 800a696:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a698:	b10b      	cbz	r3, 800a69e <__sflush_r+0x46>
 800a69a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a69c:	1ac0      	subs	r0, r0, r3
 800a69e:	2300      	movs	r3, #0
 800a6a0:	4602      	mov	r2, r0
 800a6a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6a4:	6a21      	ldr	r1, [r4, #32]
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	47b0      	blx	r6
 800a6aa:	1c43      	adds	r3, r0, #1
 800a6ac:	89a3      	ldrh	r3, [r4, #12]
 800a6ae:	d106      	bne.n	800a6be <__sflush_r+0x66>
 800a6b0:	6829      	ldr	r1, [r5, #0]
 800a6b2:	291d      	cmp	r1, #29
 800a6b4:	d82c      	bhi.n	800a710 <__sflush_r+0xb8>
 800a6b6:	4a2a      	ldr	r2, [pc, #168]	; (800a760 <__sflush_r+0x108>)
 800a6b8:	40ca      	lsrs	r2, r1
 800a6ba:	07d6      	lsls	r6, r2, #31
 800a6bc:	d528      	bpl.n	800a710 <__sflush_r+0xb8>
 800a6be:	2200      	movs	r2, #0
 800a6c0:	6062      	str	r2, [r4, #4]
 800a6c2:	04d9      	lsls	r1, r3, #19
 800a6c4:	6922      	ldr	r2, [r4, #16]
 800a6c6:	6022      	str	r2, [r4, #0]
 800a6c8:	d504      	bpl.n	800a6d4 <__sflush_r+0x7c>
 800a6ca:	1c42      	adds	r2, r0, #1
 800a6cc:	d101      	bne.n	800a6d2 <__sflush_r+0x7a>
 800a6ce:	682b      	ldr	r3, [r5, #0]
 800a6d0:	b903      	cbnz	r3, 800a6d4 <__sflush_r+0x7c>
 800a6d2:	6560      	str	r0, [r4, #84]	; 0x54
 800a6d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6d6:	602f      	str	r7, [r5, #0]
 800a6d8:	2900      	cmp	r1, #0
 800a6da:	d0ca      	beq.n	800a672 <__sflush_r+0x1a>
 800a6dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6e0:	4299      	cmp	r1, r3
 800a6e2:	d002      	beq.n	800a6ea <__sflush_r+0x92>
 800a6e4:	4628      	mov	r0, r5
 800a6e6:	f000 fc31 	bl	800af4c <_free_r>
 800a6ea:	2000      	movs	r0, #0
 800a6ec:	6360      	str	r0, [r4, #52]	; 0x34
 800a6ee:	e7c1      	b.n	800a674 <__sflush_r+0x1c>
 800a6f0:	6a21      	ldr	r1, [r4, #32]
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	4628      	mov	r0, r5
 800a6f6:	47b0      	blx	r6
 800a6f8:	1c41      	adds	r1, r0, #1
 800a6fa:	d1c7      	bne.n	800a68c <__sflush_r+0x34>
 800a6fc:	682b      	ldr	r3, [r5, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d0c4      	beq.n	800a68c <__sflush_r+0x34>
 800a702:	2b1d      	cmp	r3, #29
 800a704:	d001      	beq.n	800a70a <__sflush_r+0xb2>
 800a706:	2b16      	cmp	r3, #22
 800a708:	d101      	bne.n	800a70e <__sflush_r+0xb6>
 800a70a:	602f      	str	r7, [r5, #0]
 800a70c:	e7b1      	b.n	800a672 <__sflush_r+0x1a>
 800a70e:	89a3      	ldrh	r3, [r4, #12]
 800a710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a714:	81a3      	strh	r3, [r4, #12]
 800a716:	e7ad      	b.n	800a674 <__sflush_r+0x1c>
 800a718:	690f      	ldr	r7, [r1, #16]
 800a71a:	2f00      	cmp	r7, #0
 800a71c:	d0a9      	beq.n	800a672 <__sflush_r+0x1a>
 800a71e:	0793      	lsls	r3, r2, #30
 800a720:	680e      	ldr	r6, [r1, #0]
 800a722:	bf08      	it	eq
 800a724:	694b      	ldreq	r3, [r1, #20]
 800a726:	600f      	str	r7, [r1, #0]
 800a728:	bf18      	it	ne
 800a72a:	2300      	movne	r3, #0
 800a72c:	eba6 0807 	sub.w	r8, r6, r7
 800a730:	608b      	str	r3, [r1, #8]
 800a732:	f1b8 0f00 	cmp.w	r8, #0
 800a736:	dd9c      	ble.n	800a672 <__sflush_r+0x1a>
 800a738:	6a21      	ldr	r1, [r4, #32]
 800a73a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a73c:	4643      	mov	r3, r8
 800a73e:	463a      	mov	r2, r7
 800a740:	4628      	mov	r0, r5
 800a742:	47b0      	blx	r6
 800a744:	2800      	cmp	r0, #0
 800a746:	dc06      	bgt.n	800a756 <__sflush_r+0xfe>
 800a748:	89a3      	ldrh	r3, [r4, #12]
 800a74a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a74e:	81a3      	strh	r3, [r4, #12]
 800a750:	f04f 30ff 	mov.w	r0, #4294967295
 800a754:	e78e      	b.n	800a674 <__sflush_r+0x1c>
 800a756:	4407      	add	r7, r0
 800a758:	eba8 0800 	sub.w	r8, r8, r0
 800a75c:	e7e9      	b.n	800a732 <__sflush_r+0xda>
 800a75e:	bf00      	nop
 800a760:	20400001 	.word	0x20400001

0800a764 <_fflush_r>:
 800a764:	b538      	push	{r3, r4, r5, lr}
 800a766:	690b      	ldr	r3, [r1, #16]
 800a768:	4605      	mov	r5, r0
 800a76a:	460c      	mov	r4, r1
 800a76c:	b913      	cbnz	r3, 800a774 <_fflush_r+0x10>
 800a76e:	2500      	movs	r5, #0
 800a770:	4628      	mov	r0, r5
 800a772:	bd38      	pop	{r3, r4, r5, pc}
 800a774:	b118      	cbz	r0, 800a77e <_fflush_r+0x1a>
 800a776:	6983      	ldr	r3, [r0, #24]
 800a778:	b90b      	cbnz	r3, 800a77e <_fflush_r+0x1a>
 800a77a:	f7fe fa4d 	bl	8008c18 <__sinit>
 800a77e:	4b14      	ldr	r3, [pc, #80]	; (800a7d0 <_fflush_r+0x6c>)
 800a780:	429c      	cmp	r4, r3
 800a782:	d11b      	bne.n	800a7bc <_fflush_r+0x58>
 800a784:	686c      	ldr	r4, [r5, #4]
 800a786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d0ef      	beq.n	800a76e <_fflush_r+0xa>
 800a78e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a790:	07d0      	lsls	r0, r2, #31
 800a792:	d404      	bmi.n	800a79e <_fflush_r+0x3a>
 800a794:	0599      	lsls	r1, r3, #22
 800a796:	d402      	bmi.n	800a79e <_fflush_r+0x3a>
 800a798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a79a:	f7fe fb00 	bl	8008d9e <__retarget_lock_acquire_recursive>
 800a79e:	4628      	mov	r0, r5
 800a7a0:	4621      	mov	r1, r4
 800a7a2:	f7ff ff59 	bl	800a658 <__sflush_r>
 800a7a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7a8:	07da      	lsls	r2, r3, #31
 800a7aa:	4605      	mov	r5, r0
 800a7ac:	d4e0      	bmi.n	800a770 <_fflush_r+0xc>
 800a7ae:	89a3      	ldrh	r3, [r4, #12]
 800a7b0:	059b      	lsls	r3, r3, #22
 800a7b2:	d4dd      	bmi.n	800a770 <_fflush_r+0xc>
 800a7b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7b6:	f7fe faf3 	bl	8008da0 <__retarget_lock_release_recursive>
 800a7ba:	e7d9      	b.n	800a770 <_fflush_r+0xc>
 800a7bc:	4b05      	ldr	r3, [pc, #20]	; (800a7d4 <_fflush_r+0x70>)
 800a7be:	429c      	cmp	r4, r3
 800a7c0:	d101      	bne.n	800a7c6 <_fflush_r+0x62>
 800a7c2:	68ac      	ldr	r4, [r5, #8]
 800a7c4:	e7df      	b.n	800a786 <_fflush_r+0x22>
 800a7c6:	4b04      	ldr	r3, [pc, #16]	; (800a7d8 <_fflush_r+0x74>)
 800a7c8:	429c      	cmp	r4, r3
 800a7ca:	bf08      	it	eq
 800a7cc:	68ec      	ldreq	r4, [r5, #12]
 800a7ce:	e7da      	b.n	800a786 <_fflush_r+0x22>
 800a7d0:	0800bb6c 	.word	0x0800bb6c
 800a7d4:	0800bb8c 	.word	0x0800bb8c
 800a7d8:	0800bb4c 	.word	0x0800bb4c

0800a7dc <_localeconv_r>:
 800a7dc:	4800      	ldr	r0, [pc, #0]	; (800a7e0 <_localeconv_r+0x4>)
 800a7de:	4770      	bx	lr
 800a7e0:	20000164 	.word	0x20000164

0800a7e4 <_lseek_r>:
 800a7e4:	b538      	push	{r3, r4, r5, lr}
 800a7e6:	4d07      	ldr	r5, [pc, #28]	; (800a804 <_lseek_r+0x20>)
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	4608      	mov	r0, r1
 800a7ec:	4611      	mov	r1, r2
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	602a      	str	r2, [r5, #0]
 800a7f2:	461a      	mov	r2, r3
 800a7f4:	f7f7 f992 	bl	8001b1c <_lseek>
 800a7f8:	1c43      	adds	r3, r0, #1
 800a7fa:	d102      	bne.n	800a802 <_lseek_r+0x1e>
 800a7fc:	682b      	ldr	r3, [r5, #0]
 800a7fe:	b103      	cbz	r3, 800a802 <_lseek_r+0x1e>
 800a800:	6023      	str	r3, [r4, #0]
 800a802:	bd38      	pop	{r3, r4, r5, pc}
 800a804:	2000235c 	.word	0x2000235c

0800a808 <malloc>:
 800a808:	4b02      	ldr	r3, [pc, #8]	; (800a814 <malloc+0xc>)
 800a80a:	4601      	mov	r1, r0
 800a80c:	6818      	ldr	r0, [r3, #0]
 800a80e:	f7fe badf 	b.w	8008dd0 <_malloc_r>
 800a812:	bf00      	nop
 800a814:	20000010 	.word	0x20000010

0800a818 <__malloc_lock>:
 800a818:	4801      	ldr	r0, [pc, #4]	; (800a820 <__malloc_lock+0x8>)
 800a81a:	f7fe bac0 	b.w	8008d9e <__retarget_lock_acquire_recursive>
 800a81e:	bf00      	nop
 800a820:	20002354 	.word	0x20002354

0800a824 <__malloc_unlock>:
 800a824:	4801      	ldr	r0, [pc, #4]	; (800a82c <__malloc_unlock+0x8>)
 800a826:	f7fe babb 	b.w	8008da0 <__retarget_lock_release_recursive>
 800a82a:	bf00      	nop
 800a82c:	20002354 	.word	0x20002354

0800a830 <_Balloc>:
 800a830:	b570      	push	{r4, r5, r6, lr}
 800a832:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a834:	4604      	mov	r4, r0
 800a836:	460d      	mov	r5, r1
 800a838:	b976      	cbnz	r6, 800a858 <_Balloc+0x28>
 800a83a:	2010      	movs	r0, #16
 800a83c:	f7ff ffe4 	bl	800a808 <malloc>
 800a840:	4602      	mov	r2, r0
 800a842:	6260      	str	r0, [r4, #36]	; 0x24
 800a844:	b920      	cbnz	r0, 800a850 <_Balloc+0x20>
 800a846:	4b18      	ldr	r3, [pc, #96]	; (800a8a8 <_Balloc+0x78>)
 800a848:	4818      	ldr	r0, [pc, #96]	; (800a8ac <_Balloc+0x7c>)
 800a84a:	2166      	movs	r1, #102	; 0x66
 800a84c:	f000 fd3c 	bl	800b2c8 <__assert_func>
 800a850:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a854:	6006      	str	r6, [r0, #0]
 800a856:	60c6      	str	r6, [r0, #12]
 800a858:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a85a:	68f3      	ldr	r3, [r6, #12]
 800a85c:	b183      	cbz	r3, 800a880 <_Balloc+0x50>
 800a85e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a860:	68db      	ldr	r3, [r3, #12]
 800a862:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a866:	b9b8      	cbnz	r0, 800a898 <_Balloc+0x68>
 800a868:	2101      	movs	r1, #1
 800a86a:	fa01 f605 	lsl.w	r6, r1, r5
 800a86e:	1d72      	adds	r2, r6, #5
 800a870:	0092      	lsls	r2, r2, #2
 800a872:	4620      	mov	r0, r4
 800a874:	f000 fb5a 	bl	800af2c <_calloc_r>
 800a878:	b160      	cbz	r0, 800a894 <_Balloc+0x64>
 800a87a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a87e:	e00e      	b.n	800a89e <_Balloc+0x6e>
 800a880:	2221      	movs	r2, #33	; 0x21
 800a882:	2104      	movs	r1, #4
 800a884:	4620      	mov	r0, r4
 800a886:	f000 fb51 	bl	800af2c <_calloc_r>
 800a88a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a88c:	60f0      	str	r0, [r6, #12]
 800a88e:	68db      	ldr	r3, [r3, #12]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d1e4      	bne.n	800a85e <_Balloc+0x2e>
 800a894:	2000      	movs	r0, #0
 800a896:	bd70      	pop	{r4, r5, r6, pc}
 800a898:	6802      	ldr	r2, [r0, #0]
 800a89a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a89e:	2300      	movs	r3, #0
 800a8a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a8a4:	e7f7      	b.n	800a896 <_Balloc+0x66>
 800a8a6:	bf00      	nop
 800a8a8:	0800bbf1 	.word	0x0800bbf1
 800a8ac:	0800bc78 	.word	0x0800bc78

0800a8b0 <_Bfree>:
 800a8b0:	b570      	push	{r4, r5, r6, lr}
 800a8b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a8b4:	4605      	mov	r5, r0
 800a8b6:	460c      	mov	r4, r1
 800a8b8:	b976      	cbnz	r6, 800a8d8 <_Bfree+0x28>
 800a8ba:	2010      	movs	r0, #16
 800a8bc:	f7ff ffa4 	bl	800a808 <malloc>
 800a8c0:	4602      	mov	r2, r0
 800a8c2:	6268      	str	r0, [r5, #36]	; 0x24
 800a8c4:	b920      	cbnz	r0, 800a8d0 <_Bfree+0x20>
 800a8c6:	4b09      	ldr	r3, [pc, #36]	; (800a8ec <_Bfree+0x3c>)
 800a8c8:	4809      	ldr	r0, [pc, #36]	; (800a8f0 <_Bfree+0x40>)
 800a8ca:	218a      	movs	r1, #138	; 0x8a
 800a8cc:	f000 fcfc 	bl	800b2c8 <__assert_func>
 800a8d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a8d4:	6006      	str	r6, [r0, #0]
 800a8d6:	60c6      	str	r6, [r0, #12]
 800a8d8:	b13c      	cbz	r4, 800a8ea <_Bfree+0x3a>
 800a8da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a8dc:	6862      	ldr	r2, [r4, #4]
 800a8de:	68db      	ldr	r3, [r3, #12]
 800a8e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a8e4:	6021      	str	r1, [r4, #0]
 800a8e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a8ea:	bd70      	pop	{r4, r5, r6, pc}
 800a8ec:	0800bbf1 	.word	0x0800bbf1
 800a8f0:	0800bc78 	.word	0x0800bc78

0800a8f4 <__multadd>:
 800a8f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8f8:	690e      	ldr	r6, [r1, #16]
 800a8fa:	4607      	mov	r7, r0
 800a8fc:	4698      	mov	r8, r3
 800a8fe:	460c      	mov	r4, r1
 800a900:	f101 0014 	add.w	r0, r1, #20
 800a904:	2300      	movs	r3, #0
 800a906:	6805      	ldr	r5, [r0, #0]
 800a908:	b2a9      	uxth	r1, r5
 800a90a:	fb02 8101 	mla	r1, r2, r1, r8
 800a90e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a912:	0c2d      	lsrs	r5, r5, #16
 800a914:	fb02 c505 	mla	r5, r2, r5, ip
 800a918:	b289      	uxth	r1, r1
 800a91a:	3301      	adds	r3, #1
 800a91c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a920:	429e      	cmp	r6, r3
 800a922:	f840 1b04 	str.w	r1, [r0], #4
 800a926:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a92a:	dcec      	bgt.n	800a906 <__multadd+0x12>
 800a92c:	f1b8 0f00 	cmp.w	r8, #0
 800a930:	d022      	beq.n	800a978 <__multadd+0x84>
 800a932:	68a3      	ldr	r3, [r4, #8]
 800a934:	42b3      	cmp	r3, r6
 800a936:	dc19      	bgt.n	800a96c <__multadd+0x78>
 800a938:	6861      	ldr	r1, [r4, #4]
 800a93a:	4638      	mov	r0, r7
 800a93c:	3101      	adds	r1, #1
 800a93e:	f7ff ff77 	bl	800a830 <_Balloc>
 800a942:	4605      	mov	r5, r0
 800a944:	b928      	cbnz	r0, 800a952 <__multadd+0x5e>
 800a946:	4602      	mov	r2, r0
 800a948:	4b0d      	ldr	r3, [pc, #52]	; (800a980 <__multadd+0x8c>)
 800a94a:	480e      	ldr	r0, [pc, #56]	; (800a984 <__multadd+0x90>)
 800a94c:	21b5      	movs	r1, #181	; 0xb5
 800a94e:	f000 fcbb 	bl	800b2c8 <__assert_func>
 800a952:	6922      	ldr	r2, [r4, #16]
 800a954:	3202      	adds	r2, #2
 800a956:	f104 010c 	add.w	r1, r4, #12
 800a95a:	0092      	lsls	r2, r2, #2
 800a95c:	300c      	adds	r0, #12
 800a95e:	f7fe fa20 	bl	8008da2 <memcpy>
 800a962:	4621      	mov	r1, r4
 800a964:	4638      	mov	r0, r7
 800a966:	f7ff ffa3 	bl	800a8b0 <_Bfree>
 800a96a:	462c      	mov	r4, r5
 800a96c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a970:	3601      	adds	r6, #1
 800a972:	f8c3 8014 	str.w	r8, [r3, #20]
 800a976:	6126      	str	r6, [r4, #16]
 800a978:	4620      	mov	r0, r4
 800a97a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a97e:	bf00      	nop
 800a980:	0800bc67 	.word	0x0800bc67
 800a984:	0800bc78 	.word	0x0800bc78

0800a988 <__hi0bits>:
 800a988:	0c03      	lsrs	r3, r0, #16
 800a98a:	041b      	lsls	r3, r3, #16
 800a98c:	b9d3      	cbnz	r3, 800a9c4 <__hi0bits+0x3c>
 800a98e:	0400      	lsls	r0, r0, #16
 800a990:	2310      	movs	r3, #16
 800a992:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a996:	bf04      	itt	eq
 800a998:	0200      	lsleq	r0, r0, #8
 800a99a:	3308      	addeq	r3, #8
 800a99c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a9a0:	bf04      	itt	eq
 800a9a2:	0100      	lsleq	r0, r0, #4
 800a9a4:	3304      	addeq	r3, #4
 800a9a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a9aa:	bf04      	itt	eq
 800a9ac:	0080      	lsleq	r0, r0, #2
 800a9ae:	3302      	addeq	r3, #2
 800a9b0:	2800      	cmp	r0, #0
 800a9b2:	db05      	blt.n	800a9c0 <__hi0bits+0x38>
 800a9b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a9b8:	f103 0301 	add.w	r3, r3, #1
 800a9bc:	bf08      	it	eq
 800a9be:	2320      	moveq	r3, #32
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	4770      	bx	lr
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	e7e4      	b.n	800a992 <__hi0bits+0xa>

0800a9c8 <__lo0bits>:
 800a9c8:	6803      	ldr	r3, [r0, #0]
 800a9ca:	f013 0207 	ands.w	r2, r3, #7
 800a9ce:	4601      	mov	r1, r0
 800a9d0:	d00b      	beq.n	800a9ea <__lo0bits+0x22>
 800a9d2:	07da      	lsls	r2, r3, #31
 800a9d4:	d424      	bmi.n	800aa20 <__lo0bits+0x58>
 800a9d6:	0798      	lsls	r0, r3, #30
 800a9d8:	bf49      	itett	mi
 800a9da:	085b      	lsrmi	r3, r3, #1
 800a9dc:	089b      	lsrpl	r3, r3, #2
 800a9de:	2001      	movmi	r0, #1
 800a9e0:	600b      	strmi	r3, [r1, #0]
 800a9e2:	bf5c      	itt	pl
 800a9e4:	600b      	strpl	r3, [r1, #0]
 800a9e6:	2002      	movpl	r0, #2
 800a9e8:	4770      	bx	lr
 800a9ea:	b298      	uxth	r0, r3
 800a9ec:	b9b0      	cbnz	r0, 800aa1c <__lo0bits+0x54>
 800a9ee:	0c1b      	lsrs	r3, r3, #16
 800a9f0:	2010      	movs	r0, #16
 800a9f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a9f6:	bf04      	itt	eq
 800a9f8:	0a1b      	lsreq	r3, r3, #8
 800a9fa:	3008      	addeq	r0, #8
 800a9fc:	071a      	lsls	r2, r3, #28
 800a9fe:	bf04      	itt	eq
 800aa00:	091b      	lsreq	r3, r3, #4
 800aa02:	3004      	addeq	r0, #4
 800aa04:	079a      	lsls	r2, r3, #30
 800aa06:	bf04      	itt	eq
 800aa08:	089b      	lsreq	r3, r3, #2
 800aa0a:	3002      	addeq	r0, #2
 800aa0c:	07da      	lsls	r2, r3, #31
 800aa0e:	d403      	bmi.n	800aa18 <__lo0bits+0x50>
 800aa10:	085b      	lsrs	r3, r3, #1
 800aa12:	f100 0001 	add.w	r0, r0, #1
 800aa16:	d005      	beq.n	800aa24 <__lo0bits+0x5c>
 800aa18:	600b      	str	r3, [r1, #0]
 800aa1a:	4770      	bx	lr
 800aa1c:	4610      	mov	r0, r2
 800aa1e:	e7e8      	b.n	800a9f2 <__lo0bits+0x2a>
 800aa20:	2000      	movs	r0, #0
 800aa22:	4770      	bx	lr
 800aa24:	2020      	movs	r0, #32
 800aa26:	4770      	bx	lr

0800aa28 <__i2b>:
 800aa28:	b510      	push	{r4, lr}
 800aa2a:	460c      	mov	r4, r1
 800aa2c:	2101      	movs	r1, #1
 800aa2e:	f7ff feff 	bl	800a830 <_Balloc>
 800aa32:	4602      	mov	r2, r0
 800aa34:	b928      	cbnz	r0, 800aa42 <__i2b+0x1a>
 800aa36:	4b05      	ldr	r3, [pc, #20]	; (800aa4c <__i2b+0x24>)
 800aa38:	4805      	ldr	r0, [pc, #20]	; (800aa50 <__i2b+0x28>)
 800aa3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800aa3e:	f000 fc43 	bl	800b2c8 <__assert_func>
 800aa42:	2301      	movs	r3, #1
 800aa44:	6144      	str	r4, [r0, #20]
 800aa46:	6103      	str	r3, [r0, #16]
 800aa48:	bd10      	pop	{r4, pc}
 800aa4a:	bf00      	nop
 800aa4c:	0800bc67 	.word	0x0800bc67
 800aa50:	0800bc78 	.word	0x0800bc78

0800aa54 <__multiply>:
 800aa54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa58:	4614      	mov	r4, r2
 800aa5a:	690a      	ldr	r2, [r1, #16]
 800aa5c:	6923      	ldr	r3, [r4, #16]
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	bfb8      	it	lt
 800aa62:	460b      	movlt	r3, r1
 800aa64:	460d      	mov	r5, r1
 800aa66:	bfbc      	itt	lt
 800aa68:	4625      	movlt	r5, r4
 800aa6a:	461c      	movlt	r4, r3
 800aa6c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800aa70:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800aa74:	68ab      	ldr	r3, [r5, #8]
 800aa76:	6869      	ldr	r1, [r5, #4]
 800aa78:	eb0a 0709 	add.w	r7, sl, r9
 800aa7c:	42bb      	cmp	r3, r7
 800aa7e:	b085      	sub	sp, #20
 800aa80:	bfb8      	it	lt
 800aa82:	3101      	addlt	r1, #1
 800aa84:	f7ff fed4 	bl	800a830 <_Balloc>
 800aa88:	b930      	cbnz	r0, 800aa98 <__multiply+0x44>
 800aa8a:	4602      	mov	r2, r0
 800aa8c:	4b42      	ldr	r3, [pc, #264]	; (800ab98 <__multiply+0x144>)
 800aa8e:	4843      	ldr	r0, [pc, #268]	; (800ab9c <__multiply+0x148>)
 800aa90:	f240 115d 	movw	r1, #349	; 0x15d
 800aa94:	f000 fc18 	bl	800b2c8 <__assert_func>
 800aa98:	f100 0614 	add.w	r6, r0, #20
 800aa9c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800aaa0:	4633      	mov	r3, r6
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	4543      	cmp	r3, r8
 800aaa6:	d31e      	bcc.n	800aae6 <__multiply+0x92>
 800aaa8:	f105 0c14 	add.w	ip, r5, #20
 800aaac:	f104 0314 	add.w	r3, r4, #20
 800aab0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800aab4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800aab8:	9202      	str	r2, [sp, #8]
 800aaba:	ebac 0205 	sub.w	r2, ip, r5
 800aabe:	3a15      	subs	r2, #21
 800aac0:	f022 0203 	bic.w	r2, r2, #3
 800aac4:	3204      	adds	r2, #4
 800aac6:	f105 0115 	add.w	r1, r5, #21
 800aaca:	458c      	cmp	ip, r1
 800aacc:	bf38      	it	cc
 800aace:	2204      	movcc	r2, #4
 800aad0:	9201      	str	r2, [sp, #4]
 800aad2:	9a02      	ldr	r2, [sp, #8]
 800aad4:	9303      	str	r3, [sp, #12]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d808      	bhi.n	800aaec <__multiply+0x98>
 800aada:	2f00      	cmp	r7, #0
 800aadc:	dc55      	bgt.n	800ab8a <__multiply+0x136>
 800aade:	6107      	str	r7, [r0, #16]
 800aae0:	b005      	add	sp, #20
 800aae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aae6:	f843 2b04 	str.w	r2, [r3], #4
 800aaea:	e7db      	b.n	800aaa4 <__multiply+0x50>
 800aaec:	f8b3 a000 	ldrh.w	sl, [r3]
 800aaf0:	f1ba 0f00 	cmp.w	sl, #0
 800aaf4:	d020      	beq.n	800ab38 <__multiply+0xe4>
 800aaf6:	f105 0e14 	add.w	lr, r5, #20
 800aafa:	46b1      	mov	r9, r6
 800aafc:	2200      	movs	r2, #0
 800aafe:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ab02:	f8d9 b000 	ldr.w	fp, [r9]
 800ab06:	b2a1      	uxth	r1, r4
 800ab08:	fa1f fb8b 	uxth.w	fp, fp
 800ab0c:	fb0a b101 	mla	r1, sl, r1, fp
 800ab10:	4411      	add	r1, r2
 800ab12:	f8d9 2000 	ldr.w	r2, [r9]
 800ab16:	0c24      	lsrs	r4, r4, #16
 800ab18:	0c12      	lsrs	r2, r2, #16
 800ab1a:	fb0a 2404 	mla	r4, sl, r4, r2
 800ab1e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ab22:	b289      	uxth	r1, r1
 800ab24:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ab28:	45f4      	cmp	ip, lr
 800ab2a:	f849 1b04 	str.w	r1, [r9], #4
 800ab2e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ab32:	d8e4      	bhi.n	800aafe <__multiply+0xaa>
 800ab34:	9901      	ldr	r1, [sp, #4]
 800ab36:	5072      	str	r2, [r6, r1]
 800ab38:	9a03      	ldr	r2, [sp, #12]
 800ab3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ab3e:	3304      	adds	r3, #4
 800ab40:	f1b9 0f00 	cmp.w	r9, #0
 800ab44:	d01f      	beq.n	800ab86 <__multiply+0x132>
 800ab46:	6834      	ldr	r4, [r6, #0]
 800ab48:	f105 0114 	add.w	r1, r5, #20
 800ab4c:	46b6      	mov	lr, r6
 800ab4e:	f04f 0a00 	mov.w	sl, #0
 800ab52:	880a      	ldrh	r2, [r1, #0]
 800ab54:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ab58:	fb09 b202 	mla	r2, r9, r2, fp
 800ab5c:	4492      	add	sl, r2
 800ab5e:	b2a4      	uxth	r4, r4
 800ab60:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ab64:	f84e 4b04 	str.w	r4, [lr], #4
 800ab68:	f851 4b04 	ldr.w	r4, [r1], #4
 800ab6c:	f8be 2000 	ldrh.w	r2, [lr]
 800ab70:	0c24      	lsrs	r4, r4, #16
 800ab72:	fb09 2404 	mla	r4, r9, r4, r2
 800ab76:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ab7a:	458c      	cmp	ip, r1
 800ab7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ab80:	d8e7      	bhi.n	800ab52 <__multiply+0xfe>
 800ab82:	9a01      	ldr	r2, [sp, #4]
 800ab84:	50b4      	str	r4, [r6, r2]
 800ab86:	3604      	adds	r6, #4
 800ab88:	e7a3      	b.n	800aad2 <__multiply+0x7e>
 800ab8a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d1a5      	bne.n	800aade <__multiply+0x8a>
 800ab92:	3f01      	subs	r7, #1
 800ab94:	e7a1      	b.n	800aada <__multiply+0x86>
 800ab96:	bf00      	nop
 800ab98:	0800bc67 	.word	0x0800bc67
 800ab9c:	0800bc78 	.word	0x0800bc78

0800aba0 <__pow5mult>:
 800aba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aba4:	4615      	mov	r5, r2
 800aba6:	f012 0203 	ands.w	r2, r2, #3
 800abaa:	4606      	mov	r6, r0
 800abac:	460f      	mov	r7, r1
 800abae:	d007      	beq.n	800abc0 <__pow5mult+0x20>
 800abb0:	4c25      	ldr	r4, [pc, #148]	; (800ac48 <__pow5mult+0xa8>)
 800abb2:	3a01      	subs	r2, #1
 800abb4:	2300      	movs	r3, #0
 800abb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800abba:	f7ff fe9b 	bl	800a8f4 <__multadd>
 800abbe:	4607      	mov	r7, r0
 800abc0:	10ad      	asrs	r5, r5, #2
 800abc2:	d03d      	beq.n	800ac40 <__pow5mult+0xa0>
 800abc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800abc6:	b97c      	cbnz	r4, 800abe8 <__pow5mult+0x48>
 800abc8:	2010      	movs	r0, #16
 800abca:	f7ff fe1d 	bl	800a808 <malloc>
 800abce:	4602      	mov	r2, r0
 800abd0:	6270      	str	r0, [r6, #36]	; 0x24
 800abd2:	b928      	cbnz	r0, 800abe0 <__pow5mult+0x40>
 800abd4:	4b1d      	ldr	r3, [pc, #116]	; (800ac4c <__pow5mult+0xac>)
 800abd6:	481e      	ldr	r0, [pc, #120]	; (800ac50 <__pow5mult+0xb0>)
 800abd8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800abdc:	f000 fb74 	bl	800b2c8 <__assert_func>
 800abe0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abe4:	6004      	str	r4, [r0, #0]
 800abe6:	60c4      	str	r4, [r0, #12]
 800abe8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800abec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abf0:	b94c      	cbnz	r4, 800ac06 <__pow5mult+0x66>
 800abf2:	f240 2171 	movw	r1, #625	; 0x271
 800abf6:	4630      	mov	r0, r6
 800abf8:	f7ff ff16 	bl	800aa28 <__i2b>
 800abfc:	2300      	movs	r3, #0
 800abfe:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac02:	4604      	mov	r4, r0
 800ac04:	6003      	str	r3, [r0, #0]
 800ac06:	f04f 0900 	mov.w	r9, #0
 800ac0a:	07eb      	lsls	r3, r5, #31
 800ac0c:	d50a      	bpl.n	800ac24 <__pow5mult+0x84>
 800ac0e:	4639      	mov	r1, r7
 800ac10:	4622      	mov	r2, r4
 800ac12:	4630      	mov	r0, r6
 800ac14:	f7ff ff1e 	bl	800aa54 <__multiply>
 800ac18:	4639      	mov	r1, r7
 800ac1a:	4680      	mov	r8, r0
 800ac1c:	4630      	mov	r0, r6
 800ac1e:	f7ff fe47 	bl	800a8b0 <_Bfree>
 800ac22:	4647      	mov	r7, r8
 800ac24:	106d      	asrs	r5, r5, #1
 800ac26:	d00b      	beq.n	800ac40 <__pow5mult+0xa0>
 800ac28:	6820      	ldr	r0, [r4, #0]
 800ac2a:	b938      	cbnz	r0, 800ac3c <__pow5mult+0x9c>
 800ac2c:	4622      	mov	r2, r4
 800ac2e:	4621      	mov	r1, r4
 800ac30:	4630      	mov	r0, r6
 800ac32:	f7ff ff0f 	bl	800aa54 <__multiply>
 800ac36:	6020      	str	r0, [r4, #0]
 800ac38:	f8c0 9000 	str.w	r9, [r0]
 800ac3c:	4604      	mov	r4, r0
 800ac3e:	e7e4      	b.n	800ac0a <__pow5mult+0x6a>
 800ac40:	4638      	mov	r0, r7
 800ac42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac46:	bf00      	nop
 800ac48:	0800bdc8 	.word	0x0800bdc8
 800ac4c:	0800bbf1 	.word	0x0800bbf1
 800ac50:	0800bc78 	.word	0x0800bc78

0800ac54 <__lshift>:
 800ac54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac58:	460c      	mov	r4, r1
 800ac5a:	6849      	ldr	r1, [r1, #4]
 800ac5c:	6923      	ldr	r3, [r4, #16]
 800ac5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac62:	68a3      	ldr	r3, [r4, #8]
 800ac64:	4607      	mov	r7, r0
 800ac66:	4691      	mov	r9, r2
 800ac68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac6c:	f108 0601 	add.w	r6, r8, #1
 800ac70:	42b3      	cmp	r3, r6
 800ac72:	db0b      	blt.n	800ac8c <__lshift+0x38>
 800ac74:	4638      	mov	r0, r7
 800ac76:	f7ff fddb 	bl	800a830 <_Balloc>
 800ac7a:	4605      	mov	r5, r0
 800ac7c:	b948      	cbnz	r0, 800ac92 <__lshift+0x3e>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	4b28      	ldr	r3, [pc, #160]	; (800ad24 <__lshift+0xd0>)
 800ac82:	4829      	ldr	r0, [pc, #164]	; (800ad28 <__lshift+0xd4>)
 800ac84:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ac88:	f000 fb1e 	bl	800b2c8 <__assert_func>
 800ac8c:	3101      	adds	r1, #1
 800ac8e:	005b      	lsls	r3, r3, #1
 800ac90:	e7ee      	b.n	800ac70 <__lshift+0x1c>
 800ac92:	2300      	movs	r3, #0
 800ac94:	f100 0114 	add.w	r1, r0, #20
 800ac98:	f100 0210 	add.w	r2, r0, #16
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	4553      	cmp	r3, sl
 800aca0:	db33      	blt.n	800ad0a <__lshift+0xb6>
 800aca2:	6920      	ldr	r0, [r4, #16]
 800aca4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aca8:	f104 0314 	add.w	r3, r4, #20
 800acac:	f019 091f 	ands.w	r9, r9, #31
 800acb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800acb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800acb8:	d02b      	beq.n	800ad12 <__lshift+0xbe>
 800acba:	f1c9 0e20 	rsb	lr, r9, #32
 800acbe:	468a      	mov	sl, r1
 800acc0:	2200      	movs	r2, #0
 800acc2:	6818      	ldr	r0, [r3, #0]
 800acc4:	fa00 f009 	lsl.w	r0, r0, r9
 800acc8:	4302      	orrs	r2, r0
 800acca:	f84a 2b04 	str.w	r2, [sl], #4
 800acce:	f853 2b04 	ldr.w	r2, [r3], #4
 800acd2:	459c      	cmp	ip, r3
 800acd4:	fa22 f20e 	lsr.w	r2, r2, lr
 800acd8:	d8f3      	bhi.n	800acc2 <__lshift+0x6e>
 800acda:	ebac 0304 	sub.w	r3, ip, r4
 800acde:	3b15      	subs	r3, #21
 800ace0:	f023 0303 	bic.w	r3, r3, #3
 800ace4:	3304      	adds	r3, #4
 800ace6:	f104 0015 	add.w	r0, r4, #21
 800acea:	4584      	cmp	ip, r0
 800acec:	bf38      	it	cc
 800acee:	2304      	movcc	r3, #4
 800acf0:	50ca      	str	r2, [r1, r3]
 800acf2:	b10a      	cbz	r2, 800acf8 <__lshift+0xa4>
 800acf4:	f108 0602 	add.w	r6, r8, #2
 800acf8:	3e01      	subs	r6, #1
 800acfa:	4638      	mov	r0, r7
 800acfc:	612e      	str	r6, [r5, #16]
 800acfe:	4621      	mov	r1, r4
 800ad00:	f7ff fdd6 	bl	800a8b0 <_Bfree>
 800ad04:	4628      	mov	r0, r5
 800ad06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad0a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ad0e:	3301      	adds	r3, #1
 800ad10:	e7c5      	b.n	800ac9e <__lshift+0x4a>
 800ad12:	3904      	subs	r1, #4
 800ad14:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad18:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad1c:	459c      	cmp	ip, r3
 800ad1e:	d8f9      	bhi.n	800ad14 <__lshift+0xc0>
 800ad20:	e7ea      	b.n	800acf8 <__lshift+0xa4>
 800ad22:	bf00      	nop
 800ad24:	0800bc67 	.word	0x0800bc67
 800ad28:	0800bc78 	.word	0x0800bc78

0800ad2c <__mcmp>:
 800ad2c:	b530      	push	{r4, r5, lr}
 800ad2e:	6902      	ldr	r2, [r0, #16]
 800ad30:	690c      	ldr	r4, [r1, #16]
 800ad32:	1b12      	subs	r2, r2, r4
 800ad34:	d10e      	bne.n	800ad54 <__mcmp+0x28>
 800ad36:	f100 0314 	add.w	r3, r0, #20
 800ad3a:	3114      	adds	r1, #20
 800ad3c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ad40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ad44:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ad48:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ad4c:	42a5      	cmp	r5, r4
 800ad4e:	d003      	beq.n	800ad58 <__mcmp+0x2c>
 800ad50:	d305      	bcc.n	800ad5e <__mcmp+0x32>
 800ad52:	2201      	movs	r2, #1
 800ad54:	4610      	mov	r0, r2
 800ad56:	bd30      	pop	{r4, r5, pc}
 800ad58:	4283      	cmp	r3, r0
 800ad5a:	d3f3      	bcc.n	800ad44 <__mcmp+0x18>
 800ad5c:	e7fa      	b.n	800ad54 <__mcmp+0x28>
 800ad5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ad62:	e7f7      	b.n	800ad54 <__mcmp+0x28>

0800ad64 <__mdiff>:
 800ad64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad68:	460c      	mov	r4, r1
 800ad6a:	4606      	mov	r6, r0
 800ad6c:	4611      	mov	r1, r2
 800ad6e:	4620      	mov	r0, r4
 800ad70:	4617      	mov	r7, r2
 800ad72:	f7ff ffdb 	bl	800ad2c <__mcmp>
 800ad76:	1e05      	subs	r5, r0, #0
 800ad78:	d110      	bne.n	800ad9c <__mdiff+0x38>
 800ad7a:	4629      	mov	r1, r5
 800ad7c:	4630      	mov	r0, r6
 800ad7e:	f7ff fd57 	bl	800a830 <_Balloc>
 800ad82:	b930      	cbnz	r0, 800ad92 <__mdiff+0x2e>
 800ad84:	4b39      	ldr	r3, [pc, #228]	; (800ae6c <__mdiff+0x108>)
 800ad86:	4602      	mov	r2, r0
 800ad88:	f240 2132 	movw	r1, #562	; 0x232
 800ad8c:	4838      	ldr	r0, [pc, #224]	; (800ae70 <__mdiff+0x10c>)
 800ad8e:	f000 fa9b 	bl	800b2c8 <__assert_func>
 800ad92:	2301      	movs	r3, #1
 800ad94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad9c:	bfa4      	itt	ge
 800ad9e:	463b      	movge	r3, r7
 800ada0:	4627      	movge	r7, r4
 800ada2:	4630      	mov	r0, r6
 800ada4:	6879      	ldr	r1, [r7, #4]
 800ada6:	bfa6      	itte	ge
 800ada8:	461c      	movge	r4, r3
 800adaa:	2500      	movge	r5, #0
 800adac:	2501      	movlt	r5, #1
 800adae:	f7ff fd3f 	bl	800a830 <_Balloc>
 800adb2:	b920      	cbnz	r0, 800adbe <__mdiff+0x5a>
 800adb4:	4b2d      	ldr	r3, [pc, #180]	; (800ae6c <__mdiff+0x108>)
 800adb6:	4602      	mov	r2, r0
 800adb8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800adbc:	e7e6      	b.n	800ad8c <__mdiff+0x28>
 800adbe:	693e      	ldr	r6, [r7, #16]
 800adc0:	60c5      	str	r5, [r0, #12]
 800adc2:	6925      	ldr	r5, [r4, #16]
 800adc4:	f107 0114 	add.w	r1, r7, #20
 800adc8:	f104 0914 	add.w	r9, r4, #20
 800adcc:	f100 0e14 	add.w	lr, r0, #20
 800add0:	f107 0210 	add.w	r2, r7, #16
 800add4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800add8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800addc:	46f2      	mov	sl, lr
 800adde:	2700      	movs	r7, #0
 800ade0:	f859 3b04 	ldr.w	r3, [r9], #4
 800ade4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ade8:	fa1f f883 	uxth.w	r8, r3
 800adec:	fa17 f78b 	uxtah	r7, r7, fp
 800adf0:	0c1b      	lsrs	r3, r3, #16
 800adf2:	eba7 0808 	sub.w	r8, r7, r8
 800adf6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800adfa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800adfe:	fa1f f888 	uxth.w	r8, r8
 800ae02:	141f      	asrs	r7, r3, #16
 800ae04:	454d      	cmp	r5, r9
 800ae06:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ae0a:	f84a 3b04 	str.w	r3, [sl], #4
 800ae0e:	d8e7      	bhi.n	800ade0 <__mdiff+0x7c>
 800ae10:	1b2b      	subs	r3, r5, r4
 800ae12:	3b15      	subs	r3, #21
 800ae14:	f023 0303 	bic.w	r3, r3, #3
 800ae18:	3304      	adds	r3, #4
 800ae1a:	3415      	adds	r4, #21
 800ae1c:	42a5      	cmp	r5, r4
 800ae1e:	bf38      	it	cc
 800ae20:	2304      	movcc	r3, #4
 800ae22:	4419      	add	r1, r3
 800ae24:	4473      	add	r3, lr
 800ae26:	469e      	mov	lr, r3
 800ae28:	460d      	mov	r5, r1
 800ae2a:	4565      	cmp	r5, ip
 800ae2c:	d30e      	bcc.n	800ae4c <__mdiff+0xe8>
 800ae2e:	f10c 0203 	add.w	r2, ip, #3
 800ae32:	1a52      	subs	r2, r2, r1
 800ae34:	f022 0203 	bic.w	r2, r2, #3
 800ae38:	3903      	subs	r1, #3
 800ae3a:	458c      	cmp	ip, r1
 800ae3c:	bf38      	it	cc
 800ae3e:	2200      	movcc	r2, #0
 800ae40:	441a      	add	r2, r3
 800ae42:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ae46:	b17b      	cbz	r3, 800ae68 <__mdiff+0x104>
 800ae48:	6106      	str	r6, [r0, #16]
 800ae4a:	e7a5      	b.n	800ad98 <__mdiff+0x34>
 800ae4c:	f855 8b04 	ldr.w	r8, [r5], #4
 800ae50:	fa17 f488 	uxtah	r4, r7, r8
 800ae54:	1422      	asrs	r2, r4, #16
 800ae56:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ae5a:	b2a4      	uxth	r4, r4
 800ae5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ae60:	f84e 4b04 	str.w	r4, [lr], #4
 800ae64:	1417      	asrs	r7, r2, #16
 800ae66:	e7e0      	b.n	800ae2a <__mdiff+0xc6>
 800ae68:	3e01      	subs	r6, #1
 800ae6a:	e7ea      	b.n	800ae42 <__mdiff+0xde>
 800ae6c:	0800bc67 	.word	0x0800bc67
 800ae70:	0800bc78 	.word	0x0800bc78

0800ae74 <__d2b>:
 800ae74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae78:	4689      	mov	r9, r1
 800ae7a:	2101      	movs	r1, #1
 800ae7c:	ec57 6b10 	vmov	r6, r7, d0
 800ae80:	4690      	mov	r8, r2
 800ae82:	f7ff fcd5 	bl	800a830 <_Balloc>
 800ae86:	4604      	mov	r4, r0
 800ae88:	b930      	cbnz	r0, 800ae98 <__d2b+0x24>
 800ae8a:	4602      	mov	r2, r0
 800ae8c:	4b25      	ldr	r3, [pc, #148]	; (800af24 <__d2b+0xb0>)
 800ae8e:	4826      	ldr	r0, [pc, #152]	; (800af28 <__d2b+0xb4>)
 800ae90:	f240 310a 	movw	r1, #778	; 0x30a
 800ae94:	f000 fa18 	bl	800b2c8 <__assert_func>
 800ae98:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ae9c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aea0:	bb35      	cbnz	r5, 800aef0 <__d2b+0x7c>
 800aea2:	2e00      	cmp	r6, #0
 800aea4:	9301      	str	r3, [sp, #4]
 800aea6:	d028      	beq.n	800aefa <__d2b+0x86>
 800aea8:	4668      	mov	r0, sp
 800aeaa:	9600      	str	r6, [sp, #0]
 800aeac:	f7ff fd8c 	bl	800a9c8 <__lo0bits>
 800aeb0:	9900      	ldr	r1, [sp, #0]
 800aeb2:	b300      	cbz	r0, 800aef6 <__d2b+0x82>
 800aeb4:	9a01      	ldr	r2, [sp, #4]
 800aeb6:	f1c0 0320 	rsb	r3, r0, #32
 800aeba:	fa02 f303 	lsl.w	r3, r2, r3
 800aebe:	430b      	orrs	r3, r1
 800aec0:	40c2      	lsrs	r2, r0
 800aec2:	6163      	str	r3, [r4, #20]
 800aec4:	9201      	str	r2, [sp, #4]
 800aec6:	9b01      	ldr	r3, [sp, #4]
 800aec8:	61a3      	str	r3, [r4, #24]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	bf14      	ite	ne
 800aece:	2202      	movne	r2, #2
 800aed0:	2201      	moveq	r2, #1
 800aed2:	6122      	str	r2, [r4, #16]
 800aed4:	b1d5      	cbz	r5, 800af0c <__d2b+0x98>
 800aed6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aeda:	4405      	add	r5, r0
 800aedc:	f8c9 5000 	str.w	r5, [r9]
 800aee0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aee4:	f8c8 0000 	str.w	r0, [r8]
 800aee8:	4620      	mov	r0, r4
 800aeea:	b003      	add	sp, #12
 800aeec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aef0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aef4:	e7d5      	b.n	800aea2 <__d2b+0x2e>
 800aef6:	6161      	str	r1, [r4, #20]
 800aef8:	e7e5      	b.n	800aec6 <__d2b+0x52>
 800aefa:	a801      	add	r0, sp, #4
 800aefc:	f7ff fd64 	bl	800a9c8 <__lo0bits>
 800af00:	9b01      	ldr	r3, [sp, #4]
 800af02:	6163      	str	r3, [r4, #20]
 800af04:	2201      	movs	r2, #1
 800af06:	6122      	str	r2, [r4, #16]
 800af08:	3020      	adds	r0, #32
 800af0a:	e7e3      	b.n	800aed4 <__d2b+0x60>
 800af0c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af10:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800af14:	f8c9 0000 	str.w	r0, [r9]
 800af18:	6918      	ldr	r0, [r3, #16]
 800af1a:	f7ff fd35 	bl	800a988 <__hi0bits>
 800af1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af22:	e7df      	b.n	800aee4 <__d2b+0x70>
 800af24:	0800bc67 	.word	0x0800bc67
 800af28:	0800bc78 	.word	0x0800bc78

0800af2c <_calloc_r>:
 800af2c:	b513      	push	{r0, r1, r4, lr}
 800af2e:	434a      	muls	r2, r1
 800af30:	4611      	mov	r1, r2
 800af32:	9201      	str	r2, [sp, #4]
 800af34:	f7fd ff4c 	bl	8008dd0 <_malloc_r>
 800af38:	4604      	mov	r4, r0
 800af3a:	b118      	cbz	r0, 800af44 <_calloc_r+0x18>
 800af3c:	9a01      	ldr	r2, [sp, #4]
 800af3e:	2100      	movs	r1, #0
 800af40:	f7fd ff3d 	bl	8008dbe <memset>
 800af44:	4620      	mov	r0, r4
 800af46:	b002      	add	sp, #8
 800af48:	bd10      	pop	{r4, pc}
	...

0800af4c <_free_r>:
 800af4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af4e:	2900      	cmp	r1, #0
 800af50:	d048      	beq.n	800afe4 <_free_r+0x98>
 800af52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af56:	9001      	str	r0, [sp, #4]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f1a1 0404 	sub.w	r4, r1, #4
 800af5e:	bfb8      	it	lt
 800af60:	18e4      	addlt	r4, r4, r3
 800af62:	f7ff fc59 	bl	800a818 <__malloc_lock>
 800af66:	4a20      	ldr	r2, [pc, #128]	; (800afe8 <_free_r+0x9c>)
 800af68:	9801      	ldr	r0, [sp, #4]
 800af6a:	6813      	ldr	r3, [r2, #0]
 800af6c:	4615      	mov	r5, r2
 800af6e:	b933      	cbnz	r3, 800af7e <_free_r+0x32>
 800af70:	6063      	str	r3, [r4, #4]
 800af72:	6014      	str	r4, [r2, #0]
 800af74:	b003      	add	sp, #12
 800af76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af7a:	f7ff bc53 	b.w	800a824 <__malloc_unlock>
 800af7e:	42a3      	cmp	r3, r4
 800af80:	d90b      	bls.n	800af9a <_free_r+0x4e>
 800af82:	6821      	ldr	r1, [r4, #0]
 800af84:	1862      	adds	r2, r4, r1
 800af86:	4293      	cmp	r3, r2
 800af88:	bf04      	itt	eq
 800af8a:	681a      	ldreq	r2, [r3, #0]
 800af8c:	685b      	ldreq	r3, [r3, #4]
 800af8e:	6063      	str	r3, [r4, #4]
 800af90:	bf04      	itt	eq
 800af92:	1852      	addeq	r2, r2, r1
 800af94:	6022      	streq	r2, [r4, #0]
 800af96:	602c      	str	r4, [r5, #0]
 800af98:	e7ec      	b.n	800af74 <_free_r+0x28>
 800af9a:	461a      	mov	r2, r3
 800af9c:	685b      	ldr	r3, [r3, #4]
 800af9e:	b10b      	cbz	r3, 800afa4 <_free_r+0x58>
 800afa0:	42a3      	cmp	r3, r4
 800afa2:	d9fa      	bls.n	800af9a <_free_r+0x4e>
 800afa4:	6811      	ldr	r1, [r2, #0]
 800afa6:	1855      	adds	r5, r2, r1
 800afa8:	42a5      	cmp	r5, r4
 800afaa:	d10b      	bne.n	800afc4 <_free_r+0x78>
 800afac:	6824      	ldr	r4, [r4, #0]
 800afae:	4421      	add	r1, r4
 800afb0:	1854      	adds	r4, r2, r1
 800afb2:	42a3      	cmp	r3, r4
 800afb4:	6011      	str	r1, [r2, #0]
 800afb6:	d1dd      	bne.n	800af74 <_free_r+0x28>
 800afb8:	681c      	ldr	r4, [r3, #0]
 800afba:	685b      	ldr	r3, [r3, #4]
 800afbc:	6053      	str	r3, [r2, #4]
 800afbe:	4421      	add	r1, r4
 800afc0:	6011      	str	r1, [r2, #0]
 800afc2:	e7d7      	b.n	800af74 <_free_r+0x28>
 800afc4:	d902      	bls.n	800afcc <_free_r+0x80>
 800afc6:	230c      	movs	r3, #12
 800afc8:	6003      	str	r3, [r0, #0]
 800afca:	e7d3      	b.n	800af74 <_free_r+0x28>
 800afcc:	6825      	ldr	r5, [r4, #0]
 800afce:	1961      	adds	r1, r4, r5
 800afd0:	428b      	cmp	r3, r1
 800afd2:	bf04      	itt	eq
 800afd4:	6819      	ldreq	r1, [r3, #0]
 800afd6:	685b      	ldreq	r3, [r3, #4]
 800afd8:	6063      	str	r3, [r4, #4]
 800afda:	bf04      	itt	eq
 800afdc:	1949      	addeq	r1, r1, r5
 800afde:	6021      	streq	r1, [r4, #0]
 800afe0:	6054      	str	r4, [r2, #4]
 800afe2:	e7c7      	b.n	800af74 <_free_r+0x28>
 800afe4:	b003      	add	sp, #12
 800afe6:	bd30      	pop	{r4, r5, pc}
 800afe8:	20001fb8 	.word	0x20001fb8

0800afec <__ssputs_r>:
 800afec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aff0:	688e      	ldr	r6, [r1, #8]
 800aff2:	429e      	cmp	r6, r3
 800aff4:	4682      	mov	sl, r0
 800aff6:	460c      	mov	r4, r1
 800aff8:	4690      	mov	r8, r2
 800affa:	461f      	mov	r7, r3
 800affc:	d838      	bhi.n	800b070 <__ssputs_r+0x84>
 800affe:	898a      	ldrh	r2, [r1, #12]
 800b000:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b004:	d032      	beq.n	800b06c <__ssputs_r+0x80>
 800b006:	6825      	ldr	r5, [r4, #0]
 800b008:	6909      	ldr	r1, [r1, #16]
 800b00a:	eba5 0901 	sub.w	r9, r5, r1
 800b00e:	6965      	ldr	r5, [r4, #20]
 800b010:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b014:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b018:	3301      	adds	r3, #1
 800b01a:	444b      	add	r3, r9
 800b01c:	106d      	asrs	r5, r5, #1
 800b01e:	429d      	cmp	r5, r3
 800b020:	bf38      	it	cc
 800b022:	461d      	movcc	r5, r3
 800b024:	0553      	lsls	r3, r2, #21
 800b026:	d531      	bpl.n	800b08c <__ssputs_r+0xa0>
 800b028:	4629      	mov	r1, r5
 800b02a:	f7fd fed1 	bl	8008dd0 <_malloc_r>
 800b02e:	4606      	mov	r6, r0
 800b030:	b950      	cbnz	r0, 800b048 <__ssputs_r+0x5c>
 800b032:	230c      	movs	r3, #12
 800b034:	f8ca 3000 	str.w	r3, [sl]
 800b038:	89a3      	ldrh	r3, [r4, #12]
 800b03a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b03e:	81a3      	strh	r3, [r4, #12]
 800b040:	f04f 30ff 	mov.w	r0, #4294967295
 800b044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b048:	6921      	ldr	r1, [r4, #16]
 800b04a:	464a      	mov	r2, r9
 800b04c:	f7fd fea9 	bl	8008da2 <memcpy>
 800b050:	89a3      	ldrh	r3, [r4, #12]
 800b052:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b056:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b05a:	81a3      	strh	r3, [r4, #12]
 800b05c:	6126      	str	r6, [r4, #16]
 800b05e:	6165      	str	r5, [r4, #20]
 800b060:	444e      	add	r6, r9
 800b062:	eba5 0509 	sub.w	r5, r5, r9
 800b066:	6026      	str	r6, [r4, #0]
 800b068:	60a5      	str	r5, [r4, #8]
 800b06a:	463e      	mov	r6, r7
 800b06c:	42be      	cmp	r6, r7
 800b06e:	d900      	bls.n	800b072 <__ssputs_r+0x86>
 800b070:	463e      	mov	r6, r7
 800b072:	4632      	mov	r2, r6
 800b074:	6820      	ldr	r0, [r4, #0]
 800b076:	4641      	mov	r1, r8
 800b078:	f000 f968 	bl	800b34c <memmove>
 800b07c:	68a3      	ldr	r3, [r4, #8]
 800b07e:	6822      	ldr	r2, [r4, #0]
 800b080:	1b9b      	subs	r3, r3, r6
 800b082:	4432      	add	r2, r6
 800b084:	60a3      	str	r3, [r4, #8]
 800b086:	6022      	str	r2, [r4, #0]
 800b088:	2000      	movs	r0, #0
 800b08a:	e7db      	b.n	800b044 <__ssputs_r+0x58>
 800b08c:	462a      	mov	r2, r5
 800b08e:	f000 f977 	bl	800b380 <_realloc_r>
 800b092:	4606      	mov	r6, r0
 800b094:	2800      	cmp	r0, #0
 800b096:	d1e1      	bne.n	800b05c <__ssputs_r+0x70>
 800b098:	6921      	ldr	r1, [r4, #16]
 800b09a:	4650      	mov	r0, sl
 800b09c:	f7ff ff56 	bl	800af4c <_free_r>
 800b0a0:	e7c7      	b.n	800b032 <__ssputs_r+0x46>
	...

0800b0a4 <_svfiprintf_r>:
 800b0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a8:	4698      	mov	r8, r3
 800b0aa:	898b      	ldrh	r3, [r1, #12]
 800b0ac:	061b      	lsls	r3, r3, #24
 800b0ae:	b09d      	sub	sp, #116	; 0x74
 800b0b0:	4607      	mov	r7, r0
 800b0b2:	460d      	mov	r5, r1
 800b0b4:	4614      	mov	r4, r2
 800b0b6:	d50e      	bpl.n	800b0d6 <_svfiprintf_r+0x32>
 800b0b8:	690b      	ldr	r3, [r1, #16]
 800b0ba:	b963      	cbnz	r3, 800b0d6 <_svfiprintf_r+0x32>
 800b0bc:	2140      	movs	r1, #64	; 0x40
 800b0be:	f7fd fe87 	bl	8008dd0 <_malloc_r>
 800b0c2:	6028      	str	r0, [r5, #0]
 800b0c4:	6128      	str	r0, [r5, #16]
 800b0c6:	b920      	cbnz	r0, 800b0d2 <_svfiprintf_r+0x2e>
 800b0c8:	230c      	movs	r3, #12
 800b0ca:	603b      	str	r3, [r7, #0]
 800b0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b0d0:	e0d1      	b.n	800b276 <_svfiprintf_r+0x1d2>
 800b0d2:	2340      	movs	r3, #64	; 0x40
 800b0d4:	616b      	str	r3, [r5, #20]
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b0da:	2320      	movs	r3, #32
 800b0dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b0e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0e4:	2330      	movs	r3, #48	; 0x30
 800b0e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b290 <_svfiprintf_r+0x1ec>
 800b0ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0ee:	f04f 0901 	mov.w	r9, #1
 800b0f2:	4623      	mov	r3, r4
 800b0f4:	469a      	mov	sl, r3
 800b0f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0fa:	b10a      	cbz	r2, 800b100 <_svfiprintf_r+0x5c>
 800b0fc:	2a25      	cmp	r2, #37	; 0x25
 800b0fe:	d1f9      	bne.n	800b0f4 <_svfiprintf_r+0x50>
 800b100:	ebba 0b04 	subs.w	fp, sl, r4
 800b104:	d00b      	beq.n	800b11e <_svfiprintf_r+0x7a>
 800b106:	465b      	mov	r3, fp
 800b108:	4622      	mov	r2, r4
 800b10a:	4629      	mov	r1, r5
 800b10c:	4638      	mov	r0, r7
 800b10e:	f7ff ff6d 	bl	800afec <__ssputs_r>
 800b112:	3001      	adds	r0, #1
 800b114:	f000 80aa 	beq.w	800b26c <_svfiprintf_r+0x1c8>
 800b118:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b11a:	445a      	add	r2, fp
 800b11c:	9209      	str	r2, [sp, #36]	; 0x24
 800b11e:	f89a 3000 	ldrb.w	r3, [sl]
 800b122:	2b00      	cmp	r3, #0
 800b124:	f000 80a2 	beq.w	800b26c <_svfiprintf_r+0x1c8>
 800b128:	2300      	movs	r3, #0
 800b12a:	f04f 32ff 	mov.w	r2, #4294967295
 800b12e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b132:	f10a 0a01 	add.w	sl, sl, #1
 800b136:	9304      	str	r3, [sp, #16]
 800b138:	9307      	str	r3, [sp, #28]
 800b13a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b13e:	931a      	str	r3, [sp, #104]	; 0x68
 800b140:	4654      	mov	r4, sl
 800b142:	2205      	movs	r2, #5
 800b144:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b148:	4851      	ldr	r0, [pc, #324]	; (800b290 <_svfiprintf_r+0x1ec>)
 800b14a:	f7f5 f871 	bl	8000230 <memchr>
 800b14e:	9a04      	ldr	r2, [sp, #16]
 800b150:	b9d8      	cbnz	r0, 800b18a <_svfiprintf_r+0xe6>
 800b152:	06d0      	lsls	r0, r2, #27
 800b154:	bf44      	itt	mi
 800b156:	2320      	movmi	r3, #32
 800b158:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b15c:	0711      	lsls	r1, r2, #28
 800b15e:	bf44      	itt	mi
 800b160:	232b      	movmi	r3, #43	; 0x2b
 800b162:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b166:	f89a 3000 	ldrb.w	r3, [sl]
 800b16a:	2b2a      	cmp	r3, #42	; 0x2a
 800b16c:	d015      	beq.n	800b19a <_svfiprintf_r+0xf6>
 800b16e:	9a07      	ldr	r2, [sp, #28]
 800b170:	4654      	mov	r4, sl
 800b172:	2000      	movs	r0, #0
 800b174:	f04f 0c0a 	mov.w	ip, #10
 800b178:	4621      	mov	r1, r4
 800b17a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b17e:	3b30      	subs	r3, #48	; 0x30
 800b180:	2b09      	cmp	r3, #9
 800b182:	d94e      	bls.n	800b222 <_svfiprintf_r+0x17e>
 800b184:	b1b0      	cbz	r0, 800b1b4 <_svfiprintf_r+0x110>
 800b186:	9207      	str	r2, [sp, #28]
 800b188:	e014      	b.n	800b1b4 <_svfiprintf_r+0x110>
 800b18a:	eba0 0308 	sub.w	r3, r0, r8
 800b18e:	fa09 f303 	lsl.w	r3, r9, r3
 800b192:	4313      	orrs	r3, r2
 800b194:	9304      	str	r3, [sp, #16]
 800b196:	46a2      	mov	sl, r4
 800b198:	e7d2      	b.n	800b140 <_svfiprintf_r+0x9c>
 800b19a:	9b03      	ldr	r3, [sp, #12]
 800b19c:	1d19      	adds	r1, r3, #4
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	9103      	str	r1, [sp, #12]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	bfbb      	ittet	lt
 800b1a6:	425b      	neglt	r3, r3
 800b1a8:	f042 0202 	orrlt.w	r2, r2, #2
 800b1ac:	9307      	strge	r3, [sp, #28]
 800b1ae:	9307      	strlt	r3, [sp, #28]
 800b1b0:	bfb8      	it	lt
 800b1b2:	9204      	strlt	r2, [sp, #16]
 800b1b4:	7823      	ldrb	r3, [r4, #0]
 800b1b6:	2b2e      	cmp	r3, #46	; 0x2e
 800b1b8:	d10c      	bne.n	800b1d4 <_svfiprintf_r+0x130>
 800b1ba:	7863      	ldrb	r3, [r4, #1]
 800b1bc:	2b2a      	cmp	r3, #42	; 0x2a
 800b1be:	d135      	bne.n	800b22c <_svfiprintf_r+0x188>
 800b1c0:	9b03      	ldr	r3, [sp, #12]
 800b1c2:	1d1a      	adds	r2, r3, #4
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	9203      	str	r2, [sp, #12]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	bfb8      	it	lt
 800b1cc:	f04f 33ff 	movlt.w	r3, #4294967295
 800b1d0:	3402      	adds	r4, #2
 800b1d2:	9305      	str	r3, [sp, #20]
 800b1d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b2a0 <_svfiprintf_r+0x1fc>
 800b1d8:	7821      	ldrb	r1, [r4, #0]
 800b1da:	2203      	movs	r2, #3
 800b1dc:	4650      	mov	r0, sl
 800b1de:	f7f5 f827 	bl	8000230 <memchr>
 800b1e2:	b140      	cbz	r0, 800b1f6 <_svfiprintf_r+0x152>
 800b1e4:	2340      	movs	r3, #64	; 0x40
 800b1e6:	eba0 000a 	sub.w	r0, r0, sl
 800b1ea:	fa03 f000 	lsl.w	r0, r3, r0
 800b1ee:	9b04      	ldr	r3, [sp, #16]
 800b1f0:	4303      	orrs	r3, r0
 800b1f2:	3401      	adds	r4, #1
 800b1f4:	9304      	str	r3, [sp, #16]
 800b1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1fa:	4826      	ldr	r0, [pc, #152]	; (800b294 <_svfiprintf_r+0x1f0>)
 800b1fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b200:	2206      	movs	r2, #6
 800b202:	f7f5 f815 	bl	8000230 <memchr>
 800b206:	2800      	cmp	r0, #0
 800b208:	d038      	beq.n	800b27c <_svfiprintf_r+0x1d8>
 800b20a:	4b23      	ldr	r3, [pc, #140]	; (800b298 <_svfiprintf_r+0x1f4>)
 800b20c:	bb1b      	cbnz	r3, 800b256 <_svfiprintf_r+0x1b2>
 800b20e:	9b03      	ldr	r3, [sp, #12]
 800b210:	3307      	adds	r3, #7
 800b212:	f023 0307 	bic.w	r3, r3, #7
 800b216:	3308      	adds	r3, #8
 800b218:	9303      	str	r3, [sp, #12]
 800b21a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b21c:	4433      	add	r3, r6
 800b21e:	9309      	str	r3, [sp, #36]	; 0x24
 800b220:	e767      	b.n	800b0f2 <_svfiprintf_r+0x4e>
 800b222:	fb0c 3202 	mla	r2, ip, r2, r3
 800b226:	460c      	mov	r4, r1
 800b228:	2001      	movs	r0, #1
 800b22a:	e7a5      	b.n	800b178 <_svfiprintf_r+0xd4>
 800b22c:	2300      	movs	r3, #0
 800b22e:	3401      	adds	r4, #1
 800b230:	9305      	str	r3, [sp, #20]
 800b232:	4619      	mov	r1, r3
 800b234:	f04f 0c0a 	mov.w	ip, #10
 800b238:	4620      	mov	r0, r4
 800b23a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b23e:	3a30      	subs	r2, #48	; 0x30
 800b240:	2a09      	cmp	r2, #9
 800b242:	d903      	bls.n	800b24c <_svfiprintf_r+0x1a8>
 800b244:	2b00      	cmp	r3, #0
 800b246:	d0c5      	beq.n	800b1d4 <_svfiprintf_r+0x130>
 800b248:	9105      	str	r1, [sp, #20]
 800b24a:	e7c3      	b.n	800b1d4 <_svfiprintf_r+0x130>
 800b24c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b250:	4604      	mov	r4, r0
 800b252:	2301      	movs	r3, #1
 800b254:	e7f0      	b.n	800b238 <_svfiprintf_r+0x194>
 800b256:	ab03      	add	r3, sp, #12
 800b258:	9300      	str	r3, [sp, #0]
 800b25a:	462a      	mov	r2, r5
 800b25c:	4b0f      	ldr	r3, [pc, #60]	; (800b29c <_svfiprintf_r+0x1f8>)
 800b25e:	a904      	add	r1, sp, #16
 800b260:	4638      	mov	r0, r7
 800b262:	f7fd feaf 	bl	8008fc4 <_printf_float>
 800b266:	1c42      	adds	r2, r0, #1
 800b268:	4606      	mov	r6, r0
 800b26a:	d1d6      	bne.n	800b21a <_svfiprintf_r+0x176>
 800b26c:	89ab      	ldrh	r3, [r5, #12]
 800b26e:	065b      	lsls	r3, r3, #25
 800b270:	f53f af2c 	bmi.w	800b0cc <_svfiprintf_r+0x28>
 800b274:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b276:	b01d      	add	sp, #116	; 0x74
 800b278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b27c:	ab03      	add	r3, sp, #12
 800b27e:	9300      	str	r3, [sp, #0]
 800b280:	462a      	mov	r2, r5
 800b282:	4b06      	ldr	r3, [pc, #24]	; (800b29c <_svfiprintf_r+0x1f8>)
 800b284:	a904      	add	r1, sp, #16
 800b286:	4638      	mov	r0, r7
 800b288:	f7fe f940 	bl	800950c <_printf_i>
 800b28c:	e7eb      	b.n	800b266 <_svfiprintf_r+0x1c2>
 800b28e:	bf00      	nop
 800b290:	0800bdd4 	.word	0x0800bdd4
 800b294:	0800bdde 	.word	0x0800bdde
 800b298:	08008fc5 	.word	0x08008fc5
 800b29c:	0800afed 	.word	0x0800afed
 800b2a0:	0800bdda 	.word	0x0800bdda

0800b2a4 <_read_r>:
 800b2a4:	b538      	push	{r3, r4, r5, lr}
 800b2a6:	4d07      	ldr	r5, [pc, #28]	; (800b2c4 <_read_r+0x20>)
 800b2a8:	4604      	mov	r4, r0
 800b2aa:	4608      	mov	r0, r1
 800b2ac:	4611      	mov	r1, r2
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	602a      	str	r2, [r5, #0]
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	f7f6 fbd2 	bl	8001a5c <_read>
 800b2b8:	1c43      	adds	r3, r0, #1
 800b2ba:	d102      	bne.n	800b2c2 <_read_r+0x1e>
 800b2bc:	682b      	ldr	r3, [r5, #0]
 800b2be:	b103      	cbz	r3, 800b2c2 <_read_r+0x1e>
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	bd38      	pop	{r3, r4, r5, pc}
 800b2c4:	2000235c 	.word	0x2000235c

0800b2c8 <__assert_func>:
 800b2c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2ca:	4614      	mov	r4, r2
 800b2cc:	461a      	mov	r2, r3
 800b2ce:	4b09      	ldr	r3, [pc, #36]	; (800b2f4 <__assert_func+0x2c>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	4605      	mov	r5, r0
 800b2d4:	68d8      	ldr	r0, [r3, #12]
 800b2d6:	b14c      	cbz	r4, 800b2ec <__assert_func+0x24>
 800b2d8:	4b07      	ldr	r3, [pc, #28]	; (800b2f8 <__assert_func+0x30>)
 800b2da:	9100      	str	r1, [sp, #0]
 800b2dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2e0:	4906      	ldr	r1, [pc, #24]	; (800b2fc <__assert_func+0x34>)
 800b2e2:	462b      	mov	r3, r5
 800b2e4:	f000 f80e 	bl	800b304 <fiprintf>
 800b2e8:	f000 fa98 	bl	800b81c <abort>
 800b2ec:	4b04      	ldr	r3, [pc, #16]	; (800b300 <__assert_func+0x38>)
 800b2ee:	461c      	mov	r4, r3
 800b2f0:	e7f3      	b.n	800b2da <__assert_func+0x12>
 800b2f2:	bf00      	nop
 800b2f4:	20000010 	.word	0x20000010
 800b2f8:	0800bde5 	.word	0x0800bde5
 800b2fc:	0800bdf2 	.word	0x0800bdf2
 800b300:	0800be20 	.word	0x0800be20

0800b304 <fiprintf>:
 800b304:	b40e      	push	{r1, r2, r3}
 800b306:	b503      	push	{r0, r1, lr}
 800b308:	4601      	mov	r1, r0
 800b30a:	ab03      	add	r3, sp, #12
 800b30c:	4805      	ldr	r0, [pc, #20]	; (800b324 <fiprintf+0x20>)
 800b30e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b312:	6800      	ldr	r0, [r0, #0]
 800b314:	9301      	str	r3, [sp, #4]
 800b316:	f000 f883 	bl	800b420 <_vfiprintf_r>
 800b31a:	b002      	add	sp, #8
 800b31c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b320:	b003      	add	sp, #12
 800b322:	4770      	bx	lr
 800b324:	20000010 	.word	0x20000010

0800b328 <__ascii_mbtowc>:
 800b328:	b082      	sub	sp, #8
 800b32a:	b901      	cbnz	r1, 800b32e <__ascii_mbtowc+0x6>
 800b32c:	a901      	add	r1, sp, #4
 800b32e:	b142      	cbz	r2, 800b342 <__ascii_mbtowc+0x1a>
 800b330:	b14b      	cbz	r3, 800b346 <__ascii_mbtowc+0x1e>
 800b332:	7813      	ldrb	r3, [r2, #0]
 800b334:	600b      	str	r3, [r1, #0]
 800b336:	7812      	ldrb	r2, [r2, #0]
 800b338:	1e10      	subs	r0, r2, #0
 800b33a:	bf18      	it	ne
 800b33c:	2001      	movne	r0, #1
 800b33e:	b002      	add	sp, #8
 800b340:	4770      	bx	lr
 800b342:	4610      	mov	r0, r2
 800b344:	e7fb      	b.n	800b33e <__ascii_mbtowc+0x16>
 800b346:	f06f 0001 	mvn.w	r0, #1
 800b34a:	e7f8      	b.n	800b33e <__ascii_mbtowc+0x16>

0800b34c <memmove>:
 800b34c:	4288      	cmp	r0, r1
 800b34e:	b510      	push	{r4, lr}
 800b350:	eb01 0402 	add.w	r4, r1, r2
 800b354:	d902      	bls.n	800b35c <memmove+0x10>
 800b356:	4284      	cmp	r4, r0
 800b358:	4623      	mov	r3, r4
 800b35a:	d807      	bhi.n	800b36c <memmove+0x20>
 800b35c:	1e43      	subs	r3, r0, #1
 800b35e:	42a1      	cmp	r1, r4
 800b360:	d008      	beq.n	800b374 <memmove+0x28>
 800b362:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b366:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b36a:	e7f8      	b.n	800b35e <memmove+0x12>
 800b36c:	4402      	add	r2, r0
 800b36e:	4601      	mov	r1, r0
 800b370:	428a      	cmp	r2, r1
 800b372:	d100      	bne.n	800b376 <memmove+0x2a>
 800b374:	bd10      	pop	{r4, pc}
 800b376:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b37a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b37e:	e7f7      	b.n	800b370 <memmove+0x24>

0800b380 <_realloc_r>:
 800b380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b382:	4607      	mov	r7, r0
 800b384:	4614      	mov	r4, r2
 800b386:	460e      	mov	r6, r1
 800b388:	b921      	cbnz	r1, 800b394 <_realloc_r+0x14>
 800b38a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b38e:	4611      	mov	r1, r2
 800b390:	f7fd bd1e 	b.w	8008dd0 <_malloc_r>
 800b394:	b922      	cbnz	r2, 800b3a0 <_realloc_r+0x20>
 800b396:	f7ff fdd9 	bl	800af4c <_free_r>
 800b39a:	4625      	mov	r5, r4
 800b39c:	4628      	mov	r0, r5
 800b39e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3a0:	f000 faa8 	bl	800b8f4 <_malloc_usable_size_r>
 800b3a4:	42a0      	cmp	r0, r4
 800b3a6:	d20f      	bcs.n	800b3c8 <_realloc_r+0x48>
 800b3a8:	4621      	mov	r1, r4
 800b3aa:	4638      	mov	r0, r7
 800b3ac:	f7fd fd10 	bl	8008dd0 <_malloc_r>
 800b3b0:	4605      	mov	r5, r0
 800b3b2:	2800      	cmp	r0, #0
 800b3b4:	d0f2      	beq.n	800b39c <_realloc_r+0x1c>
 800b3b6:	4631      	mov	r1, r6
 800b3b8:	4622      	mov	r2, r4
 800b3ba:	f7fd fcf2 	bl	8008da2 <memcpy>
 800b3be:	4631      	mov	r1, r6
 800b3c0:	4638      	mov	r0, r7
 800b3c2:	f7ff fdc3 	bl	800af4c <_free_r>
 800b3c6:	e7e9      	b.n	800b39c <_realloc_r+0x1c>
 800b3c8:	4635      	mov	r5, r6
 800b3ca:	e7e7      	b.n	800b39c <_realloc_r+0x1c>

0800b3cc <__sfputc_r>:
 800b3cc:	6893      	ldr	r3, [r2, #8]
 800b3ce:	3b01      	subs	r3, #1
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	b410      	push	{r4}
 800b3d4:	6093      	str	r3, [r2, #8]
 800b3d6:	da08      	bge.n	800b3ea <__sfputc_r+0x1e>
 800b3d8:	6994      	ldr	r4, [r2, #24]
 800b3da:	42a3      	cmp	r3, r4
 800b3dc:	db01      	blt.n	800b3e2 <__sfputc_r+0x16>
 800b3de:	290a      	cmp	r1, #10
 800b3e0:	d103      	bne.n	800b3ea <__sfputc_r+0x1e>
 800b3e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3e6:	f000 b94b 	b.w	800b680 <__swbuf_r>
 800b3ea:	6813      	ldr	r3, [r2, #0]
 800b3ec:	1c58      	adds	r0, r3, #1
 800b3ee:	6010      	str	r0, [r2, #0]
 800b3f0:	7019      	strb	r1, [r3, #0]
 800b3f2:	4608      	mov	r0, r1
 800b3f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3f8:	4770      	bx	lr

0800b3fa <__sfputs_r>:
 800b3fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3fc:	4606      	mov	r6, r0
 800b3fe:	460f      	mov	r7, r1
 800b400:	4614      	mov	r4, r2
 800b402:	18d5      	adds	r5, r2, r3
 800b404:	42ac      	cmp	r4, r5
 800b406:	d101      	bne.n	800b40c <__sfputs_r+0x12>
 800b408:	2000      	movs	r0, #0
 800b40a:	e007      	b.n	800b41c <__sfputs_r+0x22>
 800b40c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b410:	463a      	mov	r2, r7
 800b412:	4630      	mov	r0, r6
 800b414:	f7ff ffda 	bl	800b3cc <__sfputc_r>
 800b418:	1c43      	adds	r3, r0, #1
 800b41a:	d1f3      	bne.n	800b404 <__sfputs_r+0xa>
 800b41c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b420 <_vfiprintf_r>:
 800b420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b424:	460d      	mov	r5, r1
 800b426:	b09d      	sub	sp, #116	; 0x74
 800b428:	4614      	mov	r4, r2
 800b42a:	4698      	mov	r8, r3
 800b42c:	4606      	mov	r6, r0
 800b42e:	b118      	cbz	r0, 800b438 <_vfiprintf_r+0x18>
 800b430:	6983      	ldr	r3, [r0, #24]
 800b432:	b90b      	cbnz	r3, 800b438 <_vfiprintf_r+0x18>
 800b434:	f7fd fbf0 	bl	8008c18 <__sinit>
 800b438:	4b89      	ldr	r3, [pc, #548]	; (800b660 <_vfiprintf_r+0x240>)
 800b43a:	429d      	cmp	r5, r3
 800b43c:	d11b      	bne.n	800b476 <_vfiprintf_r+0x56>
 800b43e:	6875      	ldr	r5, [r6, #4]
 800b440:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b442:	07d9      	lsls	r1, r3, #31
 800b444:	d405      	bmi.n	800b452 <_vfiprintf_r+0x32>
 800b446:	89ab      	ldrh	r3, [r5, #12]
 800b448:	059a      	lsls	r2, r3, #22
 800b44a:	d402      	bmi.n	800b452 <_vfiprintf_r+0x32>
 800b44c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b44e:	f7fd fca6 	bl	8008d9e <__retarget_lock_acquire_recursive>
 800b452:	89ab      	ldrh	r3, [r5, #12]
 800b454:	071b      	lsls	r3, r3, #28
 800b456:	d501      	bpl.n	800b45c <_vfiprintf_r+0x3c>
 800b458:	692b      	ldr	r3, [r5, #16]
 800b45a:	b9eb      	cbnz	r3, 800b498 <_vfiprintf_r+0x78>
 800b45c:	4629      	mov	r1, r5
 800b45e:	4630      	mov	r0, r6
 800b460:	f000 f96e 	bl	800b740 <__swsetup_r>
 800b464:	b1c0      	cbz	r0, 800b498 <_vfiprintf_r+0x78>
 800b466:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b468:	07dc      	lsls	r4, r3, #31
 800b46a:	d50e      	bpl.n	800b48a <_vfiprintf_r+0x6a>
 800b46c:	f04f 30ff 	mov.w	r0, #4294967295
 800b470:	b01d      	add	sp, #116	; 0x74
 800b472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b476:	4b7b      	ldr	r3, [pc, #492]	; (800b664 <_vfiprintf_r+0x244>)
 800b478:	429d      	cmp	r5, r3
 800b47a:	d101      	bne.n	800b480 <_vfiprintf_r+0x60>
 800b47c:	68b5      	ldr	r5, [r6, #8]
 800b47e:	e7df      	b.n	800b440 <_vfiprintf_r+0x20>
 800b480:	4b79      	ldr	r3, [pc, #484]	; (800b668 <_vfiprintf_r+0x248>)
 800b482:	429d      	cmp	r5, r3
 800b484:	bf08      	it	eq
 800b486:	68f5      	ldreq	r5, [r6, #12]
 800b488:	e7da      	b.n	800b440 <_vfiprintf_r+0x20>
 800b48a:	89ab      	ldrh	r3, [r5, #12]
 800b48c:	0598      	lsls	r0, r3, #22
 800b48e:	d4ed      	bmi.n	800b46c <_vfiprintf_r+0x4c>
 800b490:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b492:	f7fd fc85 	bl	8008da0 <__retarget_lock_release_recursive>
 800b496:	e7e9      	b.n	800b46c <_vfiprintf_r+0x4c>
 800b498:	2300      	movs	r3, #0
 800b49a:	9309      	str	r3, [sp, #36]	; 0x24
 800b49c:	2320      	movs	r3, #32
 800b49e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4a6:	2330      	movs	r3, #48	; 0x30
 800b4a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b66c <_vfiprintf_r+0x24c>
 800b4ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4b0:	f04f 0901 	mov.w	r9, #1
 800b4b4:	4623      	mov	r3, r4
 800b4b6:	469a      	mov	sl, r3
 800b4b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4bc:	b10a      	cbz	r2, 800b4c2 <_vfiprintf_r+0xa2>
 800b4be:	2a25      	cmp	r2, #37	; 0x25
 800b4c0:	d1f9      	bne.n	800b4b6 <_vfiprintf_r+0x96>
 800b4c2:	ebba 0b04 	subs.w	fp, sl, r4
 800b4c6:	d00b      	beq.n	800b4e0 <_vfiprintf_r+0xc0>
 800b4c8:	465b      	mov	r3, fp
 800b4ca:	4622      	mov	r2, r4
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f7ff ff93 	bl	800b3fa <__sfputs_r>
 800b4d4:	3001      	adds	r0, #1
 800b4d6:	f000 80aa 	beq.w	800b62e <_vfiprintf_r+0x20e>
 800b4da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4dc:	445a      	add	r2, fp
 800b4de:	9209      	str	r2, [sp, #36]	; 0x24
 800b4e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	f000 80a2 	beq.w	800b62e <_vfiprintf_r+0x20e>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b4f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4f4:	f10a 0a01 	add.w	sl, sl, #1
 800b4f8:	9304      	str	r3, [sp, #16]
 800b4fa:	9307      	str	r3, [sp, #28]
 800b4fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b500:	931a      	str	r3, [sp, #104]	; 0x68
 800b502:	4654      	mov	r4, sl
 800b504:	2205      	movs	r2, #5
 800b506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b50a:	4858      	ldr	r0, [pc, #352]	; (800b66c <_vfiprintf_r+0x24c>)
 800b50c:	f7f4 fe90 	bl	8000230 <memchr>
 800b510:	9a04      	ldr	r2, [sp, #16]
 800b512:	b9d8      	cbnz	r0, 800b54c <_vfiprintf_r+0x12c>
 800b514:	06d1      	lsls	r1, r2, #27
 800b516:	bf44      	itt	mi
 800b518:	2320      	movmi	r3, #32
 800b51a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b51e:	0713      	lsls	r3, r2, #28
 800b520:	bf44      	itt	mi
 800b522:	232b      	movmi	r3, #43	; 0x2b
 800b524:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b528:	f89a 3000 	ldrb.w	r3, [sl]
 800b52c:	2b2a      	cmp	r3, #42	; 0x2a
 800b52e:	d015      	beq.n	800b55c <_vfiprintf_r+0x13c>
 800b530:	9a07      	ldr	r2, [sp, #28]
 800b532:	4654      	mov	r4, sl
 800b534:	2000      	movs	r0, #0
 800b536:	f04f 0c0a 	mov.w	ip, #10
 800b53a:	4621      	mov	r1, r4
 800b53c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b540:	3b30      	subs	r3, #48	; 0x30
 800b542:	2b09      	cmp	r3, #9
 800b544:	d94e      	bls.n	800b5e4 <_vfiprintf_r+0x1c4>
 800b546:	b1b0      	cbz	r0, 800b576 <_vfiprintf_r+0x156>
 800b548:	9207      	str	r2, [sp, #28]
 800b54a:	e014      	b.n	800b576 <_vfiprintf_r+0x156>
 800b54c:	eba0 0308 	sub.w	r3, r0, r8
 800b550:	fa09 f303 	lsl.w	r3, r9, r3
 800b554:	4313      	orrs	r3, r2
 800b556:	9304      	str	r3, [sp, #16]
 800b558:	46a2      	mov	sl, r4
 800b55a:	e7d2      	b.n	800b502 <_vfiprintf_r+0xe2>
 800b55c:	9b03      	ldr	r3, [sp, #12]
 800b55e:	1d19      	adds	r1, r3, #4
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	9103      	str	r1, [sp, #12]
 800b564:	2b00      	cmp	r3, #0
 800b566:	bfbb      	ittet	lt
 800b568:	425b      	neglt	r3, r3
 800b56a:	f042 0202 	orrlt.w	r2, r2, #2
 800b56e:	9307      	strge	r3, [sp, #28]
 800b570:	9307      	strlt	r3, [sp, #28]
 800b572:	bfb8      	it	lt
 800b574:	9204      	strlt	r2, [sp, #16]
 800b576:	7823      	ldrb	r3, [r4, #0]
 800b578:	2b2e      	cmp	r3, #46	; 0x2e
 800b57a:	d10c      	bne.n	800b596 <_vfiprintf_r+0x176>
 800b57c:	7863      	ldrb	r3, [r4, #1]
 800b57e:	2b2a      	cmp	r3, #42	; 0x2a
 800b580:	d135      	bne.n	800b5ee <_vfiprintf_r+0x1ce>
 800b582:	9b03      	ldr	r3, [sp, #12]
 800b584:	1d1a      	adds	r2, r3, #4
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	9203      	str	r2, [sp, #12]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	bfb8      	it	lt
 800b58e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b592:	3402      	adds	r4, #2
 800b594:	9305      	str	r3, [sp, #20]
 800b596:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b67c <_vfiprintf_r+0x25c>
 800b59a:	7821      	ldrb	r1, [r4, #0]
 800b59c:	2203      	movs	r2, #3
 800b59e:	4650      	mov	r0, sl
 800b5a0:	f7f4 fe46 	bl	8000230 <memchr>
 800b5a4:	b140      	cbz	r0, 800b5b8 <_vfiprintf_r+0x198>
 800b5a6:	2340      	movs	r3, #64	; 0x40
 800b5a8:	eba0 000a 	sub.w	r0, r0, sl
 800b5ac:	fa03 f000 	lsl.w	r0, r3, r0
 800b5b0:	9b04      	ldr	r3, [sp, #16]
 800b5b2:	4303      	orrs	r3, r0
 800b5b4:	3401      	adds	r4, #1
 800b5b6:	9304      	str	r3, [sp, #16]
 800b5b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5bc:	482c      	ldr	r0, [pc, #176]	; (800b670 <_vfiprintf_r+0x250>)
 800b5be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5c2:	2206      	movs	r2, #6
 800b5c4:	f7f4 fe34 	bl	8000230 <memchr>
 800b5c8:	2800      	cmp	r0, #0
 800b5ca:	d03f      	beq.n	800b64c <_vfiprintf_r+0x22c>
 800b5cc:	4b29      	ldr	r3, [pc, #164]	; (800b674 <_vfiprintf_r+0x254>)
 800b5ce:	bb1b      	cbnz	r3, 800b618 <_vfiprintf_r+0x1f8>
 800b5d0:	9b03      	ldr	r3, [sp, #12]
 800b5d2:	3307      	adds	r3, #7
 800b5d4:	f023 0307 	bic.w	r3, r3, #7
 800b5d8:	3308      	adds	r3, #8
 800b5da:	9303      	str	r3, [sp, #12]
 800b5dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5de:	443b      	add	r3, r7
 800b5e0:	9309      	str	r3, [sp, #36]	; 0x24
 800b5e2:	e767      	b.n	800b4b4 <_vfiprintf_r+0x94>
 800b5e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5e8:	460c      	mov	r4, r1
 800b5ea:	2001      	movs	r0, #1
 800b5ec:	e7a5      	b.n	800b53a <_vfiprintf_r+0x11a>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	3401      	adds	r4, #1
 800b5f2:	9305      	str	r3, [sp, #20]
 800b5f4:	4619      	mov	r1, r3
 800b5f6:	f04f 0c0a 	mov.w	ip, #10
 800b5fa:	4620      	mov	r0, r4
 800b5fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b600:	3a30      	subs	r2, #48	; 0x30
 800b602:	2a09      	cmp	r2, #9
 800b604:	d903      	bls.n	800b60e <_vfiprintf_r+0x1ee>
 800b606:	2b00      	cmp	r3, #0
 800b608:	d0c5      	beq.n	800b596 <_vfiprintf_r+0x176>
 800b60a:	9105      	str	r1, [sp, #20]
 800b60c:	e7c3      	b.n	800b596 <_vfiprintf_r+0x176>
 800b60e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b612:	4604      	mov	r4, r0
 800b614:	2301      	movs	r3, #1
 800b616:	e7f0      	b.n	800b5fa <_vfiprintf_r+0x1da>
 800b618:	ab03      	add	r3, sp, #12
 800b61a:	9300      	str	r3, [sp, #0]
 800b61c:	462a      	mov	r2, r5
 800b61e:	4b16      	ldr	r3, [pc, #88]	; (800b678 <_vfiprintf_r+0x258>)
 800b620:	a904      	add	r1, sp, #16
 800b622:	4630      	mov	r0, r6
 800b624:	f7fd fcce 	bl	8008fc4 <_printf_float>
 800b628:	4607      	mov	r7, r0
 800b62a:	1c78      	adds	r0, r7, #1
 800b62c:	d1d6      	bne.n	800b5dc <_vfiprintf_r+0x1bc>
 800b62e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b630:	07d9      	lsls	r1, r3, #31
 800b632:	d405      	bmi.n	800b640 <_vfiprintf_r+0x220>
 800b634:	89ab      	ldrh	r3, [r5, #12]
 800b636:	059a      	lsls	r2, r3, #22
 800b638:	d402      	bmi.n	800b640 <_vfiprintf_r+0x220>
 800b63a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b63c:	f7fd fbb0 	bl	8008da0 <__retarget_lock_release_recursive>
 800b640:	89ab      	ldrh	r3, [r5, #12]
 800b642:	065b      	lsls	r3, r3, #25
 800b644:	f53f af12 	bmi.w	800b46c <_vfiprintf_r+0x4c>
 800b648:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b64a:	e711      	b.n	800b470 <_vfiprintf_r+0x50>
 800b64c:	ab03      	add	r3, sp, #12
 800b64e:	9300      	str	r3, [sp, #0]
 800b650:	462a      	mov	r2, r5
 800b652:	4b09      	ldr	r3, [pc, #36]	; (800b678 <_vfiprintf_r+0x258>)
 800b654:	a904      	add	r1, sp, #16
 800b656:	4630      	mov	r0, r6
 800b658:	f7fd ff58 	bl	800950c <_printf_i>
 800b65c:	e7e4      	b.n	800b628 <_vfiprintf_r+0x208>
 800b65e:	bf00      	nop
 800b660:	0800bb6c 	.word	0x0800bb6c
 800b664:	0800bb8c 	.word	0x0800bb8c
 800b668:	0800bb4c 	.word	0x0800bb4c
 800b66c:	0800bdd4 	.word	0x0800bdd4
 800b670:	0800bdde 	.word	0x0800bdde
 800b674:	08008fc5 	.word	0x08008fc5
 800b678:	0800b3fb 	.word	0x0800b3fb
 800b67c:	0800bdda 	.word	0x0800bdda

0800b680 <__swbuf_r>:
 800b680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b682:	460e      	mov	r6, r1
 800b684:	4614      	mov	r4, r2
 800b686:	4605      	mov	r5, r0
 800b688:	b118      	cbz	r0, 800b692 <__swbuf_r+0x12>
 800b68a:	6983      	ldr	r3, [r0, #24]
 800b68c:	b90b      	cbnz	r3, 800b692 <__swbuf_r+0x12>
 800b68e:	f7fd fac3 	bl	8008c18 <__sinit>
 800b692:	4b21      	ldr	r3, [pc, #132]	; (800b718 <__swbuf_r+0x98>)
 800b694:	429c      	cmp	r4, r3
 800b696:	d12b      	bne.n	800b6f0 <__swbuf_r+0x70>
 800b698:	686c      	ldr	r4, [r5, #4]
 800b69a:	69a3      	ldr	r3, [r4, #24]
 800b69c:	60a3      	str	r3, [r4, #8]
 800b69e:	89a3      	ldrh	r3, [r4, #12]
 800b6a0:	071a      	lsls	r2, r3, #28
 800b6a2:	d52f      	bpl.n	800b704 <__swbuf_r+0x84>
 800b6a4:	6923      	ldr	r3, [r4, #16]
 800b6a6:	b36b      	cbz	r3, 800b704 <__swbuf_r+0x84>
 800b6a8:	6923      	ldr	r3, [r4, #16]
 800b6aa:	6820      	ldr	r0, [r4, #0]
 800b6ac:	1ac0      	subs	r0, r0, r3
 800b6ae:	6963      	ldr	r3, [r4, #20]
 800b6b0:	b2f6      	uxtb	r6, r6
 800b6b2:	4283      	cmp	r3, r0
 800b6b4:	4637      	mov	r7, r6
 800b6b6:	dc04      	bgt.n	800b6c2 <__swbuf_r+0x42>
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	f7ff f852 	bl	800a764 <_fflush_r>
 800b6c0:	bb30      	cbnz	r0, 800b710 <__swbuf_r+0x90>
 800b6c2:	68a3      	ldr	r3, [r4, #8]
 800b6c4:	3b01      	subs	r3, #1
 800b6c6:	60a3      	str	r3, [r4, #8]
 800b6c8:	6823      	ldr	r3, [r4, #0]
 800b6ca:	1c5a      	adds	r2, r3, #1
 800b6cc:	6022      	str	r2, [r4, #0]
 800b6ce:	701e      	strb	r6, [r3, #0]
 800b6d0:	6963      	ldr	r3, [r4, #20]
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	4283      	cmp	r3, r0
 800b6d6:	d004      	beq.n	800b6e2 <__swbuf_r+0x62>
 800b6d8:	89a3      	ldrh	r3, [r4, #12]
 800b6da:	07db      	lsls	r3, r3, #31
 800b6dc:	d506      	bpl.n	800b6ec <__swbuf_r+0x6c>
 800b6de:	2e0a      	cmp	r6, #10
 800b6e0:	d104      	bne.n	800b6ec <__swbuf_r+0x6c>
 800b6e2:	4621      	mov	r1, r4
 800b6e4:	4628      	mov	r0, r5
 800b6e6:	f7ff f83d 	bl	800a764 <_fflush_r>
 800b6ea:	b988      	cbnz	r0, 800b710 <__swbuf_r+0x90>
 800b6ec:	4638      	mov	r0, r7
 800b6ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6f0:	4b0a      	ldr	r3, [pc, #40]	; (800b71c <__swbuf_r+0x9c>)
 800b6f2:	429c      	cmp	r4, r3
 800b6f4:	d101      	bne.n	800b6fa <__swbuf_r+0x7a>
 800b6f6:	68ac      	ldr	r4, [r5, #8]
 800b6f8:	e7cf      	b.n	800b69a <__swbuf_r+0x1a>
 800b6fa:	4b09      	ldr	r3, [pc, #36]	; (800b720 <__swbuf_r+0xa0>)
 800b6fc:	429c      	cmp	r4, r3
 800b6fe:	bf08      	it	eq
 800b700:	68ec      	ldreq	r4, [r5, #12]
 800b702:	e7ca      	b.n	800b69a <__swbuf_r+0x1a>
 800b704:	4621      	mov	r1, r4
 800b706:	4628      	mov	r0, r5
 800b708:	f000 f81a 	bl	800b740 <__swsetup_r>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	d0cb      	beq.n	800b6a8 <__swbuf_r+0x28>
 800b710:	f04f 37ff 	mov.w	r7, #4294967295
 800b714:	e7ea      	b.n	800b6ec <__swbuf_r+0x6c>
 800b716:	bf00      	nop
 800b718:	0800bb6c 	.word	0x0800bb6c
 800b71c:	0800bb8c 	.word	0x0800bb8c
 800b720:	0800bb4c 	.word	0x0800bb4c

0800b724 <__ascii_wctomb>:
 800b724:	b149      	cbz	r1, 800b73a <__ascii_wctomb+0x16>
 800b726:	2aff      	cmp	r2, #255	; 0xff
 800b728:	bf85      	ittet	hi
 800b72a:	238a      	movhi	r3, #138	; 0x8a
 800b72c:	6003      	strhi	r3, [r0, #0]
 800b72e:	700a      	strbls	r2, [r1, #0]
 800b730:	f04f 30ff 	movhi.w	r0, #4294967295
 800b734:	bf98      	it	ls
 800b736:	2001      	movls	r0, #1
 800b738:	4770      	bx	lr
 800b73a:	4608      	mov	r0, r1
 800b73c:	4770      	bx	lr
	...

0800b740 <__swsetup_r>:
 800b740:	4b32      	ldr	r3, [pc, #200]	; (800b80c <__swsetup_r+0xcc>)
 800b742:	b570      	push	{r4, r5, r6, lr}
 800b744:	681d      	ldr	r5, [r3, #0]
 800b746:	4606      	mov	r6, r0
 800b748:	460c      	mov	r4, r1
 800b74a:	b125      	cbz	r5, 800b756 <__swsetup_r+0x16>
 800b74c:	69ab      	ldr	r3, [r5, #24]
 800b74e:	b913      	cbnz	r3, 800b756 <__swsetup_r+0x16>
 800b750:	4628      	mov	r0, r5
 800b752:	f7fd fa61 	bl	8008c18 <__sinit>
 800b756:	4b2e      	ldr	r3, [pc, #184]	; (800b810 <__swsetup_r+0xd0>)
 800b758:	429c      	cmp	r4, r3
 800b75a:	d10f      	bne.n	800b77c <__swsetup_r+0x3c>
 800b75c:	686c      	ldr	r4, [r5, #4]
 800b75e:	89a3      	ldrh	r3, [r4, #12]
 800b760:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b764:	0719      	lsls	r1, r3, #28
 800b766:	d42c      	bmi.n	800b7c2 <__swsetup_r+0x82>
 800b768:	06dd      	lsls	r5, r3, #27
 800b76a:	d411      	bmi.n	800b790 <__swsetup_r+0x50>
 800b76c:	2309      	movs	r3, #9
 800b76e:	6033      	str	r3, [r6, #0]
 800b770:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b774:	81a3      	strh	r3, [r4, #12]
 800b776:	f04f 30ff 	mov.w	r0, #4294967295
 800b77a:	e03e      	b.n	800b7fa <__swsetup_r+0xba>
 800b77c:	4b25      	ldr	r3, [pc, #148]	; (800b814 <__swsetup_r+0xd4>)
 800b77e:	429c      	cmp	r4, r3
 800b780:	d101      	bne.n	800b786 <__swsetup_r+0x46>
 800b782:	68ac      	ldr	r4, [r5, #8]
 800b784:	e7eb      	b.n	800b75e <__swsetup_r+0x1e>
 800b786:	4b24      	ldr	r3, [pc, #144]	; (800b818 <__swsetup_r+0xd8>)
 800b788:	429c      	cmp	r4, r3
 800b78a:	bf08      	it	eq
 800b78c:	68ec      	ldreq	r4, [r5, #12]
 800b78e:	e7e6      	b.n	800b75e <__swsetup_r+0x1e>
 800b790:	0758      	lsls	r0, r3, #29
 800b792:	d512      	bpl.n	800b7ba <__swsetup_r+0x7a>
 800b794:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b796:	b141      	cbz	r1, 800b7aa <__swsetup_r+0x6a>
 800b798:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b79c:	4299      	cmp	r1, r3
 800b79e:	d002      	beq.n	800b7a6 <__swsetup_r+0x66>
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	f7ff fbd3 	bl	800af4c <_free_r>
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	6363      	str	r3, [r4, #52]	; 0x34
 800b7aa:	89a3      	ldrh	r3, [r4, #12]
 800b7ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b7b0:	81a3      	strh	r3, [r4, #12]
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	6063      	str	r3, [r4, #4]
 800b7b6:	6923      	ldr	r3, [r4, #16]
 800b7b8:	6023      	str	r3, [r4, #0]
 800b7ba:	89a3      	ldrh	r3, [r4, #12]
 800b7bc:	f043 0308 	orr.w	r3, r3, #8
 800b7c0:	81a3      	strh	r3, [r4, #12]
 800b7c2:	6923      	ldr	r3, [r4, #16]
 800b7c4:	b94b      	cbnz	r3, 800b7da <__swsetup_r+0x9a>
 800b7c6:	89a3      	ldrh	r3, [r4, #12]
 800b7c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b7cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7d0:	d003      	beq.n	800b7da <__swsetup_r+0x9a>
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	4630      	mov	r0, r6
 800b7d6:	f000 f84d 	bl	800b874 <__smakebuf_r>
 800b7da:	89a0      	ldrh	r0, [r4, #12]
 800b7dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7e0:	f010 0301 	ands.w	r3, r0, #1
 800b7e4:	d00a      	beq.n	800b7fc <__swsetup_r+0xbc>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	60a3      	str	r3, [r4, #8]
 800b7ea:	6963      	ldr	r3, [r4, #20]
 800b7ec:	425b      	negs	r3, r3
 800b7ee:	61a3      	str	r3, [r4, #24]
 800b7f0:	6923      	ldr	r3, [r4, #16]
 800b7f2:	b943      	cbnz	r3, 800b806 <__swsetup_r+0xc6>
 800b7f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b7f8:	d1ba      	bne.n	800b770 <__swsetup_r+0x30>
 800b7fa:	bd70      	pop	{r4, r5, r6, pc}
 800b7fc:	0781      	lsls	r1, r0, #30
 800b7fe:	bf58      	it	pl
 800b800:	6963      	ldrpl	r3, [r4, #20]
 800b802:	60a3      	str	r3, [r4, #8]
 800b804:	e7f4      	b.n	800b7f0 <__swsetup_r+0xb0>
 800b806:	2000      	movs	r0, #0
 800b808:	e7f7      	b.n	800b7fa <__swsetup_r+0xba>
 800b80a:	bf00      	nop
 800b80c:	20000010 	.word	0x20000010
 800b810:	0800bb6c 	.word	0x0800bb6c
 800b814:	0800bb8c 	.word	0x0800bb8c
 800b818:	0800bb4c 	.word	0x0800bb4c

0800b81c <abort>:
 800b81c:	b508      	push	{r3, lr}
 800b81e:	2006      	movs	r0, #6
 800b820:	f000 f898 	bl	800b954 <raise>
 800b824:	2001      	movs	r0, #1
 800b826:	f7f6 f90f 	bl	8001a48 <_exit>

0800b82a <__swhatbuf_r>:
 800b82a:	b570      	push	{r4, r5, r6, lr}
 800b82c:	460e      	mov	r6, r1
 800b82e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b832:	2900      	cmp	r1, #0
 800b834:	b096      	sub	sp, #88	; 0x58
 800b836:	4614      	mov	r4, r2
 800b838:	461d      	mov	r5, r3
 800b83a:	da07      	bge.n	800b84c <__swhatbuf_r+0x22>
 800b83c:	2300      	movs	r3, #0
 800b83e:	602b      	str	r3, [r5, #0]
 800b840:	89b3      	ldrh	r3, [r6, #12]
 800b842:	061a      	lsls	r2, r3, #24
 800b844:	d410      	bmi.n	800b868 <__swhatbuf_r+0x3e>
 800b846:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b84a:	e00e      	b.n	800b86a <__swhatbuf_r+0x40>
 800b84c:	466a      	mov	r2, sp
 800b84e:	f000 f89d 	bl	800b98c <_fstat_r>
 800b852:	2800      	cmp	r0, #0
 800b854:	dbf2      	blt.n	800b83c <__swhatbuf_r+0x12>
 800b856:	9a01      	ldr	r2, [sp, #4]
 800b858:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b85c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b860:	425a      	negs	r2, r3
 800b862:	415a      	adcs	r2, r3
 800b864:	602a      	str	r2, [r5, #0]
 800b866:	e7ee      	b.n	800b846 <__swhatbuf_r+0x1c>
 800b868:	2340      	movs	r3, #64	; 0x40
 800b86a:	2000      	movs	r0, #0
 800b86c:	6023      	str	r3, [r4, #0]
 800b86e:	b016      	add	sp, #88	; 0x58
 800b870:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b874 <__smakebuf_r>:
 800b874:	898b      	ldrh	r3, [r1, #12]
 800b876:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b878:	079d      	lsls	r5, r3, #30
 800b87a:	4606      	mov	r6, r0
 800b87c:	460c      	mov	r4, r1
 800b87e:	d507      	bpl.n	800b890 <__smakebuf_r+0x1c>
 800b880:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b884:	6023      	str	r3, [r4, #0]
 800b886:	6123      	str	r3, [r4, #16]
 800b888:	2301      	movs	r3, #1
 800b88a:	6163      	str	r3, [r4, #20]
 800b88c:	b002      	add	sp, #8
 800b88e:	bd70      	pop	{r4, r5, r6, pc}
 800b890:	ab01      	add	r3, sp, #4
 800b892:	466a      	mov	r2, sp
 800b894:	f7ff ffc9 	bl	800b82a <__swhatbuf_r>
 800b898:	9900      	ldr	r1, [sp, #0]
 800b89a:	4605      	mov	r5, r0
 800b89c:	4630      	mov	r0, r6
 800b89e:	f7fd fa97 	bl	8008dd0 <_malloc_r>
 800b8a2:	b948      	cbnz	r0, 800b8b8 <__smakebuf_r+0x44>
 800b8a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8a8:	059a      	lsls	r2, r3, #22
 800b8aa:	d4ef      	bmi.n	800b88c <__smakebuf_r+0x18>
 800b8ac:	f023 0303 	bic.w	r3, r3, #3
 800b8b0:	f043 0302 	orr.w	r3, r3, #2
 800b8b4:	81a3      	strh	r3, [r4, #12]
 800b8b6:	e7e3      	b.n	800b880 <__smakebuf_r+0xc>
 800b8b8:	4b0d      	ldr	r3, [pc, #52]	; (800b8f0 <__smakebuf_r+0x7c>)
 800b8ba:	62b3      	str	r3, [r6, #40]	; 0x28
 800b8bc:	89a3      	ldrh	r3, [r4, #12]
 800b8be:	6020      	str	r0, [r4, #0]
 800b8c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8c4:	81a3      	strh	r3, [r4, #12]
 800b8c6:	9b00      	ldr	r3, [sp, #0]
 800b8c8:	6163      	str	r3, [r4, #20]
 800b8ca:	9b01      	ldr	r3, [sp, #4]
 800b8cc:	6120      	str	r0, [r4, #16]
 800b8ce:	b15b      	cbz	r3, 800b8e8 <__smakebuf_r+0x74>
 800b8d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8d4:	4630      	mov	r0, r6
 800b8d6:	f000 f86b 	bl	800b9b0 <_isatty_r>
 800b8da:	b128      	cbz	r0, 800b8e8 <__smakebuf_r+0x74>
 800b8dc:	89a3      	ldrh	r3, [r4, #12]
 800b8de:	f023 0303 	bic.w	r3, r3, #3
 800b8e2:	f043 0301 	orr.w	r3, r3, #1
 800b8e6:	81a3      	strh	r3, [r4, #12]
 800b8e8:	89a0      	ldrh	r0, [r4, #12]
 800b8ea:	4305      	orrs	r5, r0
 800b8ec:	81a5      	strh	r5, [r4, #12]
 800b8ee:	e7cd      	b.n	800b88c <__smakebuf_r+0x18>
 800b8f0:	08008bb1 	.word	0x08008bb1

0800b8f4 <_malloc_usable_size_r>:
 800b8f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8f8:	1f18      	subs	r0, r3, #4
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	bfbc      	itt	lt
 800b8fe:	580b      	ldrlt	r3, [r1, r0]
 800b900:	18c0      	addlt	r0, r0, r3
 800b902:	4770      	bx	lr

0800b904 <_raise_r>:
 800b904:	291f      	cmp	r1, #31
 800b906:	b538      	push	{r3, r4, r5, lr}
 800b908:	4604      	mov	r4, r0
 800b90a:	460d      	mov	r5, r1
 800b90c:	d904      	bls.n	800b918 <_raise_r+0x14>
 800b90e:	2316      	movs	r3, #22
 800b910:	6003      	str	r3, [r0, #0]
 800b912:	f04f 30ff 	mov.w	r0, #4294967295
 800b916:	bd38      	pop	{r3, r4, r5, pc}
 800b918:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b91a:	b112      	cbz	r2, 800b922 <_raise_r+0x1e>
 800b91c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b920:	b94b      	cbnz	r3, 800b936 <_raise_r+0x32>
 800b922:	4620      	mov	r0, r4
 800b924:	f000 f830 	bl	800b988 <_getpid_r>
 800b928:	462a      	mov	r2, r5
 800b92a:	4601      	mov	r1, r0
 800b92c:	4620      	mov	r0, r4
 800b92e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b932:	f000 b817 	b.w	800b964 <_kill_r>
 800b936:	2b01      	cmp	r3, #1
 800b938:	d00a      	beq.n	800b950 <_raise_r+0x4c>
 800b93a:	1c59      	adds	r1, r3, #1
 800b93c:	d103      	bne.n	800b946 <_raise_r+0x42>
 800b93e:	2316      	movs	r3, #22
 800b940:	6003      	str	r3, [r0, #0]
 800b942:	2001      	movs	r0, #1
 800b944:	e7e7      	b.n	800b916 <_raise_r+0x12>
 800b946:	2400      	movs	r4, #0
 800b948:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b94c:	4628      	mov	r0, r5
 800b94e:	4798      	blx	r3
 800b950:	2000      	movs	r0, #0
 800b952:	e7e0      	b.n	800b916 <_raise_r+0x12>

0800b954 <raise>:
 800b954:	4b02      	ldr	r3, [pc, #8]	; (800b960 <raise+0xc>)
 800b956:	4601      	mov	r1, r0
 800b958:	6818      	ldr	r0, [r3, #0]
 800b95a:	f7ff bfd3 	b.w	800b904 <_raise_r>
 800b95e:	bf00      	nop
 800b960:	20000010 	.word	0x20000010

0800b964 <_kill_r>:
 800b964:	b538      	push	{r3, r4, r5, lr}
 800b966:	4d07      	ldr	r5, [pc, #28]	; (800b984 <_kill_r+0x20>)
 800b968:	2300      	movs	r3, #0
 800b96a:	4604      	mov	r4, r0
 800b96c:	4608      	mov	r0, r1
 800b96e:	4611      	mov	r1, r2
 800b970:	602b      	str	r3, [r5, #0]
 800b972:	f7f6 f859 	bl	8001a28 <_kill>
 800b976:	1c43      	adds	r3, r0, #1
 800b978:	d102      	bne.n	800b980 <_kill_r+0x1c>
 800b97a:	682b      	ldr	r3, [r5, #0]
 800b97c:	b103      	cbz	r3, 800b980 <_kill_r+0x1c>
 800b97e:	6023      	str	r3, [r4, #0]
 800b980:	bd38      	pop	{r3, r4, r5, pc}
 800b982:	bf00      	nop
 800b984:	2000235c 	.word	0x2000235c

0800b988 <_getpid_r>:
 800b988:	f7f6 b846 	b.w	8001a18 <_getpid>

0800b98c <_fstat_r>:
 800b98c:	b538      	push	{r3, r4, r5, lr}
 800b98e:	4d07      	ldr	r5, [pc, #28]	; (800b9ac <_fstat_r+0x20>)
 800b990:	2300      	movs	r3, #0
 800b992:	4604      	mov	r4, r0
 800b994:	4608      	mov	r0, r1
 800b996:	4611      	mov	r1, r2
 800b998:	602b      	str	r3, [r5, #0]
 800b99a:	f7f6 f8a4 	bl	8001ae6 <_fstat>
 800b99e:	1c43      	adds	r3, r0, #1
 800b9a0:	d102      	bne.n	800b9a8 <_fstat_r+0x1c>
 800b9a2:	682b      	ldr	r3, [r5, #0]
 800b9a4:	b103      	cbz	r3, 800b9a8 <_fstat_r+0x1c>
 800b9a6:	6023      	str	r3, [r4, #0]
 800b9a8:	bd38      	pop	{r3, r4, r5, pc}
 800b9aa:	bf00      	nop
 800b9ac:	2000235c 	.word	0x2000235c

0800b9b0 <_isatty_r>:
 800b9b0:	b538      	push	{r3, r4, r5, lr}
 800b9b2:	4d06      	ldr	r5, [pc, #24]	; (800b9cc <_isatty_r+0x1c>)
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	4604      	mov	r4, r0
 800b9b8:	4608      	mov	r0, r1
 800b9ba:	602b      	str	r3, [r5, #0]
 800b9bc:	f7f6 f8a3 	bl	8001b06 <_isatty>
 800b9c0:	1c43      	adds	r3, r0, #1
 800b9c2:	d102      	bne.n	800b9ca <_isatty_r+0x1a>
 800b9c4:	682b      	ldr	r3, [r5, #0]
 800b9c6:	b103      	cbz	r3, 800b9ca <_isatty_r+0x1a>
 800b9c8:	6023      	str	r3, [r4, #0]
 800b9ca:	bd38      	pop	{r3, r4, r5, pc}
 800b9cc:	2000235c 	.word	0x2000235c

0800b9d0 <_init>:
 800b9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9d2:	bf00      	nop
 800b9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9d6:	bc08      	pop	{r3}
 800b9d8:	469e      	mov	lr, r3
 800b9da:	4770      	bx	lr

0800b9dc <_fini>:
 800b9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9de:	bf00      	nop
 800b9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9e2:	bc08      	pop	{r3}
 800b9e4:	469e      	mov	lr, r3
 800b9e6:	4770      	bx	lr
