
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980440 heartbeat IPC: 3.35521 cumulative IPC: 3.35521 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362391 heartbeat IPC: 2.95687 cumulative IPC: 3.14347 (Simulation time: 0 hr 1 min 47 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126971 (Simulation time: 0 hr 2 min 22 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26689690 heartbeat IPC: 0.491949 cumulative IPC: 0.269357 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 66862448 heartbeat IPC: 0.248925 cumulative IPC: 0.255382 (Simulation time: 0 hr 5 min 28 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 105585794 heartbeat IPC: 0.258242 cumulative IPC: 0.256519 (Simulation time: 0 hr 7 min 1 sec) 
Finished CPU 0 instructions: 25000000 cycles: 97458841 cumulative IPC: 0.256519 (Simulation time: 0 hr 7 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.256519 instructions: 25000000 cycles: 97458841
cpu0_DTLB TOTAL     ACCESS:    6314356  HIT:    5876773  MISS:     437583
cpu0_DTLB LOAD      ACCESS:    5889572  HIT:    5609385  MISS:     280187
cpu0_DTLB RFO       ACCESS:     424784  HIT:     267388  MISS:     157396
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.305 cycles
cpu0_ITLB TOTAL     ACCESS:    2383426  HIT:    2383426  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383426  HIT:    2383426  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437583  HIT:     432153  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280187  HIT:     275502  MISS:       4685
cpu0_STLB RFO       ACCESS:     157396  HIT:     156651  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.587 cycles
cpu0_L1D TOTAL     ACCESS:    6194969  HIT:    4952777  MISS:    1242192
cpu0_L1D LOAD      ACCESS:    5559322  HIT:    4433529  MISS:    1125793
cpu0_L1D RFO       ACCESS:     630244  HIT:     515795  MISS:     114449
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 144.178 cycles
cpu0_L2C TOTAL     ACCESS:    3171395  HIT:    1953775  MISS:    1217620
cpu0_L2C LOAD      ACCESS:    1125787  HIT:     175627  MISS:     950160
cpu0_L2C RFO       ACCESS:     114441  HIT:      76957  MISS:      37484
cpu0_L2C PREFETCH  ACCESS:    1581136  HIT:    1353438  MISS:     227698
cpu0_L2C WRITEBACK ACCESS:     348081  HIT:     346312  MISS:       1769
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1441  MISS:        509
cpu0_L2C PREFETCH  REQUESTED:    1714420  ISSUED:    1632758  USEFUL:      93601  USELESS:     134152
cpu0_L2C AVERAGE MISS LATENCY: 191.011 cycles
LLC TOTAL     ACCESS:    1458066  HIT:     617720  MISS:     840346
LLC LOAD      ACCESS:     950159  HIT:     332525  MISS:     617634
LLC RFO       ACCESS:      37484  HIT:      11185  MISS:      26299
LLC PREFETCH  ACCESS:     232081  HIT:      38152  MISS:     193929
LLC WRITEBACK ACCESS:     237833  HIT:     235592  MISS:       2241
LLC TRANSLATION ACCESS:        509  HIT:        266  MISS:        243
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 250.172 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     101557  ROW_BUFFER_MISS:     736111
 DBUS AVG_CONGESTED_CYCLE:    3.96373
 WQ ROW_BUFFER_HIT:      28169  ROW_BUFFER_MISS:     183897  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1789
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

