// Seed: 892151676
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri id_4,
    output tri1 id_5,
    output supply1 id_6
);
  always @(*) $clog2(0);
  ;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  tri0 id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2;
  wire id_1;
  wire id_2 = id_1;
  assign module_3.id_7 = 0;
  logic id_3 = id_3;
endmodule
module module_3 #(
    parameter id_2 = 32'd5,
    parameter id_5 = 32'd79
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  not primCall (id_3, id_4);
  input wire id_4;
  output wire id_3;
  module_2 modCall_1 ();
  output wire _id_2;
  input wire id_1;
  parameter id_6 = -1;
  logic [id_5 : id_2][-1 : -1] id_7 = (-1'b0) / -1;
endmodule
