<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_registers</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_registers'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_registers')">soc_scu_registers</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.67</td>
<td class="s9 cl rt"><a href="mod1435.html#Line" > 91.80</a></td>
<td class="s5 cl rt"><a href="mod1435.html#Cond" > 58.47</a></td>
<td class="s2 cl rt"><a href="mod1435.html#Toggle" > 26.27</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1435.html#Branch" > 82.13</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/config_ss/system_control_unit/soc_scu_registers.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/config_ss/system_control_unit/soc_scu_registers.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1435.html#inst_tag_85020"  onclick="showContent('inst_tag_85020')">config_ss_tb.DUT.config_ss.scu.soc_scu_registers</a></td>
<td class="s6 cl rt"> 64.67</td>
<td class="s9 cl rt"><a href="mod1435.html#Line" > 91.80</a></td>
<td class="s5 cl rt"><a href="mod1435.html#Cond" > 58.47</a></td>
<td class="s2 cl rt"><a href="mod1435.html#Toggle" > 26.27</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1435.html#Branch" > 82.13</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_registers'>
<hr>
<a name="inst_tag_85020"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_85020" >config_ss_tb.DUT.config_ss.scu.soc_scu_registers</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.67</td>
<td class="s9 cl rt"><a href="mod1435.html#Line" > 91.80</a></td>
<td class="s5 cl rt"><a href="mod1435.html#Cond" > 58.47</a></td>
<td class="s2 cl rt"><a href="mod1435.html#Toggle" > 26.27</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1435.html#Branch" > 82.13</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.67</td>
<td class="s9 cl rt"> 91.80</td>
<td class="s5 cl rt"> 58.47</td>
<td class="s2 cl rt"> 26.27</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.13</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.83</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="s4 cl rt"> 46.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1360.html#inst_tag_80046" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_registers'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1435.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>756</td><td>694</td><td>91.80</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>439</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>445</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>450</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>508</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>512</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>516</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>520</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>524</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>528</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>532</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>536</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>540</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>587</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>591</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>595</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>600</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>604</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>609</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>613</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>617</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>621</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>662</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>666</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>670</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>675</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>679</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>687</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>711</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>715</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>719</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>750</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>754</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>758</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>763</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>767</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>791</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>837</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>841</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>845</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>886</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>890</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>894</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>898</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>902</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>906</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>914</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>918</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>922</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>926</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>930</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>934</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>958</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>963</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>969</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>990</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>994</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1012</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1048</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1052</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1056</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1060</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1064</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1068</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1072</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1101</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1106</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1110</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1140</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1144</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1148</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1152</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1176</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1180</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1222</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1226</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1230</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1234</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1238</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1242</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1277</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1281</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1285</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1289</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1313</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1317</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1337</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1371</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1375</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1379</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1383</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1387</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1406</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1431</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1439</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1443</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1469</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1481</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1499</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1539</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1543</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1547</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1551</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1555</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1593</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1597</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1601</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1605</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1609</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1613</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1651</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1655</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1659</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1663</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1667</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1671</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
438                     always @(posedge clk or negedge rst_n)
439        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
440        2/2              else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  
                        MISSING_ELSE
441                     
442                     assign rdat_o = rg_rdat_mux_d;
443                     
444                     always @ (posedge clk, negedge rst_n)
445        2/2              if (!rst_n) rack_o &lt;= 1'b0;
446        1/1              else        rack_o &lt;= |rreq_i;
447                     
448                     
449                     always @ (posedge clk, negedge rst_n)
450        2/2              if (!rst_n) wack_o &lt;= 1'b0;
451        1/1              else        wack_o &lt;= |wreq_i;
452                     
453                     assign rerr_o = 1'h0;
454                     assign werr_o = wreq_i[0] | wreq_i[7] | wreq_i[44]; //RO registers
455                     
456                     //*****************************************************************************
457                     //              Register idRev
458                     //              offset   0x0
459                     //  Location    Attribute   Field Name
460                     //
461                     //  [31:24]     R/O         rev_id
462                     //  [23:16]     R/O         chip_id
463                     //  [15: 0]     R/O         vendor_id
464                     //*****************************************************************************
465                     
466                     assign rg_idrev = {
467                                       rev_id,
468                                       chip_id,
469                                       vendor_id
470                                       };
471                     
472                     //*****************************************************************************
473                     //              Register sw_rst_control
474                     //              offset   0x4
475                     //  Location    Attribute   Field Name
476                     //
477                     //  [31:11]     Rsvd  
478                     //  [10]        R/W         dma_rst           
479                     //  [9]         R/W         emac_rst
480                     //  [8]         R/W         usb_rstn
481                     //  [7]         R/W         ddr_rstn
482                     //  [6]         R/W         fpga1_rstn
483                     //  [5]         R/W         fpga0_rstn
484                     //  [4]         R/W         per_rstn
485                     //  [3]         R/W         acpu_rstn
486                     //  [2]         R/O         sram_rstn
487                     //  [1]         R/O         bus_rstn
488                     //  [0]         R/WAC       system_rstn
489                     //*****************************************************************************
490                     logic status_system_rstn;
491                     
492                     assign rg_sw_rst_control = {
493                                                21'h0,
494                                                dma_rstn,
495                                                emac_rstn,
496                                                usb_rstn,
497                                                ddr_rstn,
498                                                fpga1_rstn,
499                                                fpga0_rstn,
500                                                per_rstn,
501                                                acpu_rstn,
502                                                sram_rstn,
503                                                bus_rstn,
504                                                system_rstn
505                                                };    
506                     
507                     always @(posedge clk or negedge rst_n)
508        2/2              if (!rst_n)                                   dma_rstn  &lt;= 1'b0;
509        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[10]) dma_rstn  &lt;= wdat_i[10];                           
                        MISSING_ELSE
510                                                
511                     always @(posedge clk or negedge rst_n)
512        2/2              if (!rst_n)                                  emac_rstn  &lt;= 1'b0;
513        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[9]) emac_rstn  &lt;= wdat_i[9];
                        MISSING_ELSE
514                     
515                     always @(posedge clk or negedge rst_n)
516        2/2              if (!rst_n)                                  usb_rstn  &lt;= 1'b0;
517        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[8]) usb_rstn &lt;= wdat_i[8];
                        MISSING_ELSE
518                     
519                     always @(posedge clk or negedge rst_n)
520        2/2              if (!rst_n)                                  ddr_rstn  &lt;= 1'b0;
521        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[7]) ddr_rstn  &lt;= wdat_i[7];
                        MISSING_ELSE
522                     
523                     always @(posedge clk or negedge rst_n)
524        2/2              if (!rst_n)                                  fpga1_rstn  &lt;= 1'b0;
525        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[6]) fpga1_rstn  &lt;= wdat_i[6];
                        MISSING_ELSE
526                     
527                     always @(posedge clk or negedge rst_n)
528        2/2              if (!rst_n)                                  fpga0_rstn  &lt;= 1'b0;
529        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[5]) fpga0_rstn  &lt;= wdat_i[5];
                        MISSING_ELSE
530                     
531                     always @(posedge clk or negedge rst_n)
532        2/2              if (!rst_n)                                  per_rstn  &lt;= 1'b0;
533        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[4]) per_rstn  &lt;= wdat_i[4];
                        MISSING_ELSE
534                     
535                     always @(posedge clk or negedge rst_n)
536        2/2              if (!rst_n)                                  acpu_rstn  &lt;= 1'b0;
537        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[3]) acpu_rstn  &lt;= wdat_i[3];
                        MISSING_ELSE
538                     
539                     always @(posedge clk or negedge rst_n_por)
540        1/1              if (!rst_n_por)begin
541        1/1                  system_rstn        &lt;= 1'b0;
542        1/1                  status_system_rstn &lt;= 1'b0;
543                         end    
544        1/1              else if (rg_sw_rst_control_wreq &amp; wstr_b[0]) begin
545        1/1                  system_rstn        &lt;= wdat_i[0];
546        1/1                  status_system_rstn &lt;= ~wdat_i[0];
547                         end    
548        1/1              else if (deassert_system_rstn) begin
549        1/1                  system_rstn  &lt;= 1'b1;
550                         end    
                        MISSING_ELSE
551                     
552                     //*****************************************************************************
553                     //              Register pll_config_0
554                     //              offset   0x8
555                     //  Location    Attribute   Field Name
556                     //
557                     //  [31]        R/WAC       PLL_CONFIG_0_WE 
558                     //  [30:28]     Rsvd             
559                     //  [27:16]     R/W         DSKEWCALIN
560                     //  [15: 9]     Rsvd    
561                     //  [8]         R/W         PLLEN
562                     //  [7]         R/W         DSMEN
563                     //  [6]         R/W         DSKEWFASTCAL
564                     //  [5]         R/W         DSKEWCALEN
565                     //  [ 4: 2]     R/W         DSKEWCALCNT
566                     //  [1]         R/W         DSKEWCALBYP
567                     //  [0]         R/W         DACEN
568                     //*****************************************************************************
569                     logic pll_config_0_we;
570                     logic rg_pll_config_0_wreq_ff;
571                     logic rg_pll_config_0_wdat_ff;
572                     
573                     assign rg_pll_config_0 = {
574                                              pll_config_0_we,
575                                              3'h0,
576                                              dskewcalin,
577                                              7'h0,
578                                              pllen,
579                                              dsmen,
580                                              dskewfastcal,
581                                              dskewcalen,
582                                              dskewcalcnt,
583                                              dskewcalbyp,
584                                              dacen
585                                              };      
586                     always @(posedge clk or negedge rst_n_por)
587        2/2              if (!rst_n_por)rg_pll_config_0_wreq_ff  &lt;= 1'h0;
588        1/1              else           rg_pll_config_0_wreq_ff  &lt;= rg_pll_config_0_wreq;
589                     
590                     always @(posedge clk or negedge rst_n_por)
591        2/2              if (!rst_n_por)                             rg_pll_config_0_wdat_ff  &lt;= 'h0;
592        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[31]) rg_pll_config_0_wdat_ff  &lt;= wdat_i[31];  
                        MISSING_ELSE
593                     
594                     always @(posedge clk or negedge rst_n_por)
595        2/2              if (!rst_n_por)                                                                       pll_config_0_we  &lt;= 1'h0;
596        2/2              else if (!rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff)                             pll_config_0_we  &lt;= rg_pll_config_0_wdat_ff;
597        <font color = "red">1/2     ==>      else if (pll_config_0_we &amp; !rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff &amp; |wstr_b) pll_config_0_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
598                     
599                     always @(posedge clk or negedge rst_n_por)
600        2/2              if (!rst_n_por)                                               dskewcalin  &lt;= 12'h0;
601        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[27] &amp; pll_config_0_we) dskewcalin  &lt;= wdat_i[27:16];
                        MISSING_ELSE
602                     
603                     always @(posedge clk or negedge rst_n)
604        2/2              if (!rst_n)                                                  pllen  &lt;= 1'b1;
605        <font color = "red">1/2     ==>      else if(clr_pllen)                                           pllen  &lt;= 1'b1;</font>
606        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[8] &amp; pll_config_0_we) pllen  &lt;= wdat_i[8];
                        MISSING_ELSE
607                     
608                     always @(posedge clk or negedge rst_n_por)
609        2/2              if (!rst_n_por)                                              dsmen  &lt;= 1'b0;
610        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[7] &amp; pll_config_0_we) dsmen  &lt;= wdat_i[7];
                        MISSING_ELSE
611                                 
612                     always @(posedge clk or negedge rst_n_por)
613        2/2              if (!rst_n_por)                                              dskewfastcal  &lt;= 1'b0;
614        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[6] &amp; pll_config_0_we) dskewfastcal  &lt;= wdat_i[6];
                        MISSING_ELSE
615                     
616                     always @(posedge clk or negedge rst_n_por)
617        2/2              if (!rst_n_por)                                              dskewcalen  &lt;= 1'b0;
618        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[5] &amp; pll_config_0_we) dskewcalen  &lt;= wdat_i[5];
                        MISSING_ELSE
619                     
620                     always @(posedge clk or negedge rst_n_por)
621        2/2              if (!rst_n_por)                                              dskewcalcnt  &lt;= 3'h2;
622        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[4] &amp; pll_config_0_we) dskewcalcnt  &lt;= wdat_i[4:2];
                        MISSING_ELSE
623                     
624                     always @(posedge clk or negedge rst_n_por)
625        2/2              if (!rst_n_por)                                              dskewcalbyp  &lt;= 1'b0;
626        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[1] &amp; pll_config_0_we) dskewcalbyp  &lt;= wdat_i[1];
                        MISSING_ELSE
627                     
628                     always @(posedge clk or negedge rst_n_por)
629        2/2              if (!rst_n_por)                                              dacen  &lt;= 1'b0;
630        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[0] &amp; pll_config_0_we) dacen  &lt;= wdat_i[0];
                        MISSING_ELSE
631                     
632                     
633                     //*****************************************************************************
634                     //              Register pll_config_1
635                     //              offset   0xC
636                     //  Location    Attribute   Field Name
637                     //
638                     //  [31]        R/WAC       PLL_CONFIG_1_WE 
639                     //  [30:22]     Rsvd         
640                     //  [21:16]     R/W         REFDIV
641                     //  [15:14]     Rsvd        
642                     //  [13]        R/W         FOUTVCOEN
643                     //  [12: 8]     R/W         FOUTVCOBYP
644                     //  [ 7: 4]     Rsvd        
645                     //  [ 3: 0]     R/W         FOUTEN
646                     //*****************************************************************************
647                     logic pll_config_1_we;
648                     logic rg_pll_config_1_wreq_ff;
649                     logic rg_pll_config_1_wdat_ff;
650                     
651                     assign rg_pll_config_1 = {
652                                              pll_config_1_we,
653                                              9'h0,
654                                              refdiv,
655                                              2'h0,
656                                              foutvcoen,
657                                              foutvcobyp,
658                                              4'h0,
659                                              fouten
660                                              }; 
661                     always @(posedge clk or negedge rst_n_por)
662        2/2              if (!rst_n_por)rg_pll_config_1_wreq_ff  &lt;= 1'h0;
663        1/1              else           rg_pll_config_1_wreq_ff  &lt;= rg_pll_config_1_wreq;
664                     
665                     always @(posedge clk or negedge rst_n_por)
666        2/2              if (!rst_n_por)                             rg_pll_config_1_wdat_ff  &lt;= 'h0;
667        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[31]) rg_pll_config_1_wdat_ff  &lt;= wdat_i[31];                           </font>
                        MISSING_ELSE
668                     
669                     always @(posedge clk or negedge rst_n_por)
670        2/2              if (!rst_n_por)                                                                       pll_config_1_we  &lt;= 1'h0;
671        <font color = "red">1/2     ==>      else if (!rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff)                             pll_config_1_we  &lt;= rg_pll_config_1_wdat_ff;</font>
672        <font color = "red">1/2     ==>      else if (pll_config_1_we &amp; !rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff &amp; |wstr_b) pll_config_1_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
673                     
674                     always @(posedge clk or negedge rst_n_por)
675        2/2              if (!rst_n_por)                                               refdiv  &lt;= 6'h1;
676        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[21] &amp; pll_config_1_we) refdiv  &lt;= wdat_i[21:16];</font>
                        MISSING_ELSE
677                     
678                     always @(posedge clk or negedge rst_n_por)
679        2/2              if (!rst_n_por)                                               foutvcoen  &lt;= 1'h0;
680        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[13] &amp; pll_config_1_we) foutvcoen  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
681                     
682                     always @(posedge clk or negedge rst_n_por)
683        2/2              if (!rst_n_por)                                               foutvcobyp  &lt;= 5'h0;
684        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[12] &amp; pll_config_1_we) foutvcobyp  &lt;= wdat_i[12:8];</font>
                        MISSING_ELSE
685                     
686                     always @(posedge clk or negedge rst_n_por)
687        2/2              if (!rst_n_por)                                               fouten  &lt;= 4'h3;
688        <font color = "red">1/2     ==>      else if (rg_pll_config_1_wreq &amp; wstr_b[3] &amp; pll_config_1_we)  fouten  &lt;= wdat_i[3:0];</font>
                        MISSING_ELSE
689                     
690                     
691                     //*****************************************************************************
692                     //              Register pll_config_2
693                     //              offset   0x10
694                     //  Location    Attribute   Field Name
695                     //
696                     //  [31]        R/WAC       PLL_CONFIG_2_WE 
697                     //  [30:24]     Rsvd        
698                     //  [23: 0]     R/W         FRAC
699                     //*****************************************************************************
700                     logic pll_config_2_we;
701                     logic rg_pll_config_2_wreq_ff;
702                     logic rg_pll_config_2_wdat_ff;
703                     
704                     assign rg_pll_config_2 = {
705                                       pll_config_2_we,
706                                       7'h0,
707                                       frac
708                                       }; 
709                     
710                     always @(posedge clk or negedge rst_n_por)
711        2/2              if (!rst_n_por) rg_pll_config_2_wreq_ff  &lt;= 1'h0;
712        1/1              else            rg_pll_config_2_wreq_ff  &lt;= rg_pll_config_2_wreq;
713                     
714                     always @(posedge clk or negedge rst_n_por)
715        2/2              if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  &lt;= 'h0;
716        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[31])     rg_pll_config_2_wdat_ff  &lt;= wdat_i[31];                     </font>
                        MISSING_ELSE
717                     
718                     always @(posedge clk or negedge rst_n_por)
719        2/2              if (!rst_n_por)                                                                           pll_config_2_we  &lt;= 1'h0;
720        <font color = "red">1/2     ==>      else if (!rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff )                                pll_config_2_we  &lt;= rg_pll_config_2_wdat_ff;</font>
721        <font color = "red">1/2     ==>      else if (pll_config_2_we &amp; !rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff &amp; |wstr_b)     pll_config_2_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
722                     
723                     always @(posedge clk or negedge rst_n_por)
724        2/2              if (!rst_n_por)                                                   frac  &lt;= 24'h0;
725        <font color = "red">1/2     ==>      else if (rg_pll_config_2_wreq &amp; wstr_b[23] &amp; pll_config_2_we)     frac  &lt;= wdat_i[23:0];</font>
                        MISSING_ELSE
726                     
727                     
728                     //*****************************************************************************
729                     //              Register pll_config_3
730                     //              offset   0x14
731                     //  Location    Attribute   Field Name
732                     //
733                     //  [31]        R/WAC       PLL_CONFIG_3_WE 
734                     //  [30:8]      Rsvd        
735                     //  [ 7: 4]     R/W         POSTDIV1
736                     //  [ 3: 0]     R/W         POSTDIV0
737                     //*****************************************************************************
738                     logic pll_config_3_we;
739                     logic rg_pll_config_3_wreq_ff;
740                     logic rg_pll_config_3_wdat_ff;
741                     
742                     assign rg_pll_config_3 = {
743                                              pll_config_3_we,
744                                              23'h0,
745                                              postdiv1,
746                                              postdiv0
747                                              }; 
748                     
749                     always @(posedge clk or negedge rst_n_por)
750        2/2              if (!rst_n_por) rg_pll_config_3_wreq_ff  &lt;= 1'h0;
751        1/1              else            rg_pll_config_3_wreq_ff  &lt;= rg_pll_config_3_wreq;                         
752                     
753                     always @(posedge clk or negedge rst_n_por)
754        2/2              if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  &lt;= 'h0;
755        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[31])     rg_pll_config_3_wdat_ff  &lt;= wdat_i[31];   
                        MISSING_ELSE
756                     
757                     always @(posedge clk or negedge rst_n_por)
758        2/2              if (!rst_n_por)                                                                           pll_config_3_we  &lt;= 1'h0;
759        2/2              else if (!rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff)                                 pll_config_3_we  &lt;= rg_pll_config_3_wdat_ff;
760        <font color = "red">1/2     ==>      else if (pll_config_3_we &amp; !rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff &amp; |wstr_b)     pll_config_3_we  &lt;= 1'h0;    </font>
                        MISSING_ELSE
761                     
762                     always @(posedge clk or negedge rst_n_por)
763        2/2              if (!rst_n_por)                                                  postdiv1  &lt;= 4'hF;
764        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[7] &amp; pll_config_3_we)     postdiv1  &lt;= wdat_i[7:4];
                        MISSING_ELSE
765                     
766                     always @(posedge clk or negedge rst_n_por)
767        2/2              if (!rst_n_por)                                                  postdiv0  &lt;= 4'h2;
768        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[3] &amp; pll_config_3_we)     postdiv0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
769                     
770                     //*****************************************************************************
771                     //              Register pll_config_4
772                     //              offset   0x18
773                     //  Location    Attribute   Field Name
774                     //
775                     //  [31:16]     W/O         FBDIV_COM_CODE
776                     //  [15:12]     Rsvd        
777                     //  [11: 0]     R/W         FBDIV
778                     //*****************************************************************************
779                     localparam FBDIV_COM_CODE = 16'hAE41; 
780                     logic fbdiv_we;
781                     
782                     assign fbdiv_we = rg_pll_config_4_wreq &amp; wstr_b[31] &amp; (wdat_i[31:16] == FBDIV_COM_CODE); 
783                     
784                     assign rg_pll_config_4 = {
785                                              20'h0,
786                                              fbdiv
787                                              };
788                     
789                     
790                     always @(posedge clk or negedge rst_n_por)
791        2/2              if (!rst_n_por)                                        fbdiv  &lt;= 12'd80;
792        2/2              else if (rg_pll_config_4_wreq &amp; wstr_b[11] &amp; fbdiv_we) fbdiv  &lt;= wdat_i[11:0];   
                        MISSING_ELSE
793                     
794                     //*****************************************************************************
795                     //              Register pll_status
796                     //              offset   0x1C
797                     //  Location    Attribute   Field Name
798                     //
799                     //  [31:14]     Rsvd         
800                     //  [13]        R/O         LOCK
801                     //  [12]        R/O         DSKEWCALLOCK
802                     //  [11: 0]     R/O         DSKEWCALOUT
803                     //*****************************************************************************
804                     
805                     assign rg_pll_status = {
806                                            18'h0,
807                                            lock,
808                                            dskewcallock,
809                                            dskewcalout
810                                            }; 
811                     
812                     
813                     //*****************************************************************************
814                     //              Register divider_conctrol
815                     //              offset   0x20
816                     //  Location    Attribute   Field Name
817                     //
818                     //  [31:28]     Rsvd         
819                     //  [27:24]     R/W         div3    
820                     //  [23:12]     Rsvd         
821                     //  [11: 8]     R/W         div1
822                     //  [ 7: 4]     Rsvd  
823                     //  [ 3: 0]     R/W         div0
824                     //*****************************************************************************
825                     
826                     assign rg_divider_conctrol = {
827                                                  4'h0,
828                                                  div3,
829                                                  4'h0,
830                                                  4'h0,
831                                                  4'h0,
832                                                  div1,
833                                                  4'h0,
834                                                  div0
835                                                  }; 
836                     always @(posedge clk or negedge rst_n_por)
837        2/2              if (!rst_n_por)                                     div3  &lt;= 4'h1;
838        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[27]) div3  &lt;= wdat_i[27:24];
                        MISSING_ELSE
839                     
840                     always @(posedge clk or negedge rst_n_por)
841        2/2              if (!rst_n_por)                                     div1  &lt;= 4'h0;
842        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[11]) div1  &lt;= wdat_i[11:8];
                        MISSING_ELSE
843                     
844                     always @(posedge clk or negedge rst_n_por)
845        2/2              if (!rst_n_por)                                    div0  &lt;= 4'h0;
846        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[3]) div0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
847                     
848                     //*****************************************************************************
849                     //              Register gating_control
850                     //              offset   0x24
851                     //  Location    Attribute   Field Name
852                     //
853                     //  [31:11]     Rsvd
854                     //  [11]        R/W         ddr_cfg_ctl_cg 
855                     //  [10]        R/W         usb_ctl_cg            
856                     //  [9]         R/W         ddr_ctl_cg
857                     //  [8]         R/W         ddr_phy_cg
858                     //  [7]         R/W         gpt_cg
859                     //  [6]         R/W         gpio_cg
860                     //  [5]         R/W         uart_cg
861                     //  [4]         R/W         I2c_cg
862                     //  [3]         R/W         qspi_cg
863                     //  [2]         R/W         bcpu_cg
864                     //  [1]         R/W         sys_dma_cg
865                     //  [0]         R/W         acpu_cg
866                     //*****************************************************************************
867                     
868                     assign rg_gating_control = {
869                                                19'h0,
870                                                pscc_xtal_cg,
871                                                ddr_cfg_ctl_cg,
872                                                usb_ctl_cg,
873                                                ddr_ctl_cg,
874                                                ddr_phy_cg,
875                                                gpt_cg,
876                                                gpio_cg,
877                                                uart_cg,
878                                                i2c_cg,
879                                                qspi_cg,
880                                                bcpu_cg,
881                                                sys_dma_cg,
882                                                acpu_cg
883                                                }; 
884                     
885                     always @(posedge clk or negedge rst_n)
886        2/2              if (!rst_n)                                   pscc_xtal_cg &lt;= 1'b1;
887        2/2              else if (rg_gating_control_wreq &amp; wstr_b[12]) pscc_xtal_cg &lt;= wdat_i[12];
                        MISSING_ELSE
888                     
889                     always @(posedge clk or negedge rst_n)
890        2/2              if (!rst_n)                                   ddr_cfg_ctl_cg &lt;= 1'b1;
891        2/2              else if (rg_gating_control_wreq &amp; wstr_b[11]) ddr_cfg_ctl_cg &lt;= wdat_i[11];
                        MISSING_ELSE
892                     
893                     always @(posedge clk or negedge rst_n)
894        2/2              if (!rst_n)                                   usb_ctl_cg  &lt;= 1'b1;
895        2/2              else if (rg_gating_control_wreq &amp; wstr_b[10]) usb_ctl_cg  &lt;= wdat_i[10];
                        MISSING_ELSE
896                     
897                     always @(posedge clk or negedge rst_n)
898        2/2              if (!rst_n)                                  ddr_ctl_cg  &lt;= 1'b1;
899        2/2              else if (rg_gating_control_wreq &amp; wstr_b[9]) ddr_ctl_cg  &lt;= wdat_i[9];
                        MISSING_ELSE
900                     
901                     always @(posedge clk or negedge rst_n)
902        2/2              if (!rst_n)                                  ddr_phy_cg  &lt;= 1'b1;
903        2/2              else if (rg_gating_control_wreq &amp; wstr_b[8]) ddr_phy_cg  &lt;= wdat_i[8];
                        MISSING_ELSE
904                     
905                     always @(posedge clk or negedge rst_n)
906        2/2              if (!rst_n)                                  gpt_cg  &lt;= 1'b1;
907        2/2              else if (rg_gating_control_wreq &amp; wstr_b[7]) gpt_cg  &lt;= wdat_i[7];    
                        MISSING_ELSE
908                     
909                     always @(posedge clk or negedge rst_n)
910        2/2              if (!rst_n)                                  gpio_cg  &lt;= 1'b1;
911        2/2              else if (rg_gating_control_wreq &amp; wstr_b[6]) gpio_cg  &lt;= wdat_i[6];
                        MISSING_ELSE
912                     
913                     always @(posedge clk or negedge rst_n)
914        2/2              if (!rst_n)                                  uart_cg  &lt;= 1'b1;
915        2/2              else if (rg_gating_control_wreq &amp; wstr_b[5]) uart_cg  &lt;= wdat_i[5];
                        MISSING_ELSE
916                     
917                     always @(posedge clk or negedge rst_n)
918        2/2              if (!rst_n)                                  i2c_cg  &lt;= 1'b1;
919        2/2              else if (rg_gating_control_wreq &amp; wstr_b[4]) i2c_cg  &lt;= wdat_i[4];
                        MISSING_ELSE
920                     
921                     always @(posedge clk or negedge rst_n)
922        2/2              if (!rst_n)                                  qspi_cg  &lt;= 1'b1;
923        2/2              else if (rg_gating_control_wreq &amp; wstr_b[3]) qspi_cg  &lt;= wdat_i[3];
                        MISSING_ELSE
924                     
925                     always @(posedge clk or negedge rst_n)
926        2/2              if (!rst_n)                                  bcpu_cg  &lt;= 1'b1;
927        2/2              else if (rg_gating_control_wreq &amp; wstr_b[2]) bcpu_cg  &lt;= wdat_i[2];
                        MISSING_ELSE
928                     
929                     always @(posedge clk or negedge rst_n)
930        2/2              if (!rst_n)                                  sys_dma_cg  &lt;= 1'b1;
931        2/2              else if (rg_gating_control_wreq &amp; wstr_b[1]) sys_dma_cg  &lt;= wdat_i[1];
                        MISSING_ELSE
932                     
933                     always @(posedge clk or negedge rst_n)
934        2/2              if (!rst_n)                                  acpu_cg  &lt;= 1'b1;
935        2/2              else if (rg_gating_control_wreq &amp; wstr_b[0]) acpu_cg  &lt;= wdat_i[0];
                        MISSING_ELSE
936                     
937                     
938                     //*****************************************************************************
939                     //              Register debug_control
940                     //              offset   0x28
941                     //  Location    Attribute   Field Name
942                     //
943                     //  [31]        R/W         jtag_disable
944                     //  [30: 0]     Rsvd             
945                     //  [1:0]       R/W         jtag_control
946                     //*****************************************************************************
947                     
948                     assign rg_debug_control = {
949                                                jtag_disable,
950                                                29'h0,
951                                                jtag_control
952                                                };  
953                     
954                     logic jtag_disable_otp;
955                     
956                     
957                     always @(posedge clk or negedge rst_n_por)
958        2/2              if (!rst_n_por)                              jtag_disable_otp  &lt;= 1'b0;
959        2/2              else if (rg_debug_control_wreq &amp; wstr_b[31]) jtag_disable_otp  &lt;= 1'b1;
                        MISSING_ELSE
960                     
961                     
962                     always @(posedge clk or negedge rst_n)
963        2/2              if (!rst_n)                                                      jtag_disable  &lt;= 1'b0;
964        2/2              else if (rg_debug_control_wreq &amp; wstr_b[31] &amp; ~jtag_disable_otp) jtag_disable  &lt;= wdat_i[31];
                        MISSING_ELSE
965                     
966                     
967                     
968                     always @(posedge clk or negedge rst_n)
969        2/2              if (!rst_n)                                 jtag_control  &lt;= 2'b1;
970        2/2              else if (rg_debug_control_wreq &amp; wstr_b[1]) jtag_control  &lt;= wdat_i[1:0];
                        MISSING_ELSE
971                     
972                     //*****************************************************************************
973                     //              Register irq_mask_map_control_n
974                     //              offset   0x2C+n*0x4, n = 0...31
975                     //  Location    Attribute   Field Name
976                     //
977                     //  [31:19]     Rsvd             
978                     //  [18:16]     R/W         irq_map
979                     //  [15: 1]     Rsvd
980                     //  [0]         R/W         irq_mask
981                     //*****************************************************************************
982                     assign rg_irq_mask_map_control[0] = {
983                                                          15'h0,
984                                                          acpu_wdt_irq_mask,
985                                                          15'h0,
986                                                          bcpu_wdt_irq_mask
987                                                          };  
988                     
989                     always @(posedge clk or negedge rst_n)
990        2/2              if (!rst_n)                                            acpu_wdt_irq_mask  &lt;= 1'h1;
991        <font color = "red">1/2     ==>      else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[16]) acpu_wdt_irq_mask  &lt;= wdat_i[16];   </font>
                        MISSING_ELSE
992                     
993                     always @(posedge clk or negedge rst_n)
994        2/2              if (!rst_n)                                           bcpu_wdt_irq_mask  &lt;= 1'h1;
995        <font color = "red">1/2     ==>      else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[0]) bcpu_wdt_irq_mask  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
996                     
997                     genvar n;
998                     generate
999                         for(n = 0; n &lt; 31; n = n + 1) begin : irq_control_regs
1000                            assign rg_irq_mask_map_control[n+1] = {
1001                                                                 13'h0,
1002                                                                 irq_map[n],
1003                                                                 15'h0,
1004                                                                 irq_mask[n]
1005                                                                 };  
1006                    
1007                            always @(posedge clk or negedge rst_n)
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 1
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 2
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 3
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 4
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 5
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 6
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 7
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 8
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 9
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 10
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 11
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 12
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 13
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 14
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 15
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 16
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 17
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 18
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 19
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 20
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 21
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 22
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 23
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 24
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 25
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 26
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 27
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 28
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 29
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 30
1008       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1009       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
1010                    
1011                            always @(posedge clk or negedge rst_n)
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 31
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 32
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 33
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 34
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 35
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 36
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 37
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 38
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 39
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 40
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 41
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 42
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 43
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 44
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 45
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 46
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 47
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 48
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 49
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 50
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 51
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 52
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 53
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 54
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 55
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 56
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 57
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 58
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 59
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 60
1012       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1013       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
1014                        end
1015                    endgenerate
1016                    
1017                    
1018                    
1019                    //*****************************************************************************
1020                    //              Register isolation_control
1021                    //              offset   0xAC
1022                    //  Location    Attribute   Field Name
1023                    //  [24]        R/W         dma_isolation_cell
1024                    //  [24]        R/W         dma_isolation_cell
1025                    //  [16]        R/W         irq_isolation_cell
1026                    //  [8]         R/W         FCB_isolation_cell
1027                    //  [3]         R/W         FPGA_GPIO_isolation_cell
1028                    //  [2]         R/W         AHB_isolation_cell
1029                    //  [1]         R/W         AXI_1_isolation_cell
1030                    //  [0]         R/W         AXI_0_isolation_cell
1031                    //*****************************************************************************
1032                    
1033                    assign rg_isolation_control = {
1034                                                   7'h0,
1035                                                   dma_isolation_ctl,
1036                                                   7'h0,
1037                                                   irq_isolation_ctl,
1038                                                   7'h0,
1039                                                   fcb_isolation_ctl,
1040                                                   4'h0,
1041                                                   gpio_isolation_ctl,
1042                                                   ahb_isolation_ctl,
1043                                                   axi1_isolation_ctl,
1044                                                   axi0_isolation_ctl
1045                                                  }; 
1046                    
1047                    always @(posedge clk or negedge rst_n)
1048       2/2              if (!rst_n)                                      dma_isolation_ctl  &lt;= 1'h0;
1049       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[24]) dma_isolation_ctl  &lt;= wdat_i[24];
                        MISSING_ELSE
1050                    
1051                    always @(posedge clk or negedge rst_n)
1052       2/2              if (!rst_n)                                      irq_isolation_ctl  &lt;= 1'h0;
1053       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[16]) irq_isolation_ctl  &lt;= wdat_i[16];
                        MISSING_ELSE
1054                    
1055                    always @(posedge clk or negedge rst_n)
1056       2/2              if (!rst_n)                                     fcb_isolation_ctl  &lt;= 1'h0;
1057       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[8]) fcb_isolation_ctl  &lt;= wdat_i[8];
                        MISSING_ELSE
1058                    
1059                    always @(posedge clk or negedge rst_n)
1060       2/2              if (!rst_n)                                     gpio_isolation_ctl  &lt;= 1'h0;
1061       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[3]) gpio_isolation_ctl  &lt;= wdat_i[3];    
                        MISSING_ELSE
1062                    
1063                    always @(posedge clk or negedge rst_n)
1064       2/2              if (!rst_n)                                     ahb_isolation_ctl  &lt;= 1'h0;
1065       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[2]) ahb_isolation_ctl  &lt;= wdat_i[2];
                        MISSING_ELSE
1066                    
1067                    always @(posedge clk or negedge rst_n)
1068       2/2              if (!rst_n)                                     axi1_isolation_ctl  &lt;= 1'h0;
1069       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[1]) axi1_isolation_ctl  &lt;= wdat_i[1];
                        MISSING_ELSE
1070                    
1071                    always @(posedge clk or negedge rst_n)
1072       2/2              if (!rst_n)                                     axi0_isolation_ctl  &lt;= 1'h0;
1073       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[0]) axi0_isolation_ctl  &lt;= wdat_i[0];
                        MISSING_ELSE
1074                    
1075                    
1076                    //*****************************************************************************
1077                    //              Register bootstrap_status
1078                    //              offset   0xB0
1079                    //  Location    Attribute   Field Name
1080                    //
1081                    //  [31:5 ]     Rsvd
1082                    //  [6]         R/O         bcpu_lock_rst_status      
1083                    //  [5]         R/O         bcpu_sw_rst_status      
1084                    //  [4:2]       R/O         bootm      
1085                    //  [1:0]       R/O         clk_sel_status
1086                    //*****************************************************************************
1087                    logic bcpu_sw_rst_status;
1088                    logic bcpu_lock_rst_status;
1089                    logic bcpu_wdt_rst_status;
1090                    
1091                    assign rg_bootstrap_status = {
1092                                           24'h0,
1093                                           bcpu_wdt_rst_status,
1094                                           bcpu_lock_rst_status,
1095                                           bcpu_sw_rst_status,
1096                                           bootm,
1097                                           clk_sel_status
1098                                           }; 
1099                    
1100                    always @(posedge clk or negedge rst_n_por)
1101       2/2              if (!rst_n_por)        bcpu_wdt_rst_status  &lt;= 1'h0;
1102       2/2              else if (bcpu_wdt_rst) bcpu_wdt_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1103                    
1104                    
1105                    always @(posedge clk or negedge rst_n_por)
1106       2/2              if (!rst_n_por)        bcpu_lock_rst_status  &lt;= 1'h0;
1107       2/2              else if (pllen_status) bcpu_lock_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1108                    
1109                    always @(posedge clk or negedge rst_n_por)
1110       2/2              if (!rst_n_por)                         bcpu_sw_rst_status  &lt;= 1'h0;
1111       2/2              else if (!system_rstn &amp; status_system_rstn) bcpu_sw_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1112                        
1113                    //*****************************************************************************
1114                    //              Register main_divider_conctrol
1115                    //              offset   0xB4
1116                    //  Location    Attribute   Field Name
1117                    //
1118                    //  [31:29]     Rsvd      
1119                    //  [27:24]     R/W         div0_clk1
1120                    //  [23:20]     Rsvd                      
1121                    //  [19:16]     R/W         div2_clk0
1122                    //  [15:12]     Rsvd  
1123                    //  [11: 8]     R/W         div1_clk0
1124                    //  [ 7: 4]     Rsvd  
1125                    //  [ 3: 0]     R/W         div0_clk0
1126                    //*****************************************************************************
1127                    
1128                    assign rg_main_divider_conctrol = {
1129                                                 4'h0,
1130                                                 div0_clk1,
1131                                                 4'h0,
1132                                                 div2_clk0,                                                        
1133                                                 4'h0,
1134                                                 div1_clk0,
1135                                                 4'h0,
1136                                                 div0_clk0
1137                                                 }; 
1138                    
1139                    always @(posedge clk or negedge rst_n_por)
1140       2/2              if (!rst_n_por)                                      div0_clk1  &lt;= 4'h0;
1141       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[27]) div0_clk1  &lt;= wdat_i[27:24];                                  
                        MISSING_ELSE
1142                    
1143                    always @(posedge clk or negedge rst_n_por)
1144       2/2              if (!rst_n_por)                                      div2_clk0  &lt;= 4'h1;
1145       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[19]) div2_clk0  &lt;= wdat_i[19:16];      
                        MISSING_ELSE
1146                    
1147                    always @(posedge clk or negedge rst_n_por)
1148       2/2              if (!rst_n_por)                                      div1_clk0  &lt;= 4'h0;
1149       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[11]) div1_clk0  &lt;= wdat_i[11:8];
                        MISSING_ELSE
1150                    
1151                    always @(posedge clk or negedge rst_n_por)
1152       2/2              if (!rst_n_por)                                     div0_clk0  &lt;= 4'h1;
1153       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[3]) div0_clk0  &lt;= wdat_i[3:0];  
                        MISSING_ELSE
1154                    
1155                    
1156                    //*****************************************************************************
1157                    //              Register pufcc_ctl
1158                    //              offset   0xB8
1159                    //  Location    Attribute   Field Name
1160                    //
1161                    //  [31:3]     Rsvd         
1162                    //  [2]         R/W         pufcc_rng_fre_en
1163                    //  [1]         R/W         pufcc_rng_fre_sel
1164                    //  [0]         R/O         pufcc_rng_fre_out
1165                    //*****************************************************************************
1166                    
1167                    
1168                    assign rg_pufcc        = {
1169                                             29'h0,
1170                                             pufcc_rng_fre_en,
1171                                             pufcc_rng_fre_sel,
1172                                             pufcc_rng_fre_out
1173                                             }; 
1174                    
1175                    always @(posedge clk or negedge rst_n)
1176       2/2              if (!rst_n)                         pufcc_rng_fre_en  &lt;= 'h0;
1177       2/2              else if (rg_pufcc_wreq &amp; wstr_b[2]) pufcc_rng_fre_en  &lt;= wdat_i[2];
                        MISSING_ELSE
1178                    
1179                    always @(posedge clk or negedge rst_n)
1180       2/2              if (!rst_n)                         pufcc_rng_fre_sel  &lt;= 'h0;
1181       2/2              else if (rg_pufcc_wreq &amp; wstr_b[1]) pufcc_rng_fre_sel  &lt;= wdat_i[1];                         
                        MISSING_ELSE
1182                    
1183                    
1184                    
1185                    //*****************************************************************************
1186                    //              Register usb_ctrl
1187                    //              offset   0xBC
1188                    //  Location    Attribute   Field Name
1189                    //
1190                    //  [31:30]     Rsvd         
1191                    //  [29:22]      R/O         usb_phy_bisterrorcount
1192                    //  [21]         R/O         usb_phy_bisterror
1193                    //  [20]         R/O         usb_phy_bistcomplete
1194                    //  [19]         R/W         usb_phy_bistmodeen
1195                    //  [18:15]      R/W         usb_phy_bistmodesel
1196                    //  [14]         R/W         usb_phy_biston
1197                    //  [13]         R/W         usb_pll_bypass
1198                    //  [12:5]       R/O         usb_tmodeselcustom
1199                    //  [4]          R/O         usb_tmodecustom
1200                    //  [3:2]        R/W         usb_tsmode
1201                    //  [1]          R/W         usb_vbusfault
1202                    //  [0]          R/W         usb_wakeup
1203                    //*****************************************************************************
1204                    
1205                    assign rg_usb_ctrl    = {
1206                                             2'h0,
1207                                             usb_phy_bisterrorcount,
1208                                             usb_phy_bisterror,
1209                                             usb_phy_bistcomplete,
1210                                             usb_phy_bistmodeen,
1211                                             usb_phy_bistmodesel,
1212                                             usb_phy_biston,
1213                                             usb_pll_bypass,
1214                                             usb_tmodeselcustom,
1215                                             usb_tmodecustom,
1216                                             usb_tsmode,
1217                                             usb_vbusfault,
1218                                             usb_wakeup
1219                                             }; 
1220                    
1221                    always @(posedge clk or negedge rst_n)
1222       2/2            if (!rst_n)                         usb_phy_bistmodeen  &lt;= 'h0;
1223       <font color = "red">1/2     ==>    else if (rg_usb_ctrl_wreq &amp; wstr_b[19]) usb_phy_bistmodeen  &lt;= wdat_i[19];</font>
                        MISSING_ELSE
1224                    
1225                    always @(posedge clk or negedge rst_n)
1226       2/2            if (!rst_n)                         usb_phy_bistmodesel  &lt;= 'h0;
1227       <font color = "red">1/2     ==>    else if (rg_usb_ctrl_wreq &amp; wstr_b[18]) usb_phy_bistmodesel  &lt;= wdat_i[18:15];</font>
                        MISSING_ELSE
1228                    
1229                    always @(posedge clk or negedge rst_n)
1230       2/2            if (!rst_n)                         usb_phy_biston  &lt;= 'h0;
1231       <font color = "red">1/2     ==>    else if (rg_usb_ctrl_wreq &amp; wstr_b[14]) usb_phy_biston  &lt;= wdat_i[14];</font>
                        MISSING_ELSE
1232                    
1233                    always @(posedge clk or negedge rst_n)
1234       2/2            if (!rst_n)                         usb_pll_bypass  &lt;= 'h0;
1235       <font color = "red">1/2     ==>    else if (rg_usb_ctrl_wreq &amp; wstr_b[13]) usb_pll_bypass  &lt;= wdat_i[13];</font>
                        MISSING_ELSE
1236                    
1237                    always @(posedge clk or negedge rst_n)
1238       2/2            if (!rst_n)                         usb_tsmode  &lt;= 'h0;
1239       <font color = "red">1/2     ==>    else if (rg_usb_ctrl_wreq &amp; wstr_b[3]) usb_tsmode  &lt;= wdat_i[3:2];</font>
                        MISSING_ELSE
1240                    
1241                    always @(posedge clk or negedge rst_n)
1242       2/2            if (!rst_n)                         usb_vbusfault  &lt;= 'h0;
1243       <font color = "red">1/2     ==>    else if (rg_usb_ctrl_wreq &amp; wstr_b[1]) usb_vbusfault  &lt;= wdat_i[1];</font>
                        MISSING_ELSE
1244                    
1245                    always @(posedge clk or negedge rst_n)
1246       2/2            if (!rst_n)                         usb_wakeup  &lt;= 'h0;
1247       <font color = "red">1/2     ==>    else if (rg_usb_ctrl_wreq &amp; wstr_b[0]) usb_wakeup  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
1248                    
1249                    
1250                    //*****************************************************************************
1251                    //              Register fpga_pll_clk_sel
1252                    //              offset   0xC0
1253                    //  Location    Attribute   Field Name
1254                    //
1255                    //  [31:26]     Rsvd  
1256                    //  [25:24]     R/W         fpga_pll3_clk_sel
1257                    //  [23:18]     Rsvd  
1258                    //  [17:16]     R/W         fpga_pll2_clk_sel
1259                    //  [15:10]     Rsvd  
1260                    //  [9 : 8]     R/W         fpga_pll1_clk_sel
1261                    //  [ 7: 2]     Rsvd  
1262                    //  [ 1: 0]     R/W         fpga_pll0_clk_sel
1263                    //*****************************************************************************
1264                    
1265                    assign rg_fpga_pll_clk_sel = {
1266                                                 6'h0,
1267                                                 fpga_pll3_clk_sel,
1268                                                 6'h0,
1269                                                 fpga_pll2_clk_sel,                                                        
1270                                                 6'h0,
1271                                                 fpga_pll1_clk_sel,
1272                                                 6'h0,
1273                                                 fpga_pll0_clk_sel
1274                                                 }; 
1275                    
1276                    always @(posedge clk or negedge rst_n)
1277       2/2              if (!rst_n)                                     fpga_pll3_clk_sel  &lt;= 2'h0;
1278       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[25]) fpga_pll3_clk_sel  &lt;= wdat_i[25:24];  </font>
                        MISSING_ELSE
1279                    
1280                    always @(posedge clk or negedge rst_n)
1281       2/2              if (!rst_n)                                     fpga_pll2_clk_sel  &lt;= 2'h0;
1282       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[17]) fpga_pll2_clk_sel  &lt;= wdat_i[17:16];  </font>
                        MISSING_ELSE
1283                    
1284                    always @(posedge clk or negedge rst_n)
1285       2/2              if (!rst_n)                                    fpga_pll1_clk_sel  &lt;= 2'h0;
1286       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[9]) fpga_pll1_clk_sel  &lt;= wdat_i[9:8];          </font>
                        MISSING_ELSE
1287                    
1288                    always @(posedge clk or negedge rst_n)
1289       2/2              if (!rst_n)                                    fpga_pll0_clk_sel  &lt;= 2'h0;
1290       <font color = "red">1/2     ==>      else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[1]) fpga_pll0_clk_sel  &lt;= wdat_i[1:0];  </font>
                        MISSING_ELSE
1291                    
1292                    
1293                    
1294                    //*****************************************************************************
1295                    //              Register wdt_pause
1296                    //              offset   0xC4
1297                    //  Location    Attribute   Field Name
1298                    //
1299                    //  [31:9]      Rsvd  
1300                    //  [8]         R/W         acpu_wdt_pause
1301                    //  [ 7: 1]     Rsvd  
1302                    //  [0]         R/W         bcpu_wdt_pause
1303                    //*****************************************************************************
1304                    
1305                    assign rg_wdt_pause = {
1306                                                 23'h0,
1307                                                 acpu_wdt_pause,
1308                                                 7'h0,
1309                                                 bcpu_wdt_pause
1310                                                 }; 
1311                    
1312                    always @(posedge clk or negedge rst_n)
1313       2/2              if (!rst_n)                             acpu_wdt_pause  &lt;= 'h0;
1314       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[8]) acpu_wdt_pause  &lt;= wdat_i[8];  
                        MISSING_ELSE
1315                    
1316                    always @(posedge clk or negedge rst_n)
1317       2/2              if (!rst_n)                             bcpu_wdt_pause  &lt;= 'h0;
1318       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[0]) bcpu_wdt_pause  &lt;= wdat_i[0];  
                        MISSING_ELSE
1319                    
1320                    
1321                    //*****************************************************************************
1322                    //              Register ddr_mode
1323                    //              offset   0xC8
1324                    //  Location    Attribute   Field Name
1325                    //
1326                    //  [31:1 ]     Rsvd  
1327                    //  [0]         R/W         ddr_mode
1328                    //*****************************************************************************
1329                    
1330                    
1331                    assign rg_ddr_mode = {
1332                                           31'h0,
1333                                           ddr_mode
1334                                           }; 
1335                    
1336                    always @(posedge clk or negedge rst_n)
1337       2/2              if (!rst_n)                            ddr_mode  &lt;= 'h0;
1338       <font color = "red">1/2     ==>      else if (rg_ddr_mode_wreq &amp; wstr_b[0]) ddr_mode  &lt;= wdat_i[0];                         </font>
                        MISSING_ELSE
1339                    
1340                    
1341                    
1342                    //*****************************************************************************
1343                    //              Register osc_ctl
1344                    //              offset   0xCC
1345                    //  Location    Attribute   Field Name
1346                    //
1347                    //  [31:15]     Rsvd        
1348                    //  [14: 9]     R/W         cal
1349                    //  [ 8: 7]     R/W         ib_cop
1350                    //  [    6]     R/W         pd
1351                    //  [ 5: 3]     R/W         bgr
1352                    //  [ 2: 0]     R/W         rsv
1353                    //*****************************************************************************
1354                    
1355                    assign rg_osc_ctl = {
1356                                                 16'h0,
1357                                                 rstb,
1358                                                 cal,
1359                                                 ib_cop,
1360                                                 pd,
1361                                                 bgr,
1362                                                 rsv
1363                                                 }; 
1364                    
1365                    
1366                    always @(posedge clk or negedge rst_n)
1367       2/2              if (!rst_n)                            rstb  &lt;= 1'h1;
1368       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[15]) rstb  &lt;= wdat_i[15];</font>
                        MISSING_ELSE
1369                    
1370                    always @(posedge clk or negedge rst_n)
1371       2/2              if (!rst_n)                            cal  &lt;= 6'h20;
1372       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[14]) cal  &lt;= wdat_i[14:9];</font>
                        MISSING_ELSE
1373                    
1374                    always @(posedge clk or negedge rst_n)
1375       2/2              if (!rst_n)                           ib_cop  &lt;= 2'h2;
1376       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[8]) ib_cop  &lt;= wdat_i[8:7];</font>
                        MISSING_ELSE
1377                    
1378                    always @(posedge clk or negedge rst_n)
1379       2/2              if (!rst_n)                           pd  &lt;= 1'h0;
1380       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[6]) pd  &lt;= wdat_i[6];</font>
                        MISSING_ELSE
1381                    
1382                    always @(posedge clk or negedge rst_n)
1383       2/2              if (!rst_n)                           bgr  &lt;= 3'h4;
1384       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[5]) bgr  &lt;= wdat_i[5:3];</font>
                        MISSING_ELSE
1385                    
1386                    always @(posedge clk or negedge rst_n)
1387       2/2              if (!rst_n)                           rsv  &lt;= 3'h4;
1388       <font color = "red">1/2     ==>      else if (rg_osc_ctl_wreq &amp; wstr_b[2]) rsv  &lt;= wdat_i[2:0];  </font>
                        MISSING_ELSE
1389                    
1390                    //*****************************************************************************
1391                    //              Register gpt_pause
1392                    //              offset   0xD0
1393                    //  Location    Attribute   Field Name
1394                    //
1395                    //  [31:1 ]     Rsvd  
1396                    //  [0]         R/W         pit_pause
1397                    //*****************************************************************************
1398                    
1399                    
1400                    assign rg_pit_pause = {
1401                                           31'h0,
1402                                           pit_pause
1403                                           }; 
1404                    
1405                    always @(posedge clk or negedge rst_n)
1406       2/2              if (!rst_n)                             pit_pause  &lt;= 'h0;
1407       <font color = "red">1/2     ==>      else if (rg_pit_pause_wreq &amp; wstr_b[0]) pit_pause  &lt;= wdat_i[0];                         </font>
                        MISSING_ELSE
1408                    
1409                    
1410                    //*****************************************************************************
1411                    //              Register sram_cntl0
1412                    //              offset   0xD4
1413                    //  Location    Attribute   Field Name
1414                    //  [31:26]		RO			Reserverd
1415                    //  [19:15]     R/W         sramb3_cral
1416                    //  [14:10]     R/W         sramb2_cral 
1417                    //  [ 9: 5]     R/W         sramb1_cral 
1418                    //  [ 4: 0]     R/W         sramb0_cral 
1419                    //*****************************************************************************
1420                    
1421                    assign rg_sram_ctl0 = {	
1422                                                12'h0,
1423                    							sramb3_cral,
1424                    							sramb2_cral,
1425                    							sramb1_cral,
1426                    							sramb0_cral
1427                                                 }; 
1428                    
1429                    
1430                    always @(posedge clk or negedge rst_n)
1431       2/2              if (!rst_n)                                sramb3_cral &lt;= 5'h0;
1432       <font color = "red">1/2     ==>      else if (rg_sram_ctl0_wreq &amp; wstr_b[19])   sramb3_cral &lt;= wdat_i[19:15];</font>
                        MISSING_ELSE
1433                    
1434                    always @(posedge clk or negedge rst_n)
1435       2/2              if (!rst_n)                                sramb2_cral  &lt;= 5'h0;
1436       <font color = "red">1/2     ==>      else if (rg_sram_ctl0_wreq &amp; wstr_b[14])   sramb2_cral  &lt;= wdat_i[14:10];</font>
                        MISSING_ELSE
1437                    
1438                    always @(posedge clk or negedge rst_n)
1439       2/2              if (!rst_n)                                sramb1_cral  &lt;= 5'h0;
1440       <font color = "red">1/2     ==>      else if (rg_sram_ctl0_wreq &amp; wstr_b[9])    sramb1_cral  &lt;= wdat_i[9:5];</font>
                        MISSING_ELSE
1441                    
1442                    always @(posedge clk or negedge rst_n)
1443       2/2              if (!rst_n)                                sramb0_cral  &lt;= 5'h0;
1444       <font color = "red">1/2     ==>      else if (rg_sram_ctl0_wreq &amp; wstr_b[4])    sramb0_cral  &lt;= wdat_i[4:0];</font>
                        MISSING_ELSE
1445                    
1446                    
1447                    //*****************************************************************************
1448                    //              Register sram_cntl1
1449                    //              offset   0xD8
1450                    //  Location    Attribute   Field Name
1451                    //
1452                    //  [31:20]     Rsvd        
1453                    //  [19:15]     R/W         sramb3_crar
1454                    //  [14:10]     R/W         sramb2_crar 
1455                    //  [ 9: 5]     R/W         sramb1_crar 
1456                    //  [ 4: 0]     R/W         sramb0_crar 
1457                    //*****************************************************************************
1458                    
1459                    assign rg_sram_ctl1 = {
1460                                                 12'h0,
1461                    							sramb3_crar,
1462                    							sramb2_crar,
1463                    							sramb1_crar,
1464                    							sramb0_crar
1465                                                 }; 
1466                    
1467                    
1468                    always @(posedge clk or negedge rst_n)
1469       2/2              if (!rst_n)                               sramb3_crar &lt;= 5'h0;
1470       <font color = "red">1/2     ==>      else if (rg_sram_ctl1_wreq &amp; wstr_b[19])   sramb3_crar &lt;= wdat_i[19:15];</font>
                        MISSING_ELSE
1471                    
1472                    always @(posedge clk or negedge rst_n)
1473       2/2              if (!rst_n)                               sramb2_crar  &lt;= 5'h0;
1474       <font color = "red">1/2     ==>      else if (rg_sram_ctl1_wreq &amp; wstr_b[14])   sramb2_crar  &lt;= wdat_i[14:10];</font>
                        MISSING_ELSE
1475                    
1476                    always @(posedge clk or negedge rst_n)
1477       2/2              if (!rst_n)                               sramb1_crar  &lt;= 5'h0;
1478       <font color = "red">1/2     ==>      else if (rg_sram_ctl1_wreq &amp; wstr_b[9])    sramb1_crar  &lt;= wdat_i[9:5];</font>
                        MISSING_ELSE
1479                    
1480                    always @(posedge clk or negedge rst_n)
1481       2/2              if (!rst_n)                               sramb0_crar  &lt;= 5'h0;
1482       <font color = "red">1/2     ==>      else if (rg_sram_ctl1_wreq &amp; wstr_b[4])    sramb0_crar  &lt;= wdat_i[4:0];</font>
                        MISSING_ELSE
1483                    
1484                    
1485                    //*****************************************************************************
1486                    //              Register acpu_reset_vector
1487                    //              offset   0xDC
1488                    //  Location    Attribute   Field Name
1489                    //     
1490                    //  [ 31: 0]     R/W         acpu_rst_vector
1491                    //*****************************************************************************
1492                    
1493                    
1494                    assign rg_acpu_rst_vector = {
1495                                           acpu_rst_vector
1496                                           }; 
1497                    
1498                    always @(posedge clk or negedge rst_n_por)
1499       2/2              if (!rst_n_por)                                acpu_rst_vector  &lt;= 32'h80020000;
1500       <font color = "red">1/2     ==>      else if (rg_acpu_rst_vector_wreq &amp; wstr_b[31]) acpu_rst_vector  &lt;= wdat_i; </font>
                        MISSING_ELSE
1501                    
1502                    
1503                    //*****************************************************************************
1504                    //              Register acpu_mem_margin
1505                    //              offset   0xE0
1506                    //  Location    Attribute   Field Name
1507                    //
1508                    //  [31:18]     Rsvd
1509                    //  [ 17: 15]   R/W         T_DLY_SP
1510                    //  [ 14: 12]   R/W         T_RM_ROM
1511                    //  [ 11: 9]    R/W         T_RWM_2P
1512                    //  [ 8: 6]     R/W         T_RWM_1P
1513                    //  [ 5: 3]     R/W         T_RWM_DP      
1514                    //  [ 2: 0]     R/W         T_RWM_SP
1515                    //*****************************************************************************
1516                    logic [2:0] acpu_t_dly_sp;
1517                    logic [2:0] acpu_t_rm_rom;
1518                    logic [2:0] acpu_t_rwm_2p;
1519                    logic [2:0] acpu_t_rwm_1p;
1520                    logic [2:0] acpu_t_rwm_dp;
1521                    logic [2:0] acpu_t_rwm_sp;
1522                    
1523                    assign rg_acpu_mem_margin_ctl = {
1524                                                 14'h0,
1525                                                 acpu_t_dly_sp,
1526                                                 acpu_t_rm_rom,
1527                                                 acpu_t_rwm_2p,
1528                                                 acpu_t_rwm_1p,
1529                                                 acpu_t_rwm_dp,
1530                                                 acpu_t_rwm_sp
1531                                                 }; 
1532                    
1533                    
1534                    always @(posedge clk or negedge rst_n)
1535       2/2              if (!rst_n)                                        acpu_t_dly_sp  &lt;= 'h0;
1536       <font color = "red">1/2     ==>      else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[17]) acpu_t_dly_sp  &lt;= wdat_i[17:15];  </font>
                        MISSING_ELSE
1537                    
1538                    always @(posedge clk or negedge rst_n)
1539       2/2              if (!rst_n)                                       acpu_t_rm_rom  &lt;= 'h3;
1540       <font color = "red">1/2     ==>      else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[14]) acpu_t_rm_rom  &lt;= wdat_i[14:12];  </font>
                        MISSING_ELSE
1541                    
1542                    always @(posedge clk or negedge rst_n)
1543       2/2              if (!rst_n)                                       acpu_t_rwm_2p  &lt;= 'h3;
1544       <font color = "red">1/2     ==>      else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[11]) acpu_t_rwm_2p  &lt;= wdat_i[11:9];  </font>
                        MISSING_ELSE
1545                    
1546                    always @(posedge clk or negedge rst_n)
1547       2/2              if (!rst_n)                                       acpu_t_rwm_1p  &lt;= 'h3;
1548       <font color = "red">1/2     ==>      else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[8]) acpu_t_rwm_1p  &lt;= wdat_i[8:6];  </font>
                        MISSING_ELSE
1549                    
1550                    always @(posedge clk or negedge rst_n)
1551       2/2              if (!rst_n)                                       acpu_t_rwm_dp  &lt;= 'h3;
1552       <font color = "red">1/2     ==>      else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[5]) acpu_t_rwm_dp  &lt;= wdat_i[5:3];                  </font>
                        MISSING_ELSE
1553                    
1554                    always @(posedge clk or negedge rst_n)
1555       2/2              if (!rst_n)                                       acpu_t_rwm_sp  &lt;= 'h3;
1556       <font color = "red">1/2     ==>      else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[2]) acpu_t_rwm_sp  &lt;= wdat_i[2:0];  </font>
                        MISSING_ELSE
1557                    
1558                    assign  acpu_mem_margin_ctl = rg_acpu_mem_margin_ctl;   
1559                    
1560                    
1561                    //*****************************************************************************
1562                    //              Register memss_mem_margin
1563                    //              offset   0xE4
1564                    //  Location    Attribute   Field Name
1565                    //
1566                    //  [31:18]     Rsvd
1567                    //  [ 17: 15]   R/W         T_DLY_SP
1568                    //  [ 14: 12]   R/W         T_RM_ROM
1569                    //  [ 11: 9]    R/W         T_RWM_2P
1570                    //  [ 8: 6]     R/W         T_RWM_1P
1571                    //  [ 5: 3]     R/W         T_RWM_DP      
1572                    //  [ 2: 0]     R/W         T_RWM_SP
1573                    //*****************************************************************************
1574                    logic [2:0] memss_t_dly_sp;
1575                    logic [2:0] memss_t_rm_rom;
1576                    logic [2:0] memss_t_rwm_2p;
1577                    logic [2:0] memss_t_rwm_1p;
1578                    logic [2:0] memss_t_rwm_dp;
1579                    logic [2:0] memss_t_rwm_sp;
1580                    
1581                    assign rg_memss_mem_margin_ctl = {
1582                                                 14'h0,
1583                                                 memss_t_dly_sp,
1584                                                 memss_t_rm_rom,
1585                                                 memss_t_rwm_2p,
1586                                                 memss_t_rwm_1p,
1587                                                 memss_t_rwm_dp,
1588                                                 memss_t_rwm_sp
1589                                                 }; 
1590                    
1591                    
1592                    always @(posedge clk or negedge rst_n)
1593       2/2              if (!rst_n)                                        memss_t_dly_sp  &lt;= 'h0;
1594       <font color = "red">1/2     ==>      else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[17]) memss_t_dly_sp  &lt;= wdat_i[17:15];  </font>
                        MISSING_ELSE
1595                    
1596                    always @(posedge clk or negedge rst_n)
1597       2/2              if (!rst_n)                                       memss_t_rm_rom  &lt;= 'h3;
1598       <font color = "red">1/2     ==>      else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[14]) memss_t_rm_rom  &lt;= wdat_i[14:12];  </font>
                        MISSING_ELSE
1599                    
1600                    always @(posedge clk or negedge rst_n)
1601       2/2              if (!rst_n)                                       memss_t_rwm_2p  &lt;= 'h3;
1602       <font color = "red">1/2     ==>      else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[11]) memss_t_rwm_2p  &lt;= wdat_i[11:9];  </font>
                        MISSING_ELSE
1603                    
1604                    always @(posedge clk or negedge rst_n)
1605       2/2              if (!rst_n)                                       memss_t_rwm_1p  &lt;= 'h3;
1606       <font color = "red">1/2     ==>      else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[8]) memss_t_rwm_1p  &lt;= wdat_i[8:6];  </font>
                        MISSING_ELSE
1607                    
1608                    always @(posedge clk or negedge rst_n)
1609       2/2              if (!rst_n)                                       memss_t_rwm_dp  &lt;= 'h3;
1610       <font color = "red">1/2     ==>      else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[5]) memss_t_rwm_dp  &lt;= wdat_i[5:3];                  </font>
                        MISSING_ELSE
1611                    
1612                    always @(posedge clk or negedge rst_n)
1613       2/2              if (!rst_n)                                       memss_t_rwm_sp  &lt;= 'h3;
1614       <font color = "red">1/2     ==>      else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[2]) memss_t_rwm_sp  &lt;= wdat_i[2:0];  </font>
                        MISSING_ELSE
1615                    
1616                    assign  memss_mem_margin_ctl = rg_memss_mem_margin_ctl;   
1617                    
1618                    
1619                    //*****************************************************************************
1620                    //              Register cfgss_mem_margin
1621                    //              offset   0xE8
1622                    //  Location    Attribute   Field Name
1623                    //
1624                    //  [31:18]     Rsvd
1625                    //  [ 17: 15]   R/W         T_DLY_SP
1626                    //  [ 14: 12]   R/W         T_RM_ROM
1627                    //  [ 11: 9]    R/W         T_RWM_2P
1628                    //  [ 8: 6]     R/W         T_RWM_1P
1629                    //  [ 5: 3]     R/W         T_RWM_DP      
1630                    //  [ 2: 0]     R/W         T_RWM_SP
1631                    //*****************************************************************************
1632                    logic [2:0] cfgss_t_dly_sp;
1633                    logic [2:0] cfgss_t_rm_rom;
1634                    logic [2:0] cfgss_t_rwm_2p;
1635                    logic [2:0] cfgss_t_rwm_1p;
1636                    logic [2:0] cfgss_t_rwm_dp;
1637                    logic [2:0] cfgss_t_rwm_sp;
1638                    
1639                    assign rg_cfgss_mem_margin_ctl = {
1640                                                 14'h0,
1641                                                 cfgss_t_dly_sp,
1642                                                 cfgss_t_rm_rom,
1643                                                 cfgss_t_rwm_2p,
1644                                                 cfgss_t_rwm_1p,
1645                                                 cfgss_t_rwm_dp,
1646                                                 cfgss_t_rwm_sp
1647                                                 }; 
1648                    
1649                    
1650                    always @(posedge clk or negedge rst_n)
1651       2/2              if (!rst_n)                                        cfgss_t_dly_sp  &lt;= 'h0;
1652       <font color = "red">1/2     ==>      else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[17]) cfgss_t_dly_sp  &lt;= wdat_i[17:15];  </font>
                        MISSING_ELSE
1653                    
1654                    always @(posedge clk or negedge rst_n)
1655       2/2              if (!rst_n)                                       cfgss_t_rm_rom  &lt;= 'h3;
1656       <font color = "red">1/2     ==>      else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[14]) cfgss_t_rm_rom  &lt;= wdat_i[14:12];  </font>
                        MISSING_ELSE
1657                    
1658                    always @(posedge clk or negedge rst_n)
1659       2/2              if (!rst_n)                                       cfgss_t_rwm_2p  &lt;= 'h3;
1660       <font color = "red">1/2     ==>      else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[11]) cfgss_t_rwm_2p  &lt;= wdat_i[11:9];  </font>
                        MISSING_ELSE
1661                    
1662                    always @(posedge clk or negedge rst_n)
1663       2/2              if (!rst_n)                                       cfgss_t_rwm_1p  &lt;= 'h3;
1664       <font color = "red">1/2     ==>      else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[8]) cfgss_t_rwm_1p  &lt;= wdat_i[8:6];  </font>
                        MISSING_ELSE
1665                    
1666                    always @(posedge clk or negedge rst_n)
1667       2/2              if (!rst_n)                                       cfgss_t_rwm_dp  &lt;= 'h3;
1668       <font color = "red">1/2     ==>      else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[5]) cfgss_t_rwm_dp  &lt;= wdat_i[5:3];                  </font>
                        MISSING_ELSE
1669                    
1670                    always @(posedge clk or negedge rst_n)
1671       2/2              if (!rst_n)                                       cfgss_t_rwm_sp  &lt;= 'h3;
1672       <font color = "red">1/2     ==>      else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[2]) cfgss_t_rwm_sp  &lt;= wdat_i[2:0]; </font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1435.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>118</td><td>69</td><td>58.47</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>118</td><td>69</td><td>58.47</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION 
 Number  Term
      1  rg_idrev_rreq ? rg_idrev : (rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION 
 Number  Term
      1  rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1435.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">125</td>
<td class="rt">41</td>
<td class="rt">32.80 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1492</td>
<td class="rt">392</td>
<td class="rt">26.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">746</td>
<td class="rt">205</td>
<td class="rt">27.48 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">746</td>
<td class="rt">187</td>
<td class="rt">25.07 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">125</td>
<td class="rt">41</td>
<td class="rt">32.80 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1492</td>
<td class="rt">392</td>
<td class="rt">26.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">746</td>
<td class="rt">205</td>
<td class="rt">27.48 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">746</td>
<td class="rt">187</td>
<td class="rt">25.07 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_por</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[22:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[42:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[44:43]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[58:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[10:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[43:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[48:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[58:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>emac_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga1_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga0_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_control[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[0][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[0][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[1][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[1][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[2][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[2][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[3][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[3][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[4][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[4][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[5][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[5][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[6][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[6][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[7][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[7][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[8][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[8][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[9][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[9][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[10][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[10][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[11][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[11][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[12][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[12][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[13][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[13][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[14][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[14][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[15][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[15][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[16][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[16][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[17][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[17][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[18][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[18][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[19][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[19][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[20][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[20][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[21][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[21][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[22][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[22][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[23][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[23][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[24][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[24][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[25][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[25][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[26][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[26][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[27][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[27][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[28][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[28][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[29][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[29][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[30][0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[30][1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Other bits of irq_map[30:0][2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_mask[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_irq_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_irq_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcb_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi1_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi0_isolation_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_cral[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_crar[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rev_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>chip_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vendor_id[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sram_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pufcc_rng_fre_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_wakeup</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_vbusfault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tsmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tmodecustom</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_tmodeselcustom[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_pll_bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_biston</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodesel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodeen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistcomplete</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterror</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterrorcount[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wdt_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cal[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ib_cop[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bgr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsv[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clr_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pit_pause</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_rst_vector[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_mem_margin_ctl[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>memss_mem_margin_ctl[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfgss_mem_margin_ctl[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1435.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">621</td>
<td class="rt">510</td>
<td class="rt">82.13 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">377</td>
<td class="rt">60</td>
<td class="rt">11</td>
<td class="rt">18.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">439</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">445</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">450</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">508</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">512</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">516</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">520</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">524</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">528</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">532</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">536</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">540</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">591</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">600</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">604</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">609</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">617</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">621</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">625</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">629</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">662</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">666</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">670</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">675</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">679</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">687</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">711</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">715</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">719</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">750</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">754</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">758</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">763</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">767</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">791</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">837</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">841</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">845</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">886</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">890</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">894</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">898</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">902</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">906</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">914</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">918</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">922</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">926</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">934</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">958</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">963</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">969</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">990</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">994</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1048</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1052</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1056</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1060</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1064</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1072</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1101</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1106</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1110</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1140</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1144</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1148</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1152</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1176</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1180</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1222</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1226</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1230</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1234</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1238</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1242</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1246</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1277</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1281</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1285</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1289</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1313</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1317</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1337</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1371</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1379</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1383</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1387</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1406</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1431</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1439</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1443</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1469</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1477</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1481</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1499</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1535</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1539</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1543</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1547</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1551</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1555</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1593</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1597</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1601</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1605</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1609</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1613</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1651</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1655</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1659</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1663</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1671</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1012</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
377        assign rg_rdat_mux = (rg_idrev_rreq)                   ? rg_idrev :
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
378                             (rg_sw_rst_control_rreq)          ? rg_sw_rst_control :
                                                                  <font color = "green">-2-</font>  
                                                                  <font color = "green">==></font>  
379                             (rg_pll_config_0_rreq)            ? rg_pll_config_0 :
                                                                  <font color = "green">-3-</font>  
                                                                  <font color = "green">==></font>  
380                             (rg_pll_config_1_rreq)            ? rg_pll_config_1 :
                                                                  <font color = "red">-4-</font>  
                                                                  <font color = "red">==></font>  
381                             (rg_pll_config_2_rreq)            ? rg_pll_config_2 :
                                                                  <font color = "red">-5-</font>  
                                                                  <font color = "red">==></font>  
382                             (rg_pll_config_3_rreq)            ? rg_pll_config_3 :
                                                                  <font color = "green">-6-</font>  
                                                                  <font color = "green">==></font>  
383                             (rg_pll_config_4_rreq)            ? rg_pll_config_4 :
                                                                  <font color = "green">-7-</font>  
                                                                  <font color = "green">==></font>  
384                             (rg_pll_status_rreq)              ? rg_pll_status :
                                                                  <font color = "red">-8-</font>  
                                                                  <font color = "red">==></font>  
385                             (rg_divider_conctrol_rreq)        ? rg_divider_conctrol :
                                                                  <font color = "red">-9-</font>  
                                                                  <font color = "red">==></font>  
386                             (rg_gating_control_rreq)          ? rg_gating_control :
                                                                  <font color = "green">-10-</font>  
                                                                  <font color = "green">==></font>  
387                             (rg_debug_control_rreq)           ? rg_debug_control :
                                                                  <font color = "green">-11-</font>  
                                                                  <font color = "green">==></font>  
388                             (rg_irq_mask_map_control_rreq[0]) ? rg_irq_mask_map_control[0]:
                                                                  <font color = "red">-12-</font>  
                                                                  <font color = "red">==></font>  
389                             (rg_irq_mask_map_control_rreq[1]) ? rg_irq_mask_map_control[1]:
                                                                  <font color = "red">-13-</font>  
                                                                  <font color = "red">==></font>  
390                             (rg_irq_mask_map_control_rreq[2]) ? rg_irq_mask_map_control[2]:
                                                                  <font color = "red">-14-</font>  
                                                                  <font color = "red">==></font>  
391                             (rg_irq_mask_map_control_rreq[3]) ? rg_irq_mask_map_control[3]:
                                                                  <font color = "red">-15-</font>  
                                                                  <font color = "red">==></font>  
392                             (rg_irq_mask_map_control_rreq[4]) ? rg_irq_mask_map_control[4]:
                                                                  <font color = "red">-16-</font>  
                                                                  <font color = "red">==></font>  
393                             (rg_irq_mask_map_control_rreq[5]) ? rg_irq_mask_map_control[5]:
                                                                  <font color = "red">-17-</font>  
                                                                  <font color = "red">==></font>  
394                             (rg_irq_mask_map_control_rreq[6]) ? rg_irq_mask_map_control[6]:
                                                                  <font color = "red">-18-</font>  
                                                                  <font color = "red">==></font>  
395                             (rg_irq_mask_map_control_rreq[7]) ? rg_irq_mask_map_control[7]:
                                                                  <font color = "red">-19-</font>  
                                                                  <font color = "red">==></font>  
396                             (rg_irq_mask_map_control_rreq[8]) ? rg_irq_mask_map_control[8]:
                                                                  <font color = "red">-20-</font>  
                                                                  <font color = "red">==></font>  
397                             (rg_irq_mask_map_control_rreq[9]) ? rg_irq_mask_map_control[9]:
                                                                  <font color = "red">-21-</font>  
                                                                  <font color = "red">==></font>  
398                             (rg_irq_mask_map_control_rreq[10])? rg_irq_mask_map_control[10]:
                                                                  <font color = "red">-22-</font>  
                                                                  <font color = "red">==></font>  
399                             (rg_irq_mask_map_control_rreq[11])? rg_irq_mask_map_control[11]:
                                                                  <font color = "red">-23-</font>  
                                                                  <font color = "red">==></font>  
400                             (rg_irq_mask_map_control_rreq[12])? rg_irq_mask_map_control[12]:
                                                                  <font color = "red">-24-</font>  
                                                                  <font color = "red">==></font>  
401                             (rg_irq_mask_map_control_rreq[13])? rg_irq_mask_map_control[13]:
                                                                  <font color = "red">-25-</font>  
                                                                  <font color = "red">==></font>  
402                             (rg_irq_mask_map_control_rreq[14])? rg_irq_mask_map_control[14]:
                                                                  <font color = "red">-26-</font>  
                                                                  <font color = "red">==></font>  
403                             (rg_irq_mask_map_control_rreq[15])? rg_irq_mask_map_control[15]:
                                                                  <font color = "red">-27-</font>  
                                                                  <font color = "red">==></font>  
404                             (rg_irq_mask_map_control_rreq[16])? rg_irq_mask_map_control[16]:
                                                                  <font color = "red">-28-</font>  
                                                                  <font color = "red">==></font>  
405                             (rg_irq_mask_map_control_rreq[17])? rg_irq_mask_map_control[17]:
                                                                  <font color = "red">-29-</font>  
                                                                  <font color = "red">==></font>  
406                             (rg_irq_mask_map_control_rreq[18])? rg_irq_mask_map_control[18]:
                                                                  <font color = "red">-30-</font>  
                                                                  <font color = "red">==></font>  
407                             (rg_irq_mask_map_control_rreq[19])? rg_irq_mask_map_control[19]:
                                                                  <font color = "red">-31-</font>  
                                                                  <font color = "red">==></font>  
408                             (rg_irq_mask_map_control_rreq[20])? rg_irq_mask_map_control[20]:
                                                                  <font color = "red">-32-</font>  
                                                                  <font color = "red">==></font>  
409                             (rg_irq_mask_map_control_rreq[21])? rg_irq_mask_map_control[21]:
                                                                  <font color = "red">-33-</font>  
                                                                  <font color = "red">==></font>  
410                             (rg_irq_mask_map_control_rreq[22])? rg_irq_mask_map_control[22]:
                                                                  <font color = "red">-34-</font>  
                                                                  <font color = "red">==></font>  
411                             (rg_irq_mask_map_control_rreq[23])? rg_irq_mask_map_control[23]:
                                                                  <font color = "red">-35-</font>  
                                                                  <font color = "red">==></font>  
412                             (rg_irq_mask_map_control_rreq[24])? rg_irq_mask_map_control[24]:
                                                                  <font color = "red">-36-</font>  
                                                                  <font color = "red">==></font>  
413                             (rg_irq_mask_map_control_rreq[25])? rg_irq_mask_map_control[25]:
                                                                  <font color = "red">-37-</font>  
                                                                  <font color = "red">==></font>  
414                             (rg_irq_mask_map_control_rreq[26])? rg_irq_mask_map_control[26]:
                                                                  <font color = "red">-38-</font>  
                                                                  <font color = "red">==></font>  
415                             (rg_irq_mask_map_control_rreq[27])? rg_irq_mask_map_control[27]:
                                                                  <font color = "red">-39-</font>  
                                                                  <font color = "red">==></font>  
416                             (rg_irq_mask_map_control_rreq[28])? rg_irq_mask_map_control[28]:
                                                                  <font color = "red">-40-</font>  
                                                                  <font color = "red">==></font>  
417                             (rg_irq_mask_map_control_rreq[29])? rg_irq_mask_map_control[29]:
                                                                  <font color = "red">-41-</font>  
                                                                  <font color = "red">==></font>  
418                             (rg_irq_mask_map_control_rreq[30])? rg_irq_mask_map_control[30]:
                                                                  <font color = "red">-42-</font>  
                                                                  <font color = "red">==></font>  
419                             (rg_irq_mask_map_control_rreq[31])? rg_irq_mask_map_control[31]: 
                                                                  <font color = "red">-43-</font>  
                                                                  <font color = "red">==></font>  
420                             (rg_isolation_control_rreq)       ? rg_isolation_control :
                                                                  <font color = "green">-44-</font>  
                                                                  <font color = "green">==></font>  
421                             (rg_bootstrap_status_rreq)        ? rg_bootstrap_status : 
                                                                  <font color = "green">-45-</font>  
                                                                  <font color = "green">==></font>  
422                             (rg_main_divider_conctrol_rreq)   ? rg_main_divider_conctrol :
                                                                  <font color = "red">-46-</font>  
                                                                  <font color = "red">==></font>  
423                             (rg_pufcc_rreq)                   ? rg_pufcc :
                                                                  <font color = "green">-47-</font>  
                                                                  <font color = "green">==></font>  
424                             (rg_usb_ctrl_rreq)                ? rg_usb_ctrl :
                                                                  <font color = "red">-48-</font>  
                                                                  <font color = "red">==></font>  
425                             (rg_fpga_pll_clk_sel_rreq)        ? rg_fpga_pll_clk_sel :
                                                                  <font color = "red">-49-</font>  
                                                                  <font color = "red">==></font>  
426                             (rg_wdt_pause_rreq)               ? rg_wdt_pause :                     
                                                                  <font color = "red">-50-</font>  
                                                                  <font color = "red">==></font>  
427                             (rg_ddr_mode_rreq)                ? rg_ddr_mode : 
                                                                  <font color = "red">-51-</font>  
                                                                  <font color = "red">==></font>  
428                             (rg_osc_ctl_rreq)                 ? rg_osc_ctl : 
                                                                  <font color = "red">-52-</font>  
                                                                  <font color = "red">==></font>  
429                             (rg_pit_pause_rreq)               ? rg_pit_pause : 
                                                                  <font color = "red">-53-</font>  
                                                                  <font color = "red">==></font>  
430        
           
431                             (rg_sram_ctl0_rreq)                ? rg_sram_ctl0 : 
                                                                   <font color = "red">-54-</font>  
                                                                   <font color = "red">==></font>  
432                             (rg_sram_ctl1_rreq)                ? rg_sram_ctl1 : 
                                                                   <font color = "red">-55-</font>  
                                                                   <font color = "red">==></font>  
433                             (rg_acpu_rst_vector_rreq)         ? rg_acpu_rst_vector : 
                                                                  <font color = "red">-56-</font>  
                                                                  <font color = "red">==></font>  
434                             (rg_acpu_mem_margin_ctl_rreq)     ? rg_acpu_mem_margin_ctl : 
                                                                  <font color = "red">-57-</font>  
                                                                  <font color = "red">==></font>  
435                             (rg_memss_mem_margin_ctl_rreq)    ? rg_memss_mem_margin_ctl : 
                                                                  <font color = "red">-58-</font>  
                                                                  <font color = "red">==></font>  
436                             (rg_cfgss_mem_margin_ctl_rreq)    ? rg_cfgss_mem_margin_ctl : 32'h0;
                                                                  <font color = "red">-59-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td>(1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(2)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(3)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(4)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(5)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(7)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(8)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(9)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(11)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(12)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(13)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(14)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(15)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(16)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(17)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(18)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(19)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(20)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(21)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(22)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(23)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(24)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(25)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(26)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(27)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(28)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(29)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(30)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(31)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(32)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(33)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(34)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(35)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(36)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(37)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(38)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(39)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(40)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(41)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(42)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(43)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(45)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(46)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(47)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(48)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(49)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(50)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(51)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(52)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(53)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(54)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(55)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(56)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(57)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(58)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(59)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(!59)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
439            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
440            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
445            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
446            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
450            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
451            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
508            if (!rst_n)                                   dma_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
509            else if (rg_sw_rst_control_wreq & wstr_b[10]) dma_rstn  <= wdat_i[10];                           
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
512            if (!rst_n)                                  emac_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
513            else if (rg_sw_rst_control_wreq & wstr_b[9]) emac_rstn  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
516            if (!rst_n)                                  usb_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
517            else if (rg_sw_rst_control_wreq & wstr_b[8]) usb_rstn <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
520            if (!rst_n)                                  ddr_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
521            else if (rg_sw_rst_control_wreq & wstr_b[7]) ddr_rstn  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
524            if (!rst_n)                                  fpga1_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
525            else if (rg_sw_rst_control_wreq & wstr_b[6]) fpga1_rstn  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528            if (!rst_n)                                  fpga0_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
529            else if (rg_sw_rst_control_wreq & wstr_b[5]) fpga0_rstn  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
532            if (!rst_n)                                  per_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
533            else if (rg_sw_rst_control_wreq & wstr_b[4]) per_rstn  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
536            if (!rst_n)                                  acpu_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
537            else if (rg_sw_rst_control_wreq & wstr_b[3]) acpu_rstn  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540            if (!rst_n_por)begin
               <font color = "green">-1-</font>  
541                system_rstn        <= 1'b0;
           <font color = "green">        ==></font>
542                status_system_rstn <= 1'b0;
543            end    
544            else if (rg_sw_rst_control_wreq & wstr_b[0]) begin
                    <font color = "green">-2-</font>  
545                system_rstn        <= wdat_i[0];
           <font color = "green">        ==></font>
546                status_system_rstn <= ~wdat_i[0];
547            end    
548            else if (deassert_system_rstn) begin
                    <font color = "green">-3-</font>  
549                system_rstn  <= 1'b1;
           <font color = "green">        ==></font>
550            end    
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
587            if (!rst_n_por)rg_pll_config_0_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
588            else           rg_pll_config_0_wreq_ff  <= rg_pll_config_0_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
591            if (!rst_n_por)                             rg_pll_config_0_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
592            else if (rg_pll_config_0_wreq & wstr_b[31]) rg_pll_config_0_wdat_ff  <= wdat_i[31];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595            if (!rst_n_por)                                                                       pll_config_0_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
596            else if (!rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff)                             pll_config_0_we  <= rg_pll_config_0_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
597            else if (pll_config_0_we & !rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff & |wstr_b) pll_config_0_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
600            if (!rst_n_por)                                               dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
601            else if (rg_pll_config_0_wreq & wstr_b[27] & pll_config_0_we) dskewcalin  <= wdat_i[27:16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
604            if (!rst_n)                                                  pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
605            else if(clr_pllen)                                           pllen  <= 1'b1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
606            else if (rg_pll_config_0_wreq & wstr_b[8] & pll_config_0_we) pllen  <= wdat_i[8];
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
609            if (!rst_n_por)                                              dsmen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
610            else if (rg_pll_config_0_wreq & wstr_b[7] & pll_config_0_we) dsmen  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613            if (!rst_n_por)                                              dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
614            else if (rg_pll_config_0_wreq & wstr_b[6] & pll_config_0_we) dskewfastcal  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
617            if (!rst_n_por)                                              dskewcalen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
618            else if (rg_pll_config_0_wreq & wstr_b[5] & pll_config_0_we) dskewcalen  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
621            if (!rst_n_por)                                              dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
622            else if (rg_pll_config_0_wreq & wstr_b[4] & pll_config_0_we) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
625            if (!rst_n_por)                                              dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
626            else if (rg_pll_config_0_wreq & wstr_b[1] & pll_config_0_we) dskewcalbyp  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
629            if (!rst_n_por)                                              dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
630            else if (rg_pll_config_0_wreq & wstr_b[0] & pll_config_0_we) dacen  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
662            if (!rst_n_por)rg_pll_config_1_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
663            else           rg_pll_config_1_wreq_ff  <= rg_pll_config_1_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
666            if (!rst_n_por)                             rg_pll_config_1_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
667            else if (rg_pll_config_1_wreq & wstr_b[31]) rg_pll_config_1_wdat_ff  <= wdat_i[31];                           
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
670            if (!rst_n_por)                                                                       pll_config_1_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
671            else if (!rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff)                             pll_config_1_we  <= rg_pll_config_1_wdat_ff;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
672            else if (pll_config_1_we & !rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff & |wstr_b) pll_config_1_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
675            if (!rst_n_por)                                               refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
676            else if (rg_pll_config_1_wreq & wstr_b[21] & pll_config_1_we) refdiv  <= wdat_i[21:16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
679            if (!rst_n_por)                                               foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
680            else if (rg_pll_config_1_wreq & wstr_b[13] & pll_config_1_we) foutvcoen  <= wdat_i[13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
683            if (!rst_n_por)                                               foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
684            else if (rg_pll_config_1_wreq & wstr_b[12] & pll_config_1_we) foutvcobyp  <= wdat_i[12:8];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
687            if (!rst_n_por)                                               fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
688            else if (rg_pll_config_1_wreq & wstr_b[3] & pll_config_1_we)  fouten  <= wdat_i[3:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
711            if (!rst_n_por) rg_pll_config_2_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
712            else            rg_pll_config_2_wreq_ff  <= rg_pll_config_2_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
715            if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
716            else if (rg_pll_config_2_wreq & wstr_b[31])     rg_pll_config_2_wdat_ff  <= wdat_i[31];                     
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
719            if (!rst_n_por)                                                                           pll_config_2_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
720            else if (!rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff )                                pll_config_2_we  <= rg_pll_config_2_wdat_ff;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
721            else if (pll_config_2_we & !rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff & |wstr_b)     pll_config_2_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
724            if (!rst_n_por)                                                   frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
725            else if (rg_pll_config_2_wreq & wstr_b[23] & pll_config_2_we)     frac  <= wdat_i[23:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
750            if (!rst_n_por) rg_pll_config_3_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
751            else            rg_pll_config_3_wreq_ff  <= rg_pll_config_3_wreq;                         
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
754            if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
755            else if (rg_pll_config_3_wreq & wstr_b[31])     rg_pll_config_3_wdat_ff  <= wdat_i[31];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
758            if (!rst_n_por)                                                                           pll_config_3_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
759            else if (!rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff)                                 pll_config_3_we  <= rg_pll_config_3_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
760            else if (pll_config_3_we & !rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff & |wstr_b)     pll_config_3_we  <= 1'h0;    
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
763            if (!rst_n_por)                                                  postdiv1  <= 4'hF;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
764            else if (rg_pll_config_3_wreq & wstr_b[7] & pll_config_3_we)     postdiv1  <= wdat_i[7:4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
767            if (!rst_n_por)                                                  postdiv0  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
768            else if (rg_pll_config_3_wreq & wstr_b[3] & pll_config_3_we)     postdiv0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
791            if (!rst_n_por)                                        fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
792            else if (rg_pll_config_4_wreq & wstr_b[11] & fbdiv_we) fbdiv  <= wdat_i[11:0];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
837            if (!rst_n_por)                                     div3  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
838            else if (rg_divider_conctrol_wreq & wstr_b[27]) div3  <= wdat_i[27:24];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
841            if (!rst_n_por)                                     div1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
842            else if (rg_divider_conctrol_wreq & wstr_b[11]) div1  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
845            if (!rst_n_por)                                    div0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
846            else if (rg_divider_conctrol_wreq & wstr_b[3]) div0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
886            if (!rst_n)                                   pscc_xtal_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
887            else if (rg_gating_control_wreq & wstr_b[12]) pscc_xtal_cg <= wdat_i[12];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
890            if (!rst_n)                                   ddr_cfg_ctl_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
891            else if (rg_gating_control_wreq & wstr_b[11]) ddr_cfg_ctl_cg <= wdat_i[11];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
894            if (!rst_n)                                   usb_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
895            else if (rg_gating_control_wreq & wstr_b[10]) usb_ctl_cg  <= wdat_i[10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
898            if (!rst_n)                                  ddr_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
899            else if (rg_gating_control_wreq & wstr_b[9]) ddr_ctl_cg  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
902            if (!rst_n)                                  ddr_phy_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
903            else if (rg_gating_control_wreq & wstr_b[8]) ddr_phy_cg  <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
906            if (!rst_n)                                  gpt_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
907            else if (rg_gating_control_wreq & wstr_b[7]) gpt_cg  <= wdat_i[7];    
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
910            if (!rst_n)                                  gpio_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
911            else if (rg_gating_control_wreq & wstr_b[6]) gpio_cg  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
914            if (!rst_n)                                  uart_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
915            else if (rg_gating_control_wreq & wstr_b[5]) uart_cg  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
918            if (!rst_n)                                  i2c_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
919            else if (rg_gating_control_wreq & wstr_b[4]) i2c_cg  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
922            if (!rst_n)                                  qspi_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
923            else if (rg_gating_control_wreq & wstr_b[3]) qspi_cg  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
926            if (!rst_n)                                  bcpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
927            else if (rg_gating_control_wreq & wstr_b[2]) bcpu_cg  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
930            if (!rst_n)                                  sys_dma_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
931            else if (rg_gating_control_wreq & wstr_b[1]) sys_dma_cg  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
934            if (!rst_n)                                  acpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
935            else if (rg_gating_control_wreq & wstr_b[0]) acpu_cg  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
958            if (!rst_n_por)                              jtag_disable_otp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
959            else if (rg_debug_control_wreq & wstr_b[31]) jtag_disable_otp  <= 1'b1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
963            if (!rst_n)                                                      jtag_disable  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
964            else if (rg_debug_control_wreq & wstr_b[31] & ~jtag_disable_otp) jtag_disable  <= wdat_i[31];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
969            if (!rst_n)                                 jtag_control  <= 2'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
970            else if (rg_debug_control_wreq & wstr_b[1]) jtag_control  <= wdat_i[1:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
990            if (!rst_n)                                            acpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
991            else if (rg_irq_mask_map_control_wreq[0] & wstr_b[16]) acpu_wdt_irq_mask  <= wdat_i[16];   
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
994            if (!rst_n)                                           bcpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
995            else if (rg_irq_mask_map_control_wreq[0] & wstr_b[0]) bcpu_wdt_irq_mask  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1048           if (!rst_n)                                      dma_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1049           else if (rg_isolation_control_wreq & wstr_b[24]) dma_isolation_ctl  <= wdat_i[24];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1052           if (!rst_n)                                      irq_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1053           else if (rg_isolation_control_wreq & wstr_b[16]) irq_isolation_ctl  <= wdat_i[16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1056           if (!rst_n)                                     fcb_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1057           else if (rg_isolation_control_wreq & wstr_b[8]) fcb_isolation_ctl  <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1060           if (!rst_n)                                     gpio_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1061           else if (rg_isolation_control_wreq & wstr_b[3]) gpio_isolation_ctl  <= wdat_i[3];    
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1064           if (!rst_n)                                     ahb_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1065           else if (rg_isolation_control_wreq & wstr_b[2]) ahb_isolation_ctl  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1068           if (!rst_n)                                     axi1_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1069           else if (rg_isolation_control_wreq & wstr_b[1]) axi1_isolation_ctl  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1072           if (!rst_n)                                     axi0_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1073           else if (rg_isolation_control_wreq & wstr_b[0]) axi0_isolation_ctl  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1101           if (!rst_n_por)        bcpu_wdt_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1102           else if (bcpu_wdt_rst) bcpu_wdt_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1106           if (!rst_n_por)        bcpu_lock_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1107           else if (pllen_status) bcpu_lock_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1110           if (!rst_n_por)                         bcpu_sw_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1111           else if (!system_rstn & status_system_rstn) bcpu_sw_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1140           if (!rst_n_por)                                      div0_clk1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1141           else if (rg_main_divider_conctrol_wreq & wstr_b[27]) div0_clk1  <= wdat_i[27:24];                                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1144           if (!rst_n_por)                                      div2_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1145           else if (rg_main_divider_conctrol_wreq & wstr_b[19]) div2_clk0  <= wdat_i[19:16];      
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1148           if (!rst_n_por)                                      div1_clk0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1149           else if (rg_main_divider_conctrol_wreq & wstr_b[11]) div1_clk0  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1152           if (!rst_n_por)                                     div0_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1153           else if (rg_main_divider_conctrol_wreq & wstr_b[3]) div0_clk0  <= wdat_i[3:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1176           if (!rst_n)                         pufcc_rng_fre_en  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1177           else if (rg_pufcc_wreq & wstr_b[2]) pufcc_rng_fre_en  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1180           if (!rst_n)                         pufcc_rng_fre_sel  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1181           else if (rg_pufcc_wreq & wstr_b[1]) pufcc_rng_fre_sel  <= wdat_i[1];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1222         if (!rst_n)                         usb_phy_bistmodeen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1223         else if (rg_usb_ctrl_wreq & wstr_b[19]) usb_phy_bistmodeen  <= wdat_i[19];
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1226         if (!rst_n)                         usb_phy_bistmodesel  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1227         else if (rg_usb_ctrl_wreq & wstr_b[18]) usb_phy_bistmodesel  <= wdat_i[18:15];
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1230         if (!rst_n)                         usb_phy_biston  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1231         else if (rg_usb_ctrl_wreq & wstr_b[14]) usb_phy_biston  <= wdat_i[14];
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1234         if (!rst_n)                         usb_pll_bypass  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1235         else if (rg_usb_ctrl_wreq & wstr_b[13]) usb_pll_bypass  <= wdat_i[13];
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1238         if (!rst_n)                         usb_tsmode  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1239         else if (rg_usb_ctrl_wreq & wstr_b[3]) usb_tsmode  <= wdat_i[3:2];
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1242         if (!rst_n)                         usb_vbusfault  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1243         else if (rg_usb_ctrl_wreq & wstr_b[1]) usb_vbusfault  <= wdat_i[1];
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1246         if (!rst_n)                         usb_wakeup  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1247         else if (rg_usb_ctrl_wreq & wstr_b[0]) usb_wakeup  <= wdat_i[0];
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1277           if (!rst_n)                                     fpga_pll3_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1278           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[25]) fpga_pll3_clk_sel  <= wdat_i[25:24];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1281           if (!rst_n)                                     fpga_pll2_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1282           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[17]) fpga_pll2_clk_sel  <= wdat_i[17:16];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1285           if (!rst_n)                                    fpga_pll1_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1286           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[9]) fpga_pll1_clk_sel  <= wdat_i[9:8];          
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1289           if (!rst_n)                                    fpga_pll0_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1290           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[1]) fpga_pll0_clk_sel  <= wdat_i[1:0];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1313           if (!rst_n)                             acpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1314           else if (rg_wdt_pause_wreq & wstr_b[8]) acpu_wdt_pause  <= wdat_i[8];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1317           if (!rst_n)                             bcpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1318           else if (rg_wdt_pause_wreq & wstr_b[0]) bcpu_wdt_pause  <= wdat_i[0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1337           if (!rst_n)                            ddr_mode  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1338           else if (rg_ddr_mode_wreq & wstr_b[0]) ddr_mode  <= wdat_i[0];                         
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1367           if (!rst_n)                            rstb  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1368           else if (rg_osc_ctl_wreq & wstr_b[15]) rstb  <= wdat_i[15];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1371           if (!rst_n)                            cal  <= 6'h20;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1372           else if (rg_osc_ctl_wreq & wstr_b[14]) cal  <= wdat_i[14:9];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1375           if (!rst_n)                           ib_cop  <= 2'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1376           else if (rg_osc_ctl_wreq & wstr_b[8]) ib_cop  <= wdat_i[8:7];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1379           if (!rst_n)                           pd  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1380           else if (rg_osc_ctl_wreq & wstr_b[6]) pd  <= wdat_i[6];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1383           if (!rst_n)                           bgr  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1384           else if (rg_osc_ctl_wreq & wstr_b[5]) bgr  <= wdat_i[5:3];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1387           if (!rst_n)                           rsv  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1388           else if (rg_osc_ctl_wreq & wstr_b[2]) rsv  <= wdat_i[2:0];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1406           if (!rst_n)                             pit_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1407           else if (rg_pit_pause_wreq & wstr_b[0]) pit_pause  <= wdat_i[0];                         
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1431           if (!rst_n)                                sramb3_cral <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1432           else if (rg_sram_ctl0_wreq & wstr_b[19])   sramb3_cral <= wdat_i[19:15];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1435           if (!rst_n)                                sramb2_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1436           else if (rg_sram_ctl0_wreq & wstr_b[14])   sramb2_cral  <= wdat_i[14:10];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1439           if (!rst_n)                                sramb1_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1440           else if (rg_sram_ctl0_wreq & wstr_b[9])    sramb1_cral  <= wdat_i[9:5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1443           if (!rst_n)                                sramb0_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1444           else if (rg_sram_ctl0_wreq & wstr_b[4])    sramb0_cral  <= wdat_i[4:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1469           if (!rst_n)                               sramb3_crar <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1470           else if (rg_sram_ctl1_wreq & wstr_b[19])   sramb3_crar <= wdat_i[19:15];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1473           if (!rst_n)                               sramb2_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1474           else if (rg_sram_ctl1_wreq & wstr_b[14])   sramb2_crar  <= wdat_i[14:10];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1477           if (!rst_n)                               sramb1_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1478           else if (rg_sram_ctl1_wreq & wstr_b[9])    sramb1_crar  <= wdat_i[9:5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1481           if (!rst_n)                               sramb0_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1482           else if (rg_sram_ctl1_wreq & wstr_b[4])    sramb0_crar  <= wdat_i[4:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1499           if (!rst_n_por)                                acpu_rst_vector  <= 32'h80020000;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1500           else if (rg_acpu_rst_vector_wreq & wstr_b[31]) acpu_rst_vector  <= wdat_i; 
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1535           if (!rst_n)                                        acpu_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1536           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[17]) acpu_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1539           if (!rst_n)                                       acpu_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1540           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[14]) acpu_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1543           if (!rst_n)                                       acpu_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1544           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[11]) acpu_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1547           if (!rst_n)                                       acpu_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1548           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[8]) acpu_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1551           if (!rst_n)                                       acpu_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1552           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[5]) acpu_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1555           if (!rst_n)                                       acpu_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1556           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[2]) acpu_t_rwm_sp  <= wdat_i[2:0];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1593           if (!rst_n)                                        memss_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1594           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[17]) memss_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1597           if (!rst_n)                                       memss_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1598           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[14]) memss_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1601           if (!rst_n)                                       memss_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1602           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[11]) memss_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1605           if (!rst_n)                                       memss_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1606           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[8]) memss_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1609           if (!rst_n)                                       memss_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1610           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[5]) memss_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1613           if (!rst_n)                                       memss_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1614           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[2]) memss_t_rwm_sp  <= wdat_i[2:0];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1651           if (!rst_n)                                        cfgss_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1652           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[17]) cfgss_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1655           if (!rst_n)                                       cfgss_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1656           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[14]) cfgss_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1659           if (!rst_n)                                       cfgss_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1660           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[11]) cfgss_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1663           if (!rst_n)                                       cfgss_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1664           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[8]) cfgss_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1667           if (!rst_n)                                       cfgss_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1668           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[5]) cfgss_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1671           if (!rst_n)                                       cfgss_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1672           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[2]) cfgss_t_rwm_sp  <= wdat_i[2:0]; 
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1008                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1009                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1012                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1013                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_85020">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_registers">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
