<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SensorlessFOCMotorControlLibrary: drv8323rs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SensorlessFOCMotorControlLibrary
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_f0e6007746a7b6bf614bd6d461732893.html">english</a></li><li class="navelem"><a class="el" href="dir_5cfc70b5e9e2774c8c4411898e903322.html">middleware</a></li><li class="navelem"><a class="el" href="dir_f27a5bd94dfe59ce37c25669547b2a03.html">motor_control_bldc_sensorless_foc</a></li><li class="navelem"><a class="el" href="dir_63b495f70d29f140064ef642c6501aed.html">doxygen</a></li><li class="navelem"><a class="el" href="dir_0b0be30c6cde379296d2e9d5680b2adb.html">api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_d8ada273859ccb35f81922d1238738ee.html">source</a></li><li class="navelem"><a class="el" href="dir_f99edd17075c3de77f22b743db25c278.html">ti</a></li><li class="navelem"><a class="el" href="dir_36361d6f40a4ebabbb1d6c91e4a6d26a.html">motor_control_bldc_sensorless_foc</a></li><li class="navelem"><a class="el" href="dir_50d24760d88632c62b12d422ae4128b5.html">modules</a></li><li class="navelem"><a class="el" href="dir_689c43c4ac13524f97f0c8f4078bdbf9.html">motor_driver</a></li><li class="navelem"><a class="el" href="dir_b20d8fc66c7549c852a2b85e0e634ca5.html">drv8323rs</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">drv8323rs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Sensorless FOC Motor Control Library DRV8323RS Motor Driver Module. </p>
<hr/>
<p><a class="anchor" id="drv8323rs_h"></a></p><h1>Overview</h1>
<p>APIs for DRV8323RS</p>
<hr/>
 </div><div class="textblock"><code>#include &quot;<a class="el" href="hal_8h_source.html">hal.h</a>&quot;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;ti/iqmath/include/IQmathLib.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for drv8323rs.h:</div>
<div class="dyncontent">
<div class="center"><img src="drv8323rs_8h__incl.png" border="0" usemap="#drv8323rs_8h" alt=""/></div>
<map name="drv8323rs_8h" id="drv8323rs_8h">
<area shape="rect" id="node2" href="hal_8h.html" title="Sensorless FOC Motor Control Library HAL Module. " alt="" coords="172,80,227,107"/>
</map>
</div>
</div>
<p><a href="drv8323rs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define DRV8323RS structure.  <a href="struct_d_r_v8323_r_s___instance.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaafccf78bab64b5903301ac532107e26d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaafccf78bab64b5903301ac532107e26d">DRV8323RS_SPI_READY_DELAY_MS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gaafccf78bab64b5903301ac532107e26d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay to wait for the SPI to be ready when the DRV is powered on. <br /></td></tr>
<tr class="separator:gaafccf78bab64b5903301ac532107e26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc728fbdbf118644cd8d026bc9aefce5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gacc728fbdbf118644cd8d026bc9aefce5">DRV8323RS_TURNOFF_DELAY_MS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gacc728fbdbf118644cd8d026bc9aefce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay to wait to enter sleep mode after enable is low. <br /></td></tr>
<tr class="separator:gacc728fbdbf118644cd8d026bc9aefce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec443cc4fa1a6bc1fbd0975fc4b0160"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga1ec443cc4fa1a6bc1fbd0975fc4b0160">DRV8323RS_SPI_DUMMY_DATA</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="memdesc:ga1ec443cc4fa1a6bc1fbd0975fc4b0160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dummmy data that is written to read the spi register. <br /></td></tr>
<tr class="separator:ga1ec443cc4fa1a6bc1fbd0975fc4b0160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb64c0985741cf73af89ceb2ee8c8d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gabbb64c0985741cf73af89ceb2ee8c8d8">DRV8323RS_SPI_DATA_MASK</a>&#160;&#160;&#160;(0x7FF)</td></tr>
<tr class="memdesc:gabbb64c0985741cf73af89ceb2ee8c8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the 11 bit spi data. <br /></td></tr>
<tr class="separator:gabbb64c0985741cf73af89ceb2ee8c8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3a355d31ed8e0e64da14b7d7a93593"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gabd3a355d31ed8e0e64da14b7d7a93593">DRV8323RS_FAULT_STATUS_1_VDS_LC_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gabd3a355d31ed8e0e64da14b7d7a93593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDS_LC bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gabd3a355d31ed8e0e64da14b7d7a93593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a530e3983bce6ebf7b1486d89d9c81c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga1a530e3983bce6ebf7b1486d89d9c81c">DRV8323RS_FAULT_STATUS_1_VDS_HC_OFS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga1a530e3983bce6ebf7b1486d89d9c81c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDS_HC bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga1a530e3983bce6ebf7b1486d89d9c81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efb7e2d09c213d0e1672d20e65c6d81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8efb7e2d09c213d0e1672d20e65c6d81">DRV8323RS_FAULT_STATUS_1_VDS_LB_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga8efb7e2d09c213d0e1672d20e65c6d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDS_LB bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga8efb7e2d09c213d0e1672d20e65c6d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac8e1ea141f3677d2937422127889f3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaac8e1ea141f3677d2937422127889f3b">DRV8323RS_FAULT_STATUS_1_VDS_HB_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gaac8e1ea141f3677d2937422127889f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDS_HB bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gaac8e1ea141f3677d2937422127889f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b283b04d9e4627267065309091d5627"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5b283b04d9e4627267065309091d5627">DRV8323RS_FAULT_STATUS_1_VDS_LA_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga5b283b04d9e4627267065309091d5627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDS_LA bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga5b283b04d9e4627267065309091d5627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3558ead07a6fe0beaf5245960bb87ce5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3558ead07a6fe0beaf5245960bb87ce5">DRV8323RS_FAULT_STATUS_1_VDS_HA_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga3558ead07a6fe0beaf5245960bb87ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDA_HA bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga3558ead07a6fe0beaf5245960bb87ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80997a4ead5a36986b3d3ee175ac5cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae80997a4ead5a36986b3d3ee175ac5cc">DRV8323RS_FAULT_STATUS_1_OTSD_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gae80997a4ead5a36986b3d3ee175ac5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the OTSD bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gae80997a4ead5a36986b3d3ee175ac5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d12d1a4d79b0b2bd8027d4703d21ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga50d12d1a4d79b0b2bd8027d4703d21ed">DRV8323RS_FAULT_STATUS_1_UVLO_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:ga50d12d1a4d79b0b2bd8027d4703d21ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the UVLO bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga50d12d1a4d79b0b2bd8027d4703d21ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b8dd671ef7c075da5a9d84869c3fd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gab7b8dd671ef7c075da5a9d84869c3fd1">DRV8323RS_FAULT_STATUS_1_GDF_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:gab7b8dd671ef7c075da5a9d84869c3fd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the GDF bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gab7b8dd671ef7c075da5a9d84869c3fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c850fe551623e07c8722437a83b663f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2c850fe551623e07c8722437a83b663f">DRV8323RS_FAULT_STATUS_1_VDS_OCP_OFS</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="memdesc:ga2c850fe551623e07c8722437a83b663f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDS_OCP bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga2c850fe551623e07c8722437a83b663f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ec3c801648fea6127ad7155be87e5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga57ec3c801648fea6127ad7155be87e5f">DRV8323RS_FAULT_STATUS_1_FAULT_OFS</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:ga57ec3c801648fea6127ad7155be87e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the FAULT bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga57ec3c801648fea6127ad7155be87e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ed9a0473cbd28f3cccbc8d0436b828"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga44ed9a0473cbd28f3cccbc8d0436b828">DRV8323RS_FAULT_STATUS_1_VDS_LC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gabd3a355d31ed8e0e64da14b7d7a93593">DRV8323RS_FAULT_STATUS_1_VDS_LC_OFS</a>)</td></tr>
<tr class="memdesc:ga44ed9a0473cbd28f3cccbc8d0436b828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDS_LC bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga44ed9a0473cbd28f3cccbc8d0436b828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebc0e2bc2bd7d121cdefd80210a4926"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga0ebc0e2bc2bd7d121cdefd80210a4926">DRV8323RS_FAULT_STATUS_1_VDS_HC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga1a530e3983bce6ebf7b1486d89d9c81c">DRV8323RS_FAULT_STATUS_1_VDS_HC_OFS</a>)</td></tr>
<tr class="memdesc:ga0ebc0e2bc2bd7d121cdefd80210a4926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDS_HC bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga0ebc0e2bc2bd7d121cdefd80210a4926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c58c15c3a4162e45bfebcc855313277"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2c58c15c3a4162e45bfebcc855313277">DRV8323RS_FAULT_STATUS_1_VDS_LB_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8efb7e2d09c213d0e1672d20e65c6d81">DRV8323RS_FAULT_STATUS_1_VDS_LB_OFS</a>)</td></tr>
<tr class="memdesc:ga2c58c15c3a4162e45bfebcc855313277"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDS_LB bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga2c58c15c3a4162e45bfebcc855313277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e2ac406f01a256118181428530f4bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa8e2ac406f01a256118181428530f4bf">DRV8323RS_FAULT_STATUS_1_VDS_HB_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaac8e1ea141f3677d2937422127889f3b">DRV8323RS_FAULT_STATUS_1_VDS_HB_OFS</a>)</td></tr>
<tr class="memdesc:gaa8e2ac406f01a256118181428530f4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDS_HB bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gaa8e2ac406f01a256118181428530f4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff26f01600d83b003ee587d4ba553233"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaff26f01600d83b003ee587d4ba553233">DRV8323RS_FAULT_STATUS_1_VDS_LA_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5b283b04d9e4627267065309091d5627">DRV8323RS_FAULT_STATUS_1_VDS_LA_OFS</a>)</td></tr>
<tr class="memdesc:gaff26f01600d83b003ee587d4ba553233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDS_LA bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gaff26f01600d83b003ee587d4ba553233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35de2343456d3822eb726189ba0eb9f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga35de2343456d3822eb726189ba0eb9f8">DRV8323RS_FAULT_STATUS_1_VDS_HA_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3558ead07a6fe0beaf5245960bb87ce5">DRV8323RS_FAULT_STATUS_1_VDS_HA_OFS</a>)</td></tr>
<tr class="memdesc:ga35de2343456d3822eb726189ba0eb9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDA_HA bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga35de2343456d3822eb726189ba0eb9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741096b7d660bce41886bc6a3ef63681"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga741096b7d660bce41886bc6a3ef63681">DRV8323RS_FAULT_STATUS_1_OTSD_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gae80997a4ead5a36986b3d3ee175ac5cc">DRV8323RS_FAULT_STATUS_1_OTSD_OFS</a>)</td></tr>
<tr class="memdesc:ga741096b7d660bce41886bc6a3ef63681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the OTSD bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga741096b7d660bce41886bc6a3ef63681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e076812730641bfa519d92951a4220"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga01e076812730641bfa519d92951a4220">DRV8323RS_FAULT_STATUS_1_UVLO_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga50d12d1a4d79b0b2bd8027d4703d21ed">DRV8323RS_FAULT_STATUS_1_UVLO_OFS</a>)</td></tr>
<tr class="memdesc:ga01e076812730641bfa519d92951a4220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the UVLO bit in the Status 1 register. <br /></td></tr>
<tr class="separator:ga01e076812730641bfa519d92951a4220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec09d3f0759fce50de8c41a650b6401d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaec09d3f0759fce50de8c41a650b6401d">DRV8323RS_FAULT_STATUS_1_GDF_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gab7b8dd671ef7c075da5a9d84869c3fd1">DRV8323RS_FAULT_STATUS_1_GDF_OFS</a>)</td></tr>
<tr class="memdesc:gaec09d3f0759fce50de8c41a650b6401d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the GDF bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gaec09d3f0759fce50de8c41a650b6401d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe72a5e3f295bb0c5c5f0d72519d42d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gadbe72a5e3f295bb0c5c5f0d72519d42d">DRV8323RS_FAULT_STATUS_1_VDS_OCP_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2c850fe551623e07c8722437a83b663f">DRV8323RS_FAULT_STATUS_1_VDS_OCP_OFS</a>)</td></tr>
<tr class="memdesc:gadbe72a5e3f295bb0c5c5f0d72519d42d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDS_OCP bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gadbe72a5e3f295bb0c5c5f0d72519d42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51349623921a6ec2440d47a420ad91d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae51349623921a6ec2440d47a420ad91d">DRV8323RS_FAULT_STATUS_1_FAULT_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga57ec3c801648fea6127ad7155be87e5f">DRV8323RS_FAULT_STATUS_1_FAULT_OFS</a>)</td></tr>
<tr class="memdesc:gae51349623921a6ec2440d47a420ad91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the FAULT bit in the Status 1 register. <br /></td></tr>
<tr class="separator:gae51349623921a6ec2440d47a420ad91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c6dccfc708159b976f3901ab8b8646"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga09c6dccfc708159b976f3901ab8b8646">DRV8323RS_FAULT_STATUS_2_VGS_LC_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga09c6dccfc708159b976f3901ab8b8646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VGS_LC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga09c6dccfc708159b976f3901ab8b8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e5851d12c5f85087fa115e56938c1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga35e5851d12c5f85087fa115e56938c1f">DRV8323RS_FAULT_STATUS_2_VGS_HC_OFS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga35e5851d12c5f85087fa115e56938c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VGS_HC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga35e5851d12c5f85087fa115e56938c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8201c0705e3198110a30e07214a14f1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8201c0705e3198110a30e07214a14f1c">DRV8323RS_FAULT_STATUS_2_VGS_LB_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga8201c0705e3198110a30e07214a14f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VGS_LB bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga8201c0705e3198110a30e07214a14f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8ac9d9890716ccd6788c144075c515"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6d8ac9d9890716ccd6788c144075c515">DRV8323RS_FAULT_STATUS_2_VGS_HB_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:ga6d8ac9d9890716ccd6788c144075c515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VGS_HB bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga6d8ac9d9890716ccd6788c144075c515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa361d8699c4e4c860e552330897eb810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa361d8699c4e4c860e552330897eb810">DRV8323RS_FAULT_STATUS_2_VGS_LA_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gaa361d8699c4e4c860e552330897eb810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VGS_LA bit in the Status 2 register. <br /></td></tr>
<tr class="separator:gaa361d8699c4e4c860e552330897eb810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e499151448b0b0b7a509dcd47c560e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga95e499151448b0b0b7a509dcd47c560e">DRV8323RS_FAULT_STATUS_2_VGS_HA_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga95e499151448b0b0b7a509dcd47c560e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VGS_HA bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga95e499151448b0b0b7a509dcd47c560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098adba3d5e9907309551b17a6483ffc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga098adba3d5e9907309551b17a6483ffc">DRV8323RS_FAULT_STATUS_2_CPUV_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ga098adba3d5e9907309551b17a6483ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CPUV (charge pump undervoltage) bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga098adba3d5e9907309551b17a6483ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8049e598e4679d329b8f9282a74629c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gab8049e598e4679d329b8f9282a74629c">DRV8323RS_FAULT_STATUS_2_OTW_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:gab8049e598e4679d329b8f9282a74629c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the OTW bit in the Status 2 register. <br /></td></tr>
<tr class="separator:gab8049e598e4679d329b8f9282a74629c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aac405983075f2e6fd7a1d627e4e90f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7aac405983075f2e6fd7a1d627e4e90f">DRV8323RS_FAULT_STATUS_2_SC_OC_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga7aac405983075f2e6fd7a1d627e4e90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the SC_OC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga7aac405983075f2e6fd7a1d627e4e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a50a6f9c81058be8671603eb83fd1d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5a50a6f9c81058be8671603eb83fd1d6">DRV8323RS_FAULT_STATUS_2_SB_OC_OFS</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="memdesc:ga5a50a6f9c81058be8671603eb83fd1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the SB_OC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga5a50a6f9c81058be8671603eb83fd1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733417327b7dd4ca6dae9cd07a1fd268"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga733417327b7dd4ca6dae9cd07a1fd268">DRV8323RS_FAULT_STATUS_2_SA_OC_OFS</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:ga733417327b7dd4ca6dae9cd07a1fd268"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the SA_OC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga733417327b7dd4ca6dae9cd07a1fd268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1be5a21d342773889632368ff379ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga4d1be5a21d342773889632368ff379ce">DRV8323RS_FAULT_STATUS_2_VGS_LC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga09c6dccfc708159b976f3901ab8b8646">DRV8323RS_FAULT_STATUS_2_VGS_LC_OFS</a>)</td></tr>
<tr class="memdesc:ga4d1be5a21d342773889632368ff379ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VGS_LC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga4d1be5a21d342773889632368ff379ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a57980480575397c0c9836c91d05e1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2a57980480575397c0c9836c91d05e1c">DRV8323RS_FAULT_STATUS_2_VGS_HC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga35e5851d12c5f85087fa115e56938c1f">DRV8323RS_FAULT_STATUS_2_VGS_HC_OFS</a>)</td></tr>
<tr class="memdesc:ga2a57980480575397c0c9836c91d05e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VGS_HC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga2a57980480575397c0c9836c91d05e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14774158656a396df3a5309d0fd68b5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga14774158656a396df3a5309d0fd68b5e">DRV8323RS_FAULT_STATUS_2_VGS_LB_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8201c0705e3198110a30e07214a14f1c">DRV8323RS_FAULT_STATUS_2_VGS_LB_OFS</a>)</td></tr>
<tr class="memdesc:ga14774158656a396df3a5309d0fd68b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VGS_LB bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga14774158656a396df3a5309d0fd68b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e8a7b6f4c561d0558fb41401eaf621"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gad4e8a7b6f4c561d0558fb41401eaf621">DRV8323RS_FAULT_STATUS_2_VGS_HB_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6d8ac9d9890716ccd6788c144075c515">DRV8323RS_FAULT_STATUS_2_VGS_HB_OFS</a>)</td></tr>
<tr class="memdesc:gad4e8a7b6f4c561d0558fb41401eaf621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VGS_HB bit in the Status 2 register. <br /></td></tr>
<tr class="separator:gad4e8a7b6f4c561d0558fb41401eaf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7035cfa2d704f6a314397b0bec331777"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7035cfa2d704f6a314397b0bec331777">DRV8323RS_FAULT_STATUS_2_VGS_LA_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa361d8699c4e4c860e552330897eb810">DRV8323RS_FAULT_STATUS_2_VGS_LA_OFS</a>)</td></tr>
<tr class="memdesc:ga7035cfa2d704f6a314397b0bec331777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VGS_LA bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga7035cfa2d704f6a314397b0bec331777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d3fc118c3cdcc81329aaa47b197e12a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9d3fc118c3cdcc81329aaa47b197e12a">DRV8323RS_FAULT_STATUS_2_VGS_HA_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga95e499151448b0b0b7a509dcd47c560e">DRV8323RS_FAULT_STATUS_2_VGS_HA_OFS</a>)</td></tr>
<tr class="memdesc:ga9d3fc118c3cdcc81329aaa47b197e12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VGS_HA bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga9d3fc118c3cdcc81329aaa47b197e12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90bc8d798794428447967b14fad3ba12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga90bc8d798794428447967b14fad3ba12">DRV8323RS_FAULT_STATUS_2_CPUV_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga098adba3d5e9907309551b17a6483ffc">DRV8323RS_FAULT_STATUS_2_CPUV_OFS</a>)</td></tr>
<tr class="memdesc:ga90bc8d798794428447967b14fad3ba12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CPUV (charge pump undervoltage) bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga90bc8d798794428447967b14fad3ba12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ceb0d1a3c0c5145a79bbf1ba01c8d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gac7ceb0d1a3c0c5145a79bbf1ba01c8d7">DRV8323RS_FAULT_STATUS_2_OTW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gab8049e598e4679d329b8f9282a74629c">DRV8323RS_FAULT_STATUS_2_OTW_OFS</a>)</td></tr>
<tr class="memdesc:gac7ceb0d1a3c0c5145a79bbf1ba01c8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the OTW bit in the Status 2 register. <br /></td></tr>
<tr class="separator:gac7ceb0d1a3c0c5145a79bbf1ba01c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7fd66aeffcd1826bfa4dd28ac5269a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6d7fd66aeffcd1826bfa4dd28ac5269a">DRV8323RS_FAULT_STATUS_2_SC_OC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7aac405983075f2e6fd7a1d627e4e90f">DRV8323RS_FAULT_STATUS_2_SC_OC_OFS</a>)</td></tr>
<tr class="memdesc:ga6d7fd66aeffcd1826bfa4dd28ac5269a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the SC_OC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga6d7fd66aeffcd1826bfa4dd28ac5269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2750002d5302a79a020a5ea6a2ee9e1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2750002d5302a79a020a5ea6a2ee9e1f">DRV8323RS_FAULT_STATUS_2_SB_OC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5a50a6f9c81058be8671603eb83fd1d6">DRV8323RS_FAULT_STATUS_2_SB_OC_OFS</a>)</td></tr>
<tr class="memdesc:ga2750002d5302a79a020a5ea6a2ee9e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the SB_OC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga2750002d5302a79a020a5ea6a2ee9e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5296f11278f249cb31e61477bc6406b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5296f11278f249cb31e61477bc6406b4">DRV8323RS_FAULT_STATUS_2_SA_OC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga733417327b7dd4ca6dae9cd07a1fd268">DRV8323RS_FAULT_STATUS_2_SA_OC_OFS</a>)</td></tr>
<tr class="memdesc:ga5296f11278f249cb31e61477bc6406b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the SA_OC bit in the Status 2 register. <br /></td></tr>
<tr class="separator:ga5296f11278f249cb31e61477bc6406b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b79bc602fa993c50096121b47783ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga01b79bc602fa993c50096121b47783ba">DRV8323RS_DRIVER_CONTROL_CLR_FLT_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga01b79bc602fa993c50096121b47783ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CLR_FLT bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga01b79bc602fa993c50096121b47783ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989e98768ba7448b9501caad84c1be8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga989e98768ba7448b9501caad84c1be8f">DRV8323RS_DRIVER_CONTROL_BRAKE_OFS</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga989e98768ba7448b9501caad84c1be8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the BRAKE bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga989e98768ba7448b9501caad84c1be8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6ee23d72f5783b8b817f06d99468d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8d6ee23d72f5783b8b817f06d99468d3">DRV8323RS_DRIVER_CONTROL_COAST_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga8d6ee23d72f5783b8b817f06d99468d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the COAST bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga8d6ee23d72f5783b8b817f06d99468d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1c33383679b90399e5e93ab78b9c18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaca1c33383679b90399e5e93ab78b9c18">DRV8323RS_DRIVER_CONTROL_PWM1_DIR_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gaca1c33383679b90399e5e93ab78b9c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the 1PWM_DIR bit in the Control 2 register. <br /></td></tr>
<tr class="separator:gaca1c33383679b90399e5e93ab78b9c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de1b036283d4a396920d4f2a51339ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2de1b036283d4a396920d4f2a51339ff">DRV8323RS_DRIVER_CONTROL_PWM1_COM_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga2de1b036283d4a396920d4f2a51339ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the 1PWM_COM bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga2de1b036283d4a396920d4f2a51339ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787f501ebeb5fc6b7de5ed912aeb121c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga787f501ebeb5fc6b7de5ed912aeb121c">DRV8323RS_DRIVER_CONTROL_PWM_MODE_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga787f501ebeb5fc6b7de5ed912aeb121c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the PWM_MODE bits in the Control 2 register. <br /></td></tr>
<tr class="separator:ga787f501ebeb5fc6b7de5ed912aeb121c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafceab1b8cf86184c9b02097e9da68ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaafceab1b8cf86184c9b02097e9da68ca">DRV8323RS_DRIVER_CONTROL_OTW_REP_OFS</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:gaafceab1b8cf86184c9b02097e9da68ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the OTW_REP bit in the Control 2 register. <br /></td></tr>
<tr class="separator:gaafceab1b8cf86184c9b02097e9da68ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ff0295deaf526194d466c9e7f770b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga66ff0295deaf526194d466c9e7f770b7">DRV8323RS_DRIVER_CONTROL_DIS_GDF_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga66ff0295deaf526194d466c9e7f770b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the DIS_GDF bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga66ff0295deaf526194d466c9e7f770b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8326494ad2a118998c3c6ba8fbb9d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaed8326494ad2a118998c3c6ba8fbb9d7">DRV8323RS_DRIVER_CONTROL_DIS_CPUV_OFS</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="memdesc:gaed8326494ad2a118998c3c6ba8fbb9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the DIS_CPUV bit in the Control 2 register. <br /></td></tr>
<tr class="separator:gaed8326494ad2a118998c3c6ba8fbb9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3621d87e0225b47c81424fb4b0a0fc6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3621d87e0225b47c81424fb4b0a0fc6d">DRV8323RS_DRIVER_CONTROL_RESERVED1_OFS</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:ga3621d87e0225b47c81424fb4b0a0fc6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the RESERVED1 bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga3621d87e0225b47c81424fb4b0a0fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4baabb6cda7482cd4926f79200555fe9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga4baabb6cda7482cd4926f79200555fe9">DRV8323RS_DRIVER_CONTROL_CLR_FLT_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga01b79bc602fa993c50096121b47783ba">DRV8323RS_DRIVER_CONTROL_CLR_FLT_OFS</a>)</td></tr>
<tr class="memdesc:ga4baabb6cda7482cd4926f79200555fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CLR_FLT bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga4baabb6cda7482cd4926f79200555fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b193132b3dc19d41446c0758e3a8bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga70b193132b3dc19d41446c0758e3a8bd">DRV8323RS_DRIVER_CONTROL_BRAKE_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga989e98768ba7448b9501caad84c1be8f">DRV8323RS_DRIVER_CONTROL_BRAKE_OFS</a>)</td></tr>
<tr class="memdesc:ga70b193132b3dc19d41446c0758e3a8bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the BRAKE bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga70b193132b3dc19d41446c0758e3a8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2367bdfa7ac2251a620b35cad1e61ecf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2367bdfa7ac2251a620b35cad1e61ecf">DRV8323RS_DRIVER_CONTROL_COAST_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8d6ee23d72f5783b8b817f06d99468d3">DRV8323RS_DRIVER_CONTROL_COAST_OFS</a>)</td></tr>
<tr class="memdesc:ga2367bdfa7ac2251a620b35cad1e61ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the COAST bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga2367bdfa7ac2251a620b35cad1e61ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994568344290a8a5a6f02bab4f6ba8ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga994568344290a8a5a6f02bab4f6ba8ce">DRV8323RS_DRIVER_CONTROL_PWM1_DIR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaca1c33383679b90399e5e93ab78b9c18">DRV8323RS_DRIVER_CONTROL_PWM1_DIR_OFS</a>)</td></tr>
<tr class="memdesc:ga994568344290a8a5a6f02bab4f6ba8ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the 1PWM_DIR bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga994568344290a8a5a6f02bab4f6ba8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97c3a64af39fa15bc6788261eb6448b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae97c3a64af39fa15bc6788261eb6448b">DRV8323RS_DRIVER_CONTROL_PWM1_COM_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2de1b036283d4a396920d4f2a51339ff">DRV8323RS_DRIVER_CONTROL_PWM1_COM_OFS</a>)</td></tr>
<tr class="memdesc:gae97c3a64af39fa15bc6788261eb6448b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the 1PWM_COM bit in the Control 2 register. <br /></td></tr>
<tr class="separator:gae97c3a64af39fa15bc6788261eb6448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ef5d01884a22653d36f2c24a15cd38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaf7ef5d01884a22653d36f2c24a15cd38">DRV8323RS_DRIVER_CONTROL_PWM_MODE_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga787f501ebeb5fc6b7de5ed912aeb121c">DRV8323RS_DRIVER_CONTROL_PWM_MODE_OFS</a>)</td></tr>
<tr class="memdesc:gaf7ef5d01884a22653d36f2c24a15cd38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the PWM_MODE bits in the Control 2 register. <br /></td></tr>
<tr class="separator:gaf7ef5d01884a22653d36f2c24a15cd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3755b8124c5b7f1e587ddc66a517fa44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3755b8124c5b7f1e587ddc66a517fa44">DRV8323RS_DRIVER_CONTROL_OTW_REP_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaafceab1b8cf86184c9b02097e9da68ca">DRV8323RS_DRIVER_CONTROL_OTW_REP_OFS</a>)</td></tr>
<tr class="memdesc:ga3755b8124c5b7f1e587ddc66a517fa44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the OTW_REP bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga3755b8124c5b7f1e587ddc66a517fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc00ed03f2ec7b1cf1cc9db00e157c48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gafc00ed03f2ec7b1cf1cc9db00e157c48">DRV8323RS_DRIVER_CONTROL_DIS_GDF_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga66ff0295deaf526194d466c9e7f770b7">DRV8323RS_DRIVER_CONTROL_DIS_GDF_OFS</a>)</td></tr>
<tr class="memdesc:gafc00ed03f2ec7b1cf1cc9db00e157c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the DIS_GDF bit in the Control 2 register. <br /></td></tr>
<tr class="separator:gafc00ed03f2ec7b1cf1cc9db00e157c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3a82b3c254163f7112b60dc3f69adb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8d3a82b3c254163f7112b60dc3f69adb">DRV8323RS_DRIVER_CONTROL_DIS_CPUV_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaed8326494ad2a118998c3c6ba8fbb9d7">DRV8323RS_DRIVER_CONTROL_DIS_CPUV_OFS</a>)</td></tr>
<tr class="memdesc:ga8d3a82b3c254163f7112b60dc3f69adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the DIS_CPUV bit in the Control 2 register. <br /></td></tr>
<tr class="separator:ga8d3a82b3c254163f7112b60dc3f69adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1aafcdb86ab2290e55efff11da5020"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gade1aafcdb86ab2290e55efff11da5020">DRV8323RS_DRIVER_CONTROL_RESERVED1_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3621d87e0225b47c81424fb4b0a0fc6d">DRV8323RS_DRIVER_CONTROL_RESERVED1_OFS</a>)</td></tr>
<tr class="memdesc:gade1aafcdb86ab2290e55efff11da5020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the RESERVED1 bit in the Control 2 register. <br /></td></tr>
<tr class="separator:gade1aafcdb86ab2290e55efff11da5020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d690f7e571c50b9778f94031d397c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa2d690f7e571c50b9778f94031d397c0">DRV8323RS_GATE_DRIVE_HS_IDRIVEN_HS_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaa2d690f7e571c50b9778f94031d397c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the IDRIVEN_HS bits in the Control 3 register. <br /></td></tr>
<tr class="separator:gaa2d690f7e571c50b9778f94031d397c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9af883f7a6f8d72c5fd40a60951ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6ad9af883f7a6f8d72c5fd40a60951ef">DRV8323RS_GATE_DRIVE_HS_IDRIVEP_HS_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga6ad9af883f7a6f8d72c5fd40a60951ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the IDRIVEP_HS bits in the Control 3 register. <br /></td></tr>
<tr class="separator:ga6ad9af883f7a6f8d72c5fd40a60951ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593f4c06fbc270a19ed8fb0b3791c2d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga593f4c06fbc270a19ed8fb0b3791c2d0">DRV8323RS_GATE_DRIVE_HS_LOCK_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga593f4c06fbc270a19ed8fb0b3791c2d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the LOCK bits in the Control 3 register. <br /></td></tr>
<tr class="separator:ga593f4c06fbc270a19ed8fb0b3791c2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb01638ca192c75f42c4d30bf7aaa473"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gabb01638ca192c75f42c4d30bf7aaa473">DRV8323RS_GATE_DRIVE_HS_IDRIVEN_HS_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa2d690f7e571c50b9778f94031d397c0">DRV8323RS_GATE_DRIVE_HS_IDRIVEN_HS_OFS</a>)</td></tr>
<tr class="memdesc:gabb01638ca192c75f42c4d30bf7aaa473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the IDRIVEN_HS bits in the Control 3 register. <br /></td></tr>
<tr class="separator:gabb01638ca192c75f42c4d30bf7aaa473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3af989fca17e70f041f3408d3355123"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa3af989fca17e70f041f3408d3355123">DRV8323RS_GATE_DRIVE_HS_IDRIVEP_HS_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6ad9af883f7a6f8d72c5fd40a60951ef">DRV8323RS_GATE_DRIVE_HS_IDRIVEP_HS_OFS</a>)</td></tr>
<tr class="memdesc:gaa3af989fca17e70f041f3408d3355123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the IDRIVEP_HS bits in the Control 3 register. <br /></td></tr>
<tr class="separator:gaa3af989fca17e70f041f3408d3355123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa243a873c00098e4494084a4a59d0fff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa243a873c00098e4494084a4a59d0fff">DRV8323RS_GATE_DRIVE_HS_LOCK_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga593f4c06fbc270a19ed8fb0b3791c2d0">DRV8323RS_GATE_DRIVE_HS_LOCK_OFS</a>)</td></tr>
<tr class="memdesc:gaa243a873c00098e4494084a4a59d0fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the LOCK bits in the Control 3 register. <br /></td></tr>
<tr class="separator:gaa243a873c00098e4494084a4a59d0fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0e96e216e87ba3bfc8f0f3b475dbad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2b0e96e216e87ba3bfc8f0f3b475dbad">DRV8323RS_GATE_DRIVE_LS_IDRIVEN_LS_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga2b0e96e216e87ba3bfc8f0f3b475dbad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the IDRIVEN_LS bits in the Control 4 register. <br /></td></tr>
<tr class="separator:ga2b0e96e216e87ba3bfc8f0f3b475dbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a6bb90145e872ca78f68b832fa3faf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga77a6bb90145e872ca78f68b832fa3faf">DRV8323RS_GATE_DRIVE_LS_IDRIVEP_LS_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga77a6bb90145e872ca78f68b832fa3faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the IDRIVEP_LS bits in the Control 4 register. <br /></td></tr>
<tr class="separator:ga77a6bb90145e872ca78f68b832fa3faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d5c4194154e286d7091df7b95da21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae47d5c4194154e286d7091df7b95da21">DRV8323RS_GATE_DRIVE_LS_TDRIVE_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:gae47d5c4194154e286d7091df7b95da21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the TDRIVE bits in the Control 4 register. <br /></td></tr>
<tr class="separator:gae47d5c4194154e286d7091df7b95da21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b33ac5447babdc838854d1265a94df8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga0b33ac5447babdc838854d1265a94df8">DRV8323RS_GATE_DRIVE_LS_CBC_OFS</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:ga0b33ac5447babdc838854d1265a94df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CBC bit in the Control 4 register. <br /></td></tr>
<tr class="separator:ga0b33ac5447babdc838854d1265a94df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70bf3978ce9ecf42be23f59b739a4d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gab70bf3978ce9ecf42be23f59b739a4d6">DRV8323RS_GATE_DRIVE_LS_IDRIVEN_LS_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2b0e96e216e87ba3bfc8f0f3b475dbad">DRV8323RS_GATE_DRIVE_LS_IDRIVEN_LS_OFS</a>)</td></tr>
<tr class="memdesc:gab70bf3978ce9ecf42be23f59b739a4d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the IDRIVEN_LS bits in the Control 4 register. <br /></td></tr>
<tr class="separator:gab70bf3978ce9ecf42be23f59b739a4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61aa1d89c5190a45ee1b3cd4d09d0f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae61aa1d89c5190a45ee1b3cd4d09d0f7">DRV8323RS_GATE_DRIVE_LS_IDRIVEP_LS_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga77a6bb90145e872ca78f68b832fa3faf">DRV8323RS_GATE_DRIVE_LS_IDRIVEP_LS_OFS</a>)</td></tr>
<tr class="memdesc:gae61aa1d89c5190a45ee1b3cd4d09d0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the IDRIVEP_LS bits in the Control 4 register. <br /></td></tr>
<tr class="separator:gae61aa1d89c5190a45ee1b3cd4d09d0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c3ceb613c9ac3b5351943a6efdbede"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga52c3ceb613c9ac3b5351943a6efdbede">DRV8323RS_GATE_DRIVE_LS_TDRIVE_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gae47d5c4194154e286d7091df7b95da21">DRV8323RS_GATE_DRIVE_LS_TDRIVE_OFS</a>)</td></tr>
<tr class="memdesc:ga52c3ceb613c9ac3b5351943a6efdbede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the TDRIVE bits in the Control 4 register. <br /></td></tr>
<tr class="separator:ga52c3ceb613c9ac3b5351943a6efdbede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9520dc3d812b081fdf540662cc694f46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9520dc3d812b081fdf540662cc694f46">DRV8323RS_GATE_DRIVE_LS_CBC_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga0b33ac5447babdc838854d1265a94df8">DRV8323RS_GATE_DRIVE_LS_CBC_OFS</a>)</td></tr>
<tr class="memdesc:ga9520dc3d812b081fdf540662cc694f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CBC bit in the Control 4 register. <br /></td></tr>
<tr class="separator:ga9520dc3d812b081fdf540662cc694f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2be971c2b01b71c358fb703ee8fb78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9e2be971c2b01b71c358fb703ee8fb78">DRV8323RS_OCP_CONTROL_VDS_LVL_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga9e2be971c2b01b71c358fb703ee8fb78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VDS_LVL bits in the Control 5 register. <br /></td></tr>
<tr class="separator:ga9e2be971c2b01b71c358fb703ee8fb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f12faad3d6772daa7ed2273428cb69e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7f12faad3d6772daa7ed2273428cb69e">DRV8323RS_OCP_CONTROL_OCP_DEG_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga7f12faad3d6772daa7ed2273428cb69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the OCP_DEG bits in the Control 5 register. <br /></td></tr>
<tr class="separator:ga7f12faad3d6772daa7ed2273428cb69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ce90ab21f1993d7b02c20ab729af8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gadc2ce90ab21f1993d7b02c20ab729af8">DRV8323RS_OCP_CONTROL_OCP_MODE_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gadc2ce90ab21f1993d7b02c20ab729af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the OCP_MODE bits in the Control 5 register. <br /></td></tr>
<tr class="separator:gadc2ce90ab21f1993d7b02c20ab729af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a3b55e93869b2c1632024f1d807289"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga57a3b55e93869b2c1632024f1d807289">DRV8323RS_OCP_CONTROL_DEAD_TIME_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga57a3b55e93869b2c1632024f1d807289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the DEAD_TIME bits in the Control 5 register. <br /></td></tr>
<tr class="separator:ga57a3b55e93869b2c1632024f1d807289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510bb3e444d7d12d9a95fb9f521e2d49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga510bb3e444d7d12d9a95fb9f521e2d49">DRV8323RS_OCP_CONTROL_TRETRY_OFS</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:ga510bb3e444d7d12d9a95fb9f521e2d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the TRETRY bit in the Control 5 register. <br /></td></tr>
<tr class="separator:ga510bb3e444d7d12d9a95fb9f521e2d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4241c7a12e60cca746d299e4e0907a4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga4241c7a12e60cca746d299e4e0907a4d">DRV8323RS_OCP_CONTROL_VDS_LVL_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9e2be971c2b01b71c358fb703ee8fb78">DRV8323RS_OCP_CONTROL_VDS_LVL_OFS</a>)</td></tr>
<tr class="memdesc:ga4241c7a12e60cca746d299e4e0907a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VDS_LVL bits in the Control 5 register. <br /></td></tr>
<tr class="separator:ga4241c7a12e60cca746d299e4e0907a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e75e7b5d57a2d231bd4d91dfb716a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gad8e75e7b5d57a2d231bd4d91dfb716a3">DRV8323RS_OCP_CONTROL_OCP_DEG_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7f12faad3d6772daa7ed2273428cb69e">DRV8323RS_OCP_CONTROL_OCP_DEG_OFS</a>)</td></tr>
<tr class="memdesc:gad8e75e7b5d57a2d231bd4d91dfb716a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the OCP_DEG bits in the Control 5 register. <br /></td></tr>
<tr class="separator:gad8e75e7b5d57a2d231bd4d91dfb716a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ca962549c4da8703b619d00c6fe987"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga80ca962549c4da8703b619d00c6fe987">DRV8323RS_OCP_CONTROL_OCP_MODE_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gadc2ce90ab21f1993d7b02c20ab729af8">DRV8323RS_OCP_CONTROL_OCP_MODE_OFS</a>)</td></tr>
<tr class="memdesc:ga80ca962549c4da8703b619d00c6fe987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the OCP_MODE bits in the Control 5 register. <br /></td></tr>
<tr class="separator:ga80ca962549c4da8703b619d00c6fe987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983e18335ff7f9e2f77525257358bd73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga983e18335ff7f9e2f77525257358bd73">DRV8323RS_OCP_CONTROL_DEAD_TIME_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga57a3b55e93869b2c1632024f1d807289">DRV8323RS_OCP_CONTROL_DEAD_TIME_OFS</a>)</td></tr>
<tr class="memdesc:ga983e18335ff7f9e2f77525257358bd73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the DEAD_TIME bits in the Control 5 register. <br /></td></tr>
<tr class="separator:ga983e18335ff7f9e2f77525257358bd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8875606b35474f26c75e97bfab77a873"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8875606b35474f26c75e97bfab77a873">DRV8323RS_OCP_CONTROL_TRETRY_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga510bb3e444d7d12d9a95fb9f521e2d49">DRV8323RS_OCP_CONTROL_TRETRY_OFS</a>)</td></tr>
<tr class="memdesc:ga8875606b35474f26c75e97bfab77a873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the TRETRY bit in the Control 5 register. <br /></td></tr>
<tr class="separator:ga8875606b35474f26c75e97bfab77a873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb06c8fdbd335acbf3e5d91bc65212a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3bb06c8fdbd335acbf3e5d91bc65212a">DRV8323RS_CSA_CONTROL_SEN_LVL_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga3bb06c8fdbd335acbf3e5d91bc65212a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the SEN_LVL bits in the Control 6 register. <br /></td></tr>
<tr class="separator:ga3bb06c8fdbd335acbf3e5d91bc65212a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ea6dd1b85da4164d8291e58a44fc9a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gab3ea6dd1b85da4164d8291e58a44fc9a">DRV8323RS_CSA_CONTROL_CSA_CAL_C_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gab3ea6dd1b85da4164d8291e58a44fc9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CSA_CAL_C bit in the Control 6 register. <br /></td></tr>
<tr class="separator:gab3ea6dd1b85da4164d8291e58a44fc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c9c73f23ad67df7d815f65b3cfb80c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaf4c9c73f23ad67df7d815f65b3cfb80c">DRV8323RS_CSA_CONTROL_CSA_CAL_B_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gaf4c9c73f23ad67df7d815f65b3cfb80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CSA_CAL_B bit in the Control 6 register. <br /></td></tr>
<tr class="separator:gaf4c9c73f23ad67df7d815f65b3cfb80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f251a4a3e49e18b04362ddf1cd8b03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga83f251a4a3e49e18b04362ddf1cd8b03">DRV8323RS_CSA_CONTROL_CSA_CAL_A_OFS</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga83f251a4a3e49e18b04362ddf1cd8b03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CSA_CAL_A bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga83f251a4a3e49e18b04362ddf1cd8b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfffa52b3c7708d4633269ee8f815a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gabcfffa52b3c7708d4633269ee8f815a8">DRV8323RS_CSA_CONTROL_DIS_SEN_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:gabcfffa52b3c7708d4633269ee8f815a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the DIS_SEN bit in the Control 6 register. <br /></td></tr>
<tr class="separator:gabcfffa52b3c7708d4633269ee8f815a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180ee6099921638b0f36bcf23c220611"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga180ee6099921638b0f36bcf23c220611">DRV8323RS_CSA_CONTROL_CSA_GAIN_OFS</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ga180ee6099921638b0f36bcf23c220611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CSA_GAIN bits in the Control 6 register. <br /></td></tr>
<tr class="separator:ga180ee6099921638b0f36bcf23c220611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7dd0097b7b903bfbbbd755442f2d0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6e7dd0097b7b903bfbbbd755442f2d0a">DRV8323RS_CSA_CONTROL_LS_REF_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga6e7dd0097b7b903bfbbbd755442f2d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the LS_REF bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga6e7dd0097b7b903bfbbbd755442f2d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34247bc7f658745294f4b9f3841d5a80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga34247bc7f658745294f4b9f3841d5a80">DRV8323RS_CSA_CONTROL_VREF_DIV_OFS</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="memdesc:ga34247bc7f658745294f4b9f3841d5a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the VREF_DIV bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga34247bc7f658745294f4b9f3841d5a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f159f63daca51d9a5f7adebfec4a0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga20f159f63daca51d9a5f7adebfec4a0d">DRV8323RS_CSA_CONTROL_CSA_FET_OFS</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="memdesc:ga20f159f63daca51d9a5f7adebfec4a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset of the CSA_FET bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga20f159f63daca51d9a5f7adebfec4a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea070c37063b860ad3ec1e42f1e73b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2bea070c37063b860ad3ec1e42f1e73b">DRV8323RS_CSA_CONTROL_SEN_LVL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3bb06c8fdbd335acbf3e5d91bc65212a">DRV8323RS_CSA_CONTROL_SEN_LVL_OFS</a>)</td></tr>
<tr class="memdesc:ga2bea070c37063b860ad3ec1e42f1e73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the SEN_LVL bits in the Control 6 register. <br /></td></tr>
<tr class="separator:ga2bea070c37063b860ad3ec1e42f1e73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cbc6c3edb7da4bd9243a3709a83d31"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga75cbc6c3edb7da4bd9243a3709a83d31">DRV8323RS_CSA_CONTROL_CSA_CAL_C_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gab3ea6dd1b85da4164d8291e58a44fc9a">DRV8323RS_CSA_CONTROL_CSA_CAL_C_OFS</a>)</td></tr>
<tr class="memdesc:ga75cbc6c3edb7da4bd9243a3709a83d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CSA_CAL_C bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga75cbc6c3edb7da4bd9243a3709a83d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d52280c8a0b46075f4c324d6082875"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga69d52280c8a0b46075f4c324d6082875">DRV8323RS_CSA_CONTROL_CSA_CAL_B_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaf4c9c73f23ad67df7d815f65b3cfb80c">DRV8323RS_CSA_CONTROL_CSA_CAL_B_OFS</a>)</td></tr>
<tr class="memdesc:ga69d52280c8a0b46075f4c324d6082875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CSA_CAL_B bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga69d52280c8a0b46075f4c324d6082875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e9e71f6abe1de2e8fa5c045841037d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gab2e9e71f6abe1de2e8fa5c045841037d">DRV8323RS_CSA_CONTROL_CSA_CAL_A_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga83f251a4a3e49e18b04362ddf1cd8b03">DRV8323RS_CSA_CONTROL_CSA_CAL_A_OFS</a>)</td></tr>
<tr class="memdesc:gab2e9e71f6abe1de2e8fa5c045841037d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CSA_CAL_A bit in the Control 6 register. <br /></td></tr>
<tr class="separator:gab2e9e71f6abe1de2e8fa5c045841037d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0a2aa736b3eab54b08f6971620e518"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6f0a2aa736b3eab54b08f6971620e518">DRV8323RS_CSA_CONTROL_DIS_SEN_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#gabcfffa52b3c7708d4633269ee8f815a8">DRV8323RS_CSA_CONTROL_DIS_SEN_OFS</a>)</td></tr>
<tr class="memdesc:ga6f0a2aa736b3eab54b08f6971620e518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the DIS_SEN bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga6f0a2aa736b3eab54b08f6971620e518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5adf0719021aa55a2b3e5e87a86bfd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gad5adf0719021aa55a2b3e5e87a86bfd8">DRV8323RS_CSA_CONTROL_CSA_GAIN_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga180ee6099921638b0f36bcf23c220611">DRV8323RS_CSA_CONTROL_CSA_GAIN_OFS</a>)</td></tr>
<tr class="memdesc:gad5adf0719021aa55a2b3e5e87a86bfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CSA_GAIN bits in the Control 6 register. <br /></td></tr>
<tr class="separator:gad5adf0719021aa55a2b3e5e87a86bfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01b60c6765db3531ba8bea646521762"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae01b60c6765db3531ba8bea646521762">DRV8323RS_CSA_CONTROL_LS_REF_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga6e7dd0097b7b903bfbbbd755442f2d0a">DRV8323RS_CSA_CONTROL_LS_REF_OFS</a>)</td></tr>
<tr class="memdesc:gae01b60c6765db3531ba8bea646521762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the LS_REF bit in the Control 6 register. <br /></td></tr>
<tr class="separator:gae01b60c6765db3531ba8bea646521762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa3ee3c8af134efa535fe59b41d3c2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2aa3ee3c8af134efa535fe59b41d3c2b">DRV8323RS_CSA_CONTROL_VREF_DIV_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga34247bc7f658745294f4b9f3841d5a80">DRV8323RS_CSA_CONTROL_VREF_DIV_OFS</a>)</td></tr>
<tr class="memdesc:ga2aa3ee3c8af134efa535fe59b41d3c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the VREF_DIV bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga2aa3ee3c8af134efa535fe59b41d3c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c535ed0e614c0a09da556f24d90225d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga1c535ed0e614c0a09da556f24d90225d">DRV8323RS_CSA_CONTROL_CSA_FET_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga20f159f63daca51d9a5f7adebfec4a0d">DRV8323RS_CSA_CONTROL_CSA_FET_OFS</a>)</td></tr>
<tr class="memdesc:ga1c535ed0e614c0a09da556f24d90225d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask of the CSA_FET bit in the Control 6 register. <br /></td></tr>
<tr class="separator:ga1c535ed0e614c0a09da556f24d90225d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a837f4b99f7db163b3db9cc2012bbda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3a837f4b99f7db163b3db9cc2012bbda">DRV8323RS_SPI_CMD_OFS</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="memdesc:ga3a837f4b99f7db163b3db9cc2012bbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for SPI command bit. <br /></td></tr>
<tr class="separator:ga3a837f4b99f7db163b3db9cc2012bbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ce2bf578c21633dc506b28c4c63f01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga82ce2bf578c21633dc506b28c4c63f01">DRV8323RS_SPI_ADDR_OFS</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="memdesc:ga82ce2bf578c21633dc506b28c4c63f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the offset for SPI register address. <br /></td></tr>
<tr class="separator:ga82ce2bf578c21633dc506b28c4c63f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144baf9d44f96dfd162efbd8dccb7c7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga144baf9d44f96dfd162efbd8dccb7c7f">DRV8323RS_SPI_ADDR_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; DRV8323RS_SPI_ADDR_OFS)</td></tr>
<tr class="memdesc:ga144baf9d44f96dfd162efbd8dccb7c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the mask for SPI register address. <br /></td></tr>
<tr class="separator:ga144baf9d44f96dfd162efbd8dccb7c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b546d3c2c309a9f4c8668489c7b48a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7b546d3c2c309a9f4c8668489c7b48a3">DRV8323RS_VOLTAGE_SF_IQ15</a>&#160;&#160;&#160;(570517)</td></tr>
<tr class="memdesc:ga7b546d3c2c309a9f4c8668489c7b48a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage scale factor for vm, this is iq15 value of (R1+R2)/R2 , where R1 and R2 forms the potential divider, Default R1 = 82k ohm and R2 = 4.99k ohm, (R1+R2)/R2 = 17.4108, the iq15 is 570517. <br /></td></tr>
<tr class="separator:ga7b546d3c2c309a9f4c8668489c7b48a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0582ec56f2a58c571ce80922a57efef3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga0582ec56f2a58c571ce80922a57efef3">DRV8323RS_CSA_GAIN_MAX_VALUE</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga0582ec56f2a58c571ce80922a57efef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of gains configurable for the drv. <br /></td></tr>
<tr class="separator:ga0582ec56f2a58c571ce80922a57efef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784e93b8b51ccb784936c14ceb4a5aee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga784e93b8b51ccb784936c14ceb4a5aee">DRV8323RS_DEFAULT_R_SHUNT</a>&#160;&#160;&#160;(0.007f)</td></tr>
<tr class="memdesc:ga784e93b8b51ccb784936c14ceb4a5aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default shunt resistor in the drv. <br /></td></tr>
<tr class="separator:ga784e93b8b51ccb784936c14ceb4a5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c57dbeab2aa9353cb03322510ad50d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9c57dbeab2aa9353cb03322510ad50d2">DRV8323RS_DEFAULT_AMP_GAIN</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:ga9c57dbeab2aa9353cb03322510ad50d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default configured CSA gain. <br /></td></tr>
<tr class="separator:ga9c57dbeab2aa9353cb03322510ad50d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7376c36c6816bd6785b562544b4688b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7376c36c6816bd6785b562544b4688b5">DRV8323RS_DEFAULT_VOLT_R_DIVIDER</a>&#160;&#160;&#160;((82+4.99)/4.99)</td></tr>
<tr class="memdesc:ga7376c36c6816bd6785b562544b4688b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC voltage to dc bus voltage scale factor This is the ratio ((R1 + R2) / R2), where R1 and R2 forms the potential divider circuit scaling the dc bus voltage to the range of input for the adc Refer to the DRV8323RS schematics for more understanding. <br /></td></tr>
<tr class="separator:ga7376c36c6816bd6785b562544b4688b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2f218a0cf1731558b83037cfafcb13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5f2f218a0cf1731558b83037cfafcb13">DRV8323RS_DEFAULT_PWM_DEADBAND_NS</a>&#160;&#160;&#160;(400)</td></tr>
<tr class="memdesc:ga5f2f218a0cf1731558b83037cfafcb13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default Deadband for the drv. <br /></td></tr>
<tr class="separator:ga5f2f218a0cf1731558b83037cfafcb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga313eb87f11b349444a1327cfa92bafc3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga313eb87f11b349444a1327cfa92bafc3">DRV8323RS_SPI_CMD</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga313eb87f11b349444a1327cfa92bafc3a3a66e2bdf53cd865bb1ce4289584deb0">DRV8323RS_SPI_CMD_WRITE</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga313eb87f11b349444a1327cfa92bafc3adf5854e08fe7df60cdbfae7522a3e6f3">DRV8323RS_SPI_CMD_READ</a>
<br />
 }<tr class="memdesc:ga313eb87f11b349444a1327cfa92bafc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI command modes.  <a href="group___m_d___m_o_d_u_l_e.html#ga313eb87f11b349444a1327cfa92bafc3">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga313eb87f11b349444a1327cfa92bafc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21731ac6aaefdc5192a00f6dc59804ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga21731ac6aaefdc5192a00f6dc59804ad">DRV8323RS_GATE_DRIVE_HS_LOCK</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga21731ac6aaefdc5192a00f6dc59804ada87602647b4b97080c92267bcaf49c1ec">DRV8323RS_GATE_DRIVE_HS_LOCK_UNLOCK</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga21731ac6aaefdc5192a00f6dc59804adae000e7aef522c55b624360105e82b2b4">DRV8323RS_GATE_DRIVE_HS_LOCK_LOCK</a> = 6
<br />
 }<tr class="memdesc:ga21731ac6aaefdc5192a00f6dc59804ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for locking and unlocking the SPI registers.  <a href="group___m_d___m_o_d_u_l_e.html#ga21731ac6aaefdc5192a00f6dc59804ad">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga21731ac6aaefdc5192a00f6dc59804ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d6b050a8050cb657aaf2c5345de53e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga71d6b050a8050cb657aaf2c5345de53e">DRV8323RS_DRIVER_CONTROL_PWM_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga71d6b050a8050cb657aaf2c5345de53ea8b4561c47622f6f6d162d858cfa151c2">DRV8323RS_DRIVER_CONTROL_PWM_MODE_6</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga71d6b050a8050cb657aaf2c5345de53eab48d689032df307da5340d3e18ff7b8c">DRV8323RS_DRIVER_CONTROL_PWM_MODE_3</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga71d6b050a8050cb657aaf2c5345de53eaf527acce0c6107b076d93bdc8345ba71">DRV8323RS_DRIVER_CONTROL_PWM_MODE_1</a>
<br />
 }<tr class="memdesc:ga71d6b050a8050cb657aaf2c5345de53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver PWM mode.  <a href="group___m_d___m_o_d_u_l_e.html#ga71d6b050a8050cb657aaf2c5345de53e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga71d6b050a8050cb657aaf2c5345de53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f55c12b15f0db249a7c7cb3b656b5b1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9f55c12b15f0db249a7c7cb3b656b5b1">DRV8323RS_GATE_DRIVE_PEAK_CUR_TIME</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga9f55c12b15f0db249a7c7cb3b656b5b1acd8ac73656cca0e166e2d244b6ceb456">DRV8323RS_GATE_DRIVE_PEAK_CUR_TIME_500_NS</a> =0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga9f55c12b15f0db249a7c7cb3b656b5b1a8ff00ab674d45c4de67a5718a74ec29a">DRV8323RS_GATE_DRIVE_PEAK_CUR_TIME_1000_NS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga9f55c12b15f0db249a7c7cb3b656b5b1a70c642734c3bf4fa71b3ce84c3f25f31">DRV8323RS_GATE_DRIVE_PEAK_CUR_TIME_2000_NS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga9f55c12b15f0db249a7c7cb3b656b5b1a869fa6cfe2fa50442e12513ec3c4dc03">DRV8323RS_GATE_DRIVE_PEAK_CUR_TIME_4000_NS</a>
<br />
 }<tr class="memdesc:ga9f55c12b15f0db249a7c7cb3b656b5b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the peak current gate drive time.  <a href="group___m_d___m_o_d_u_l_e.html#ga9f55c12b15f0db249a7c7cb3b656b5b1">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga9f55c12b15f0db249a7c7cb3b656b5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb63bd901ada942068f23b5b481b9ae"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gafcb63bd901ada942068f23b5b481b9ae">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aeae88d29b824bd58c2102f7f0e7eb07008">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P010_A</a> =0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea3a7fb3179addb90749a60890b8afdc17">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P030_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea21afbb738684cbf0f6e561f2cadf7527">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P060_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea5676deeb02432c7370d9337fc0b510e8">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P080_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea305ce6798d85bc3586821140eb75a95e">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P120_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea40fa5903320d7aad7cec1edf85556618">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P140_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aeacbb49ac71d713c4e539e0a6f60b61e96">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P170_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aead1f7634078b7d92e3471c4824c03da8e">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P190_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aead7f3a814833cfad7c832dcfe0fa79ca0">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P260_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aeadf015ae59643e5f7403b80c2b5928445">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P330_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea34ed2673557a610c9f5374437454f19c">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P370_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea3fd2b6a72f22b648530fc95ca2621a35">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P440_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea2a407bed8c3382c145de0cf7dbb6a3e7">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P570_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea46a5c374b038221b0a02dba0c5fa0211">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P680_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aea29435fb209a42b0b4cd45d978b8cf6df">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_0P820_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggafcb63bd901ada942068f23b5b481b9aeaa23f7bcc56aacc1b4413eeedf1a2134e">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR_1P000_A</a>
<br />
 }<tr class="memdesc:gafcb63bd901ada942068f23b5b481b9ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak source current.  <a href="group___m_d___m_o_d_u_l_e.html#gafcb63bd901ada942068f23b5b481b9ae">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gafcb63bd901ada942068f23b5b481b9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881d4aad86e6cf227c70f37f6303d9ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga881d4aad86e6cf227c70f37f6303d9ef">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa07d015d3ca3b8e87b1dd8e6ad2c0f8f5">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P020_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa2dfaa5588c81c2da4986ae7b80a9964d">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P060_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa83b2b565ca1621607d870632ddd8a7bc">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P120_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa6be8fcded92fd6e0a74f66b37280e399">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P160_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efada2bca0cb1fb968914d997ef1f6f7d0f">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P240_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa562565237679684dd45a0100295ebd2a">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P280_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efaa0fb3f22d4848532c27d461c6a6bdcb6">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P340_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efab7cbfe744cbf2f3e9484590365ba1d67">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P380_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa02dc3177b8035878a56ce95e26c81a19">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P520_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa5eb86f2f32c626d5c22368d65af89b26">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P660_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa382ddb728f7ccab23ed955e133fb83fe">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P740_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efa2103b4cd8e5039f31108d6c535ba7a21">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_0P880_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efaf10513f38bd628c685f32c5606a8cf8e">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_1P140_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efab303891ab4148d36732f6685d065b19f">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_1P360_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efabf22cbe0045e89f12726ae0384986c67">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_1P640_A</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga881d4aad86e6cf227c70f37f6303d9efacd56dd15f78fe98b922e5b835f2c15c4">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR_2P000_A</a>
<br />
 }<tr class="memdesc:ga881d4aad86e6cf227c70f37f6303d9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak sink current.  <a href="group___m_d___m_o_d_u_l_e.html#ga881d4aad86e6cf227c70f37f6303d9ef">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga881d4aad86e6cf227c70f37f6303d9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7124e1f9ad33b87be7a6a4aa8f38c55e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7124e1f9ad33b87be7a6a4aa8f38c55e">DRV8323RS_OCP_CONTROL_VDS_LVL</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55eab43032694f31be738c9a6b7f19913075">DRV8323RS_OCP_CONTROL_VDS_LVL_0P060_V</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea5a568d6eea29c1e29d077424776890bd">DRV8323RS_OCP_CONTROL_VDS_LVL_0P130_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea277199ae9b474508c791b285a9d920db">DRV8323RS_OCP_CONTROL_VDS_LVL_0P200_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea88737be55176ca2cd779f23702996c42">DRV8323RS_OCP_CONTROL_VDS_LVL_0P260_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55eaf4c6eed9bac1ae47c28c310f26808392">DRV8323RS_OCP_CONTROL_VDS_LVL_0P310_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea2fdb8df0cefc6a93862ba054c21564a4">DRV8323RS_OCP_CONTROL_VDS_LVL_0P450_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea6b2900992e1cc448290bcac16329b17b">DRV8323RS_OCP_CONTROL_VDS_LVL_0P530_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea925f1c7c85b7e0d24fc50b4313e5141f">DRV8323RS_OCP_CONTROL_VDS_LVL_0P600_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea1bdc44792f24a8b1bb460543f6b9ad54">DRV8323RS_OCP_CONTROL_VDS_LVL_0P680_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea866cbcb2492004e8f05a5658e6b93f6b">DRV8323RS_OCP_CONTROL_VDS_LVL_0P750_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55eaadb69afc629d8d2c32a39ad469e4c6af">DRV8323RS_OCP_CONTROL_VDS_LVL_0P940_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea374b4b9b35be8997512a9000013bf839">DRV8323RS_OCP_CONTROL_VDS_LVL_1P130_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55eac22cdf6dcccd0f75ab692b3939c8da0d">DRV8323RS_OCP_CONTROL_VDS_LVL_1P300_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea0d5b7ac154f55d954f2a02d28b6139cd">DRV8323RS_OCP_CONTROL_VDS_LVL_1P500_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea285d81a22dbd7d31230ebba7d1fbe63d">DRV8323RS_OCP_CONTROL_VDS_LVL_1P700_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7124e1f9ad33b87be7a6a4aa8f38c55ea3f5e092bce267e54b4f89e7cefb9dd29">DRV8323RS_OCP_CONTROL_VDS_LVL_1P880_V</a>
<br />
 }<tr class="memdesc:ga7124e1f9ad33b87be7a6a4aa8f38c55e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VDS comparator threshold.  <a href="group___m_d___m_o_d_u_l_e.html#ga7124e1f9ad33b87be7a6a4aa8f38c55e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga7124e1f9ad33b87be7a6a4aa8f38c55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3c832ab2ba9505a49cf4ac916f97f6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8f3c832ab2ba9505a49cf4ac916f97f6">DRV8323RS_OCP_CONTROL_OCP_DEG</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga8f3c832ab2ba9505a49cf4ac916f97f6a64a8171886c48405c02ebd1b67e83890">DRV8323RS_OCP_CONTROL_OCP_DEG_2_US</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga8f3c832ab2ba9505a49cf4ac916f97f6adf2b1ead8b93b5235823f933b79002b3">DRV8323RS_OCP_CONTROL_OCP_DEG_4_US</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga8f3c832ab2ba9505a49cf4ac916f97f6a845621848598f46be07f15e06a03169f">DRV8323RS_OCP_CONTROL_OCP_DEG_6_US</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga8f3c832ab2ba9505a49cf4ac916f97f6abafa8d6e72f9a9e658fb6e62a89317af">DRV8323RS_OCP_CONTROL_OCP_DEG_8_US</a>
<br />
 }<tr class="memdesc:ga8f3c832ab2ba9505a49cf4ac916f97f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP/VDS sense deglitch time.  <a href="group___m_d___m_o_d_u_l_e.html#ga8f3c832ab2ba9505a49cf4ac916f97f6">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga8f3c832ab2ba9505a49cf4ac916f97f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6cce2d5b3992c2d8eb3381ec62595e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2e6cce2d5b3992c2d8eb3381ec62595e">DRV8323RS_OCP_CONTROL_OCP_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga2e6cce2d5b3992c2d8eb3381ec62595ea9da528cbce740891d518bed3629040f2">DRV8323RS_OCP_CONTROL_OCP_MODE_LATCHED_SHUTDOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga2e6cce2d5b3992c2d8eb3381ec62595eae5e943856cf517813970d9e64abff236">DRV8323RS_OCP_CONTROL_OCP_MODE_AUTOMATIC_RETRY</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga2e6cce2d5b3992c2d8eb3381ec62595ea6c1a1e9999241dc73be437fc4f1d91d1">DRV8323RS_OCP_CONTROL_OCP_MODE_REPORT_ONLY</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga2e6cce2d5b3992c2d8eb3381ec62595eacf325b1012a44dae2fb08e315991a57c">DRV8323RS_OCP_CONTROL_OCP_MODE_DISABLE_OCP</a>
<br />
 }<tr class="memdesc:ga2e6cce2d5b3992c2d8eb3381ec62595e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP report mode.  <a href="group___m_d___m_o_d_u_l_e.html#ga2e6cce2d5b3992c2d8eb3381ec62595e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga2e6cce2d5b3992c2d8eb3381ec62595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a232e8cf8f9f7ea83231ca6969748e3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3a232e8cf8f9f7ea83231ca6969748e3">DRV8323RS_OCP_CONTROL_DEADTIME</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga3a232e8cf8f9f7ea83231ca6969748e3a2ffaffdec5b9f5fe7539e4ea1de7a105">DRV8323RS_OCP_CONTROL_DEADTIME_50_NS</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga3a232e8cf8f9f7ea83231ca6969748e3ab24da9ad3b41ca489fb818a7d365dc68">DRV8323RS_OCP_CONTROL_DEADTIME_100_NS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga3a232e8cf8f9f7ea83231ca6969748e3aa23cbe26b547d849f9e53049595a392e">DRV8323RS_OCP_CONTROL_DEADTIME_200_NS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga3a232e8cf8f9f7ea83231ca6969748e3a810f22ed6855c288c52a831e2c23a956">DRV8323RS_OCP_CONTROL_DEADTIME_400_NS</a>
<br />
 }<tr class="memdesc:ga3a232e8cf8f9f7ea83231ca6969748e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the deadtime.  <a href="group___m_d___m_o_d_u_l_e.html#ga3a232e8cf8f9f7ea83231ca6969748e3">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga3a232e8cf8f9f7ea83231ca6969748e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d836b5e7d02ddd8d2cae54814c47c4a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga0d836b5e7d02ddd8d2cae54814c47c4a">DRV8323RS_OCP_CONTROL_TRETRY</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga0d836b5e7d02ddd8d2cae54814c47c4aa483c9019b6e5272e8bad0612b55d2cd6">DRV8323RS_OCP_CONTROL_TRETRY_4_MS</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga0d836b5e7d02ddd8d2cae54814c47c4aa022998c632304ff9d8dd3dfa9d0538a6">DRV8323RS_OCP_CONTROL_TRETRY_50_US</a>
<br />
 }<tr class="memdesc:ga0d836b5e7d02ddd8d2cae54814c47c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the retry time.  <a href="group___m_d___m_o_d_u_l_e.html#ga0d836b5e7d02ddd8d2cae54814c47c4a">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga0d836b5e7d02ddd8d2cae54814c47c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed278cd8c4bda21af5ce298c6f82906e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaed278cd8c4bda21af5ce298c6f82906e">DRV8323RS_CSA_CONTROL_DIS_SEN</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggaed278cd8c4bda21af5ce298c6f82906ea39c368ecc4eb3ea9f25db60584ffd915">DRV8323RS_CSA_CONTROL_DIS_SEN_ENABLE</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggaed278cd8c4bda21af5ce298c6f82906eac20582c798d13213b15a49046ec9d0b2">DRV8323RS_CSA_CONTROL_DIS_SEN_DISABLE</a>
<br />
 }<tr class="memdesc:gaed278cd8c4bda21af5ce298c6f82906e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for sense of overcurrent.  <a href="group___m_d___m_o_d_u_l_e.html#gaed278cd8c4bda21af5ce298c6f82906e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaed278cd8c4bda21af5ce298c6f82906e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4e2aded040e4f5e1bbcc1ad601fc98"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7e4e2aded040e4f5e1bbcc1ad601fc98">DRV8323RS_CSA_CONTROL_SEN_LVL</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7e4e2aded040e4f5e1bbcc1ad601fc98a0df9d4288b58435122fee308c078809a">DRV8323RS_CSA_CONTROL_SEN_LVL_0P25_V</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7e4e2aded040e4f5e1bbcc1ad601fc98a3cfd959c792351d476bf1fd413b5f350">DRV8323RS_CSA_CONTROL_SEN_LVL_0P50_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7e4e2aded040e4f5e1bbcc1ad601fc98ab3bb7f5da0ce02c0e28bd04f7e16062a">DRV8323RS_CSA_CONTROL_SEN_LVL_0P75_V</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga7e4e2aded040e4f5e1bbcc1ad601fc98a9f2d6c110e52864ddd916b3d863c1364">DRV8323RS_CSA_CONTROL_SEN_LVL_1P00_V</a>
<br />
 }<tr class="memdesc:ga7e4e2aded040e4f5e1bbcc1ad601fc98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the sense OCP level.  <a href="group___m_d___m_o_d_u_l_e.html#ga7e4e2aded040e4f5e1bbcc1ad601fc98">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga7e4e2aded040e4f5e1bbcc1ad601fc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be9a296e3dfa9f3422c73e6bbd6f26"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga60be9a296e3dfa9f3422c73e6bbd6f26">DRV8323RS_CSA_CONTROL_CSA_GAIN</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga60be9a296e3dfa9f3422c73e6bbd6f26af357d67f6fc56b43775d33729a8d818c">DRV8323RS_CSA_CONTROL_CSA_GAIN_5VPV</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga60be9a296e3dfa9f3422c73e6bbd6f26ab8c87efe1b1cf992611f18219c0af999">DRV8323RS_CSA_CONTROL_CSA_GAIN_10VPV</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga60be9a296e3dfa9f3422c73e6bbd6f26a68dbc1d713b22f2f44eeecbaa194ab05">DRV8323RS_CSA_CONTROL_CSA_GAIN_20VPV</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga60be9a296e3dfa9f3422c73e6bbd6f26a023eebbfa36ed383cf240f2ce7729223">DRV8323RS_CSA_CONTROL_CSA_GAIN_40VPV</a>
<br />
 }<tr class="memdesc:ga60be9a296e3dfa9f3422c73e6bbd6f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the gain of CSA.  <a href="group___m_d___m_o_d_u_l_e.html#ga60be9a296e3dfa9f3422c73e6bbd6f26">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga60be9a296e3dfa9f3422c73e6bbd6f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe3e684db06068ecc2a86d0766b9ec2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaafe3e684db06068ecc2a86d0766b9ec2">DRV8323RS_CSA_CONTROL_CSA_FET</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggaafe3e684db06068ecc2a86d0766b9ec2a85c6ce139d7571819345af9d861b43bc">DRV8323RS_CSA_CONTROL_CSA_FET_IN_SPX</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#ggaafe3e684db06068ecc2a86d0766b9ec2a8b670bb74224292f872cc2b9d8231473">DRV8323RS_CSA_CONTROL_CSA_FET_IN_SHX</a>
<br />
 }<tr class="memdesc:gaafe3e684db06068ecc2a86d0766b9ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the CSA positive input.  <a href="group___m_d___m_o_d_u_l_e.html#gaafe3e684db06068ecc2a86d0766b9ec2">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaafe3e684db06068ecc2a86d0766b9ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37723bd6e224a7f0a2764554a9bdd59e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga37723bd6e224a7f0a2764554a9bdd59e">DRV8323RS_CSA_CONTROL_LS_REF</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga37723bd6e224a7f0a2764554a9bdd59ea7fae499415b6032196146d956c50e531">DRV8323RS_CSA_CONTROL_LS_REF_SH_SP</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga37723bd6e224a7f0a2764554a9bdd59ea4c6c2648c015086b1d3580cdc135a5ae">DRV8323RS_CSA_CONTROL_LS_REF_SH_SN</a>
<br />
 }<tr class="memdesc:ga37723bd6e224a7f0a2764554a9bdd59e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side reference.  <a href="group___m_d___m_o_d_u_l_e.html#ga37723bd6e224a7f0a2764554a9bdd59e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga37723bd6e224a7f0a2764554a9bdd59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aecb0783b800032d2ef2abe554f87cc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5aecb0783b800032d2ef2abe554f87cc">DRV8323RS_CSA_CONTROL_VREF_DIV</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga5aecb0783b800032d2ef2abe554f87cca0dece4e52d353946ad0d6e3f6568c809">DRV8323RS_CSA_CONTROL_VREF_DIV_1</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga5aecb0783b800032d2ef2abe554f87cca7737ffb2732648224ca16a5fc4d9e504">DRV8323RS_CSA_CONTROL_VREF_DIV_2</a>
<br />
 }<tr class="memdesc:ga5aecb0783b800032d2ef2abe554f87cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the CSA reference voltage.  <a href="group___m_d___m_o_d_u_l_e.html#ga5aecb0783b800032d2ef2abe554f87cc">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga5aecb0783b800032d2ef2abe554f87cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412717b328f1e96af94115511a877e5f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga412717b328f1e96af94115511a877e5f">DRV8323RS_REG_ADDR</a> { <br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga412717b328f1e96af94115511a877e5fa8d692b881fc8826bf11c57e426cbb8e9">DRV8323RS_REG_ADDR_FAULT_STATUS_1</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga412717b328f1e96af94115511a877e5fa7b043a380d19e1659ec580b7fb94957e">DRV8323RS_REG_ADDR_FAULT_STATUS_2</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga412717b328f1e96af94115511a877e5fab7da3028f701ff7f1c42d60d866af4c1">DRV8323RS_REG_ADDR_DRIVER_CONTROL</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga412717b328f1e96af94115511a877e5faccd27ae02407f2ddb4609db027cf21cd">DRV8323RS_REG_ADDR_GATE_DRIVE_HS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga412717b328f1e96af94115511a877e5fad1282e5ab1f46de440db427a154c6e93">DRV8323RS_REG_ADDR_GATE_DRIVE_LS</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga412717b328f1e96af94115511a877e5faa2d5f05a8422cf488a555ef73edbc43b">DRV8323RS_REG_ADDR_OCP_CONTROL</a>, 
<br />
&#160;&#160;<a class="el" href="group___m_d___m_o_d_u_l_e.html#gga412717b328f1e96af94115511a877e5fa3b604381fb90b42576e0ecded2180b22">DRV8323RS_REG_ADDR_CSA_CONTROL</a>
<br />
 }<tr class="memdesc:ga412717b328f1e96af94115511a877e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for SPI register address.  <a href="group___m_d___m_o_d_u_l_e.html#ga412717b328f1e96af94115511a877e5f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga412717b328f1e96af94115511a877e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gada6b915c7fa0d4819c5080fdb9b2c72b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gada6b915c7fa0d4819c5080fdb9b2c72b">DRV8323RS_enable</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:gada6b915c7fa0d4819c5080fdb9b2c72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the DRV8323RS.  <a href="group___m_d___m_o_d_u_l_e.html#gada6b915c7fa0d4819c5080fdb9b2c72b">More...</a><br /></td></tr>
<tr class="separator:gada6b915c7fa0d4819c5080fdb9b2c72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4708c09678b5e86ae5c5301b681111"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaeb4708c09678b5e86ae5c5301b681111">DRV8323RS_disable</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:gaeb4708c09678b5e86ae5c5301b681111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the DRV8323RS.  <a href="group___m_d___m_o_d_u_l_e.html#gaeb4708c09678b5e86ae5c5301b681111">More...</a><br /></td></tr>
<tr class="separator:gaeb4708c09678b5e86ae5c5301b681111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee9c7732edf2d3af4f3ad9f47497847"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3ee9c7732edf2d3af4f3ad9f47497847">DRV8323RS_init</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga3ee9c7732edf2d3af4f3ad9f47497847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DRV8323RS object.  <a href="group___m_d___m_o_d_u_l_e.html#ga3ee9c7732edf2d3af4f3ad9f47497847">More...</a><br /></td></tr>
<tr class="separator:ga3ee9c7732edf2d3af4f3ad9f47497847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4db145b83c6244e2900e1d76be36262"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaf4db145b83c6244e2900e1d76be36262">DRV8323RS_createSPIDataWord</a> (<a class="el" href="group___m_d___m_o_d_u_l_e.html#ga313eb87f11b349444a1327cfa92bafc3">DRV8323RS_SPI_CMD</a> wrCmd, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga412717b328f1e96af94115511a877e5f">DRV8323RS_REG_ADDR</a> addr, uint16_t data)</td></tr>
<tr class="memdesc:gaf4db145b83c6244e2900e1d76be36262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a data word to be send through SPI.  <a href="group___m_d___m_o_d_u_l_e.html#gaf4db145b83c6244e2900e1d76be36262">More...</a><br /></td></tr>
<tr class="separator:gaf4db145b83c6244e2900e1d76be36262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e298b1d4a589515ba596210d3d279e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae8e298b1d4a589515ba596210d3d279e">DRV8323RS_spiWrite</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga412717b328f1e96af94115511a877e5f">DRV8323RS_REG_ADDR</a> addr, uint16_t data)</td></tr>
<tr class="memdesc:gae8e298b1d4a589515ba596210d3d279e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the data to the SPI register.  <a href="group___m_d___m_o_d_u_l_e.html#gae8e298b1d4a589515ba596210d3d279e">More...</a><br /></td></tr>
<tr class="separator:gae8e298b1d4a589515ba596210d3d279e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27346f1ae911c1dd9d8324edc6454b25"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga27346f1ae911c1dd9d8324edc6454b25">DRV8323RS_spiRead</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga412717b328f1e96af94115511a877e5f">DRV8323RS_REG_ADDR</a> addr)</td></tr>
<tr class="memdesc:ga27346f1ae911c1dd9d8324edc6454b25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the data in the SPI register.  <a href="group___m_d___m_o_d_u_l_e.html#ga27346f1ae911c1dd9d8324edc6454b25">More...</a><br /></td></tr>
<tr class="separator:ga27346f1ae911c1dd9d8324edc6454b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3130685f9e401b992555275e023f15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga1f3130685f9e401b992555275e023f15">DRV8323RS_spiUpdateRegister</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga412717b328f1e96af94115511a877e5f">DRV8323RS_REG_ADDR</a> addr, uint32_t mask, uint16_t data)</td></tr>
<tr class="memdesc:ga1f3130685f9e401b992555275e023f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update only some bits in the SPI register.  <a href="group___m_d___m_o_d_u_l_e.html#ga1f3130685f9e401b992555275e023f15">More...</a><br /></td></tr>
<tr class="separator:ga1f3130685f9e401b992555275e023f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1caecddf7b672eea6cf185a035b4e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gabe1caecddf7b672eea6cf185a035b4e7">DRV8323RS_setSPIRegisterLock</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga21731ac6aaefdc5192a00f6dc59804ad">DRV8323RS_GATE_DRIVE_HS_LOCK</a> lock)</td></tr>
<tr class="memdesc:gabe1caecddf7b672eea6cf185a035b4e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock or lock spi registers of the DRV.  <a href="group___m_d___m_o_d_u_l_e.html#gabe1caecddf7b672eea6cf185a035b4e7">More...</a><br /></td></tr>
<tr class="separator:gabe1caecddf7b672eea6cf185a035b4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b58011ae39881a779f1a26936605ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga82b58011ae39881a779f1a26936605ed">DRV8323RS_setPeakSourceGateCurr</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#gafcb63bd901ada942068f23b5b481b9ae">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR</a> hsPeakCurr, <a class="el" href="group___m_d___m_o_d_u_l_e.html#gafcb63bd901ada942068f23b5b481b9ae">DRV8323RS_GATE_DRIVE_PEAK_SOURCE_CUR</a> lsPeakCurr)</td></tr>
<tr class="memdesc:ga82b58011ae39881a779f1a26936605ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set peak source gate current.  <a href="group___m_d___m_o_d_u_l_e.html#ga82b58011ae39881a779f1a26936605ed">More...</a><br /></td></tr>
<tr class="separator:ga82b58011ae39881a779f1a26936605ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bbeab416b9d135cef6513a905a3c0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga84bbeab416b9d135cef6513a905a3c0c">DRV8323RS_setPeakSinkGateCurr</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga881d4aad86e6cf227c70f37f6303d9ef">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR</a> hsPeakCurr, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga881d4aad86e6cf227c70f37f6303d9ef">DRV8323RS_GATE_DRIVE_PEAK_SINK_CUR</a> lsPeakCurr)</td></tr>
<tr class="memdesc:ga84bbeab416b9d135cef6513a905a3c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set peak sink gate current.  <a href="group___m_d___m_o_d_u_l_e.html#ga84bbeab416b9d135cef6513a905a3c0c">More...</a><br /></td></tr>
<tr class="separator:ga84bbeab416b9d135cef6513a905a3c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df780653914957177c28692b8be0c67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga4df780653914957177c28692b8be0c67">DRV8323RS_setPeakGateCurrTime</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9f55c12b15f0db249a7c7cb3b656b5b1">DRV8323RS_GATE_DRIVE_PEAK_CUR_TIME</a> tdrive)</td></tr>
<tr class="memdesc:ga4df780653914957177c28692b8be0c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set peak current gate drive time.  <a href="group___m_d___m_o_d_u_l_e.html#ga4df780653914957177c28692b8be0c67">More...</a><br /></td></tr>
<tr class="separator:ga4df780653914957177c28692b8be0c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ced2d5c7e79137aa768c817f3f5dff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae2ced2d5c7e79137aa768c817f3f5dff">DRV8323RS_setPwmMode</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga71d6b050a8050cb657aaf2c5345de53e">DRV8323RS_DRIVER_CONTROL_PWM_MODE</a> pwmMode)</td></tr>
<tr class="memdesc:gae2ced2d5c7e79137aa768c817f3f5dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set pwm mode.  <a href="group___m_d___m_o_d_u_l_e.html#gae2ced2d5c7e79137aa768c817f3f5dff">More...</a><br /></td></tr>
<tr class="separator:gae2ced2d5c7e79137aa768c817f3f5dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe3b148055f83734de39644f6ddcf33"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9fe3b148055f83734de39644f6ddcf33">DRV8323RS_setVdsLvl</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7124e1f9ad33b87be7a6a4aa8f38c55e">DRV8323RS_OCP_CONTROL_VDS_LVL</a> vdsLvl)</td></tr>
<tr class="memdesc:ga9fe3b148055f83734de39644f6ddcf33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set overcurrent trip voltage.  <a href="group___m_d___m_o_d_u_l_e.html#ga9fe3b148055f83734de39644f6ddcf33">More...</a><br /></td></tr>
<tr class="separator:ga9fe3b148055f83734de39644f6ddcf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bbfbcfa139abab9c6ccd719e4690d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga99bbfbcfa139abab9c6ccd719e4690d7">DRV8323RS_setOcpDeg</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8f3c832ab2ba9505a49cf4ac916f97f6">DRV8323RS_OCP_CONTROL_OCP_DEG</a> ocpDeg)</td></tr>
<tr class="memdesc:ga99bbfbcfa139abab9c6ccd719e4690d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set overcurrent deglitch time.  <a href="group___m_d___m_o_d_u_l_e.html#ga99bbfbcfa139abab9c6ccd719e4690d7">More...</a><br /></td></tr>
<tr class="separator:ga99bbfbcfa139abab9c6ccd719e4690d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255df20ff9314f6aec3462b5bc27d22d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga255df20ff9314f6aec3462b5bc27d22d">DRV8323RS_setOcpMode</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga2e6cce2d5b3992c2d8eb3381ec62595e">DRV8323RS_OCP_CONTROL_OCP_MODE</a> ocpMode)</td></tr>
<tr class="memdesc:ga255df20ff9314f6aec3462b5bc27d22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set overcurrent report mode.  <a href="group___m_d___m_o_d_u_l_e.html#ga255df20ff9314f6aec3462b5bc27d22d">More...</a><br /></td></tr>
<tr class="separator:ga255df20ff9314f6aec3462b5bc27d22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cec1fadb6cf134d583150b2935be7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gac1cec1fadb6cf134d583150b2935be7c">DRV8323RS_setDeadtime</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga3a232e8cf8f9f7ea83231ca6969748e3">DRV8323RS_OCP_CONTROL_DEADTIME</a> deadtime)</td></tr>
<tr class="memdesc:gac1cec1fadb6cf134d583150b2935be7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set deadtime.  <a href="group___m_d___m_o_d_u_l_e.html#gac1cec1fadb6cf134d583150b2935be7c">More...</a><br /></td></tr>
<tr class="separator:gac1cec1fadb6cf134d583150b2935be7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cdefe60690bbc0e6f0d195186a75f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7cdefe60690bbc0e6f0d195186a75f1b">DRV8323RS_setTretry</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga0d836b5e7d02ddd8d2cae54814c47c4a">DRV8323RS_OCP_CONTROL_TRETRY</a> tretry)</td></tr>
<tr class="memdesc:ga7cdefe60690bbc0e6f0d195186a75f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set overcurrent retry time.  <a href="group___m_d___m_o_d_u_l_e.html#ga7cdefe60690bbc0e6f0d195186a75f1b">More...</a><br /></td></tr>
<tr class="separator:ga7cdefe60690bbc0e6f0d195186a75f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b79e136af48dcc877294d15e9c5f965"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5b79e136af48dcc877294d15e9c5f965">DRV8323RS_setSenLvl</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga7e4e2aded040e4f5e1bbcc1ad601fc98">DRV8323RS_CSA_CONTROL_SEN_LVL</a> senLvl)</td></tr>
<tr class="memdesc:ga5b79e136af48dcc877294d15e9c5f965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set overcurrent sense level.  <a href="group___m_d___m_o_d_u_l_e.html#ga5b79e136af48dcc877294d15e9c5f965">More...</a><br /></td></tr>
<tr class="separator:ga5b79e136af48dcc877294d15e9c5f965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9406f3afce57e38479067c0ea0f9adca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga9406f3afce57e38479067c0ea0f9adca">DRV8323RS_setDisSen</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaed278cd8c4bda21af5ce298c6f82906e">DRV8323RS_CSA_CONTROL_DIS_SEN</a> disSen)</td></tr>
<tr class="memdesc:ga9406f3afce57e38479067c0ea0f9adca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable overcurrent sense.  <a href="group___m_d___m_o_d_u_l_e.html#ga9406f3afce57e38479067c0ea0f9adca">More...</a><br /></td></tr>
<tr class="separator:ga9406f3afce57e38479067c0ea0f9adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bea4b9d409fdd14a2cd049a2adbacc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gae5bea4b9d409fdd14a2cd049a2adbacc">DRV8323RS_setCsaGain</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga60be9a296e3dfa9f3422c73e6bbd6f26">DRV8323RS_CSA_CONTROL_CSA_GAIN</a> csaGain)</td></tr>
<tr class="memdesc:gae5bea4b9d409fdd14a2cd049a2adbacc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set current sense amplifier gain.  <a href="group___m_d___m_o_d_u_l_e.html#gae5bea4b9d409fdd14a2cd049a2adbacc">More...</a><br /></td></tr>
<tr class="separator:gae5bea4b9d409fdd14a2cd049a2adbacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958a1f7b1a004bf934493bbab6b80417"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga958a1f7b1a004bf934493bbab6b80417">DRV8323RS_setLsRef</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga37723bd6e224a7f0a2764554a9bdd59e">DRV8323RS_CSA_CONTROL_LS_REF</a> lsRef)</td></tr>
<tr class="memdesc:ga958a1f7b1a004bf934493bbab6b80417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set reference point for low side ocp.  <a href="group___m_d___m_o_d_u_l_e.html#ga958a1f7b1a004bf934493bbab6b80417">More...</a><br /></td></tr>
<tr class="separator:ga958a1f7b1a004bf934493bbab6b80417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda0a3bf6cfe5d9ea904dd9f69408813"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gafda0a3bf6cfe5d9ea904dd9f69408813">DRV8323RS_setVrefDiv</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga5aecb0783b800032d2ef2abe554f87cc">DRV8323RS_CSA_CONTROL_VREF_DIV</a> vrefDiv)</td></tr>
<tr class="memdesc:gafda0a3bf6cfe5d9ea904dd9f69408813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set reference voltage for current sense amplifier.  <a href="group___m_d___m_o_d_u_l_e.html#gafda0a3bf6cfe5d9ea904dd9f69408813">More...</a><br /></td></tr>
<tr class="separator:gafda0a3bf6cfe5d9ea904dd9f69408813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950b72ffbcbe7c7611192d4b63c6f1be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga950b72ffbcbe7c7611192d4b63c6f1be">DRV8323RS_setCsaFet</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#gaafe3e684db06068ecc2a86d0766b9ec2">DRV8323RS_CSA_CONTROL_CSA_FET</a> csaFet)</td></tr>
<tr class="memdesc:ga950b72ffbcbe7c7611192d4b63c6f1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set reference point for current sense amplifier positive input.  <a href="group___m_d___m_o_d_u_l_e.html#ga950b72ffbcbe7c7611192d4b63c6f1be">More...</a><br /></td></tr>
<tr class="separator:ga950b72ffbcbe7c7611192d4b63c6f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42196e4602a0a25b2c3285c461248746"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga42196e4602a0a25b2c3285c461248746">DRV8323RS_getVMRaw</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga42196e4602a0a25b2c3285c461248746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the raw vm value from vsenvm adc.  <a href="group___m_d___m_o_d_u_l_e.html#ga42196e4602a0a25b2c3285c461248746">More...</a><br /></td></tr>
<tr class="separator:ga42196e4602a0a25b2c3285c461248746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116a66d39a5beadf91757ff9f08136d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga116a66d39a5beadf91757ff9f08136d7">DRV8323RS_getIARaw</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga116a66d39a5beadf91757ff9f08136d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the raw adc value from isena adc.  <a href="group___m_d___m_o_d_u_l_e.html#ga116a66d39a5beadf91757ff9f08136d7">More...</a><br /></td></tr>
<tr class="separator:ga116a66d39a5beadf91757ff9f08136d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d02e0f92b97754bebec8d010bcd259"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gac5d02e0f92b97754bebec8d010bcd259">DRV8323RS_getIBRaw</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:gac5d02e0f92b97754bebec8d010bcd259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the raw adc value from isenb adc.  <a href="group___m_d___m_o_d_u_l_e.html#gac5d02e0f92b97754bebec8d010bcd259">More...</a><br /></td></tr>
<tr class="separator:gac5d02e0f92b97754bebec8d010bcd259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d94ee56368542c2052fb0535a21be90"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8d94ee56368542c2052fb0535a21be90">DRV8323RS_getICRaw</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga8d94ee56368542c2052fb0535a21be90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the raw adc value from ic adc.  <a href="group___m_d___m_o_d_u_l_e.html#ga8d94ee56368542c2052fb0535a21be90">More...</a><br /></td></tr>
<tr class="separator:ga8d94ee56368542c2052fb0535a21be90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e76c8c2b54aadcfb1ee26d24162ef5"><td class="memItemLeft" align="right" valign="top">_iq&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gac6e76c8c2b54aadcfb1ee26d24162ef5">DRV8323RS_getIA</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:gac6e76c8c2b54aadcfb1ee26d24162ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the converted IA current.  <a href="group___m_d___m_o_d_u_l_e.html#gac6e76c8c2b54aadcfb1ee26d24162ef5">More...</a><br /></td></tr>
<tr class="separator:gac6e76c8c2b54aadcfb1ee26d24162ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102a47c4811cbb1f11280d7a9282f249"><td class="memItemLeft" align="right" valign="top">_iq&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga102a47c4811cbb1f11280d7a9282f249">DRV8323RS_getIB</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga102a47c4811cbb1f11280d7a9282f249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the converted IB current.  <a href="group___m_d___m_o_d_u_l_e.html#ga102a47c4811cbb1f11280d7a9282f249">More...</a><br /></td></tr>
<tr class="separator:ga102a47c4811cbb1f11280d7a9282f249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214164aad47fdabc379e62d5bdb7c611"><td class="memItemLeft" align="right" valign="top">_iq&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga214164aad47fdabc379e62d5bdb7c611">DRV8323RS_getIC</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga214164aad47fdabc379e62d5bdb7c611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the converted IC current.  <a href="group___m_d___m_o_d_u_l_e.html#ga214164aad47fdabc379e62d5bdb7c611">More...</a><br /></td></tr>
<tr class="separator:ga214164aad47fdabc379e62d5bdb7c611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dba9a35a2f84d594a3d912f0d36c36"><td class="memItemLeft" align="right" valign="top">_iq&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga16dba9a35a2f84d594a3d912f0d36c36">DRV8323RS_getVM</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:ga16dba9a35a2f84d594a3d912f0d36c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the converted VM voltage.  <a href="group___m_d___m_o_d_u_l_e.html#ga16dba9a35a2f84d594a3d912f0d36c36">More...</a><br /></td></tr>
<tr class="separator:ga16dba9a35a2f84d594a3d912f0d36c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353035a4a47dafeb9a6174767762970a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga353035a4a47dafeb9a6174767762970a">DRV8323RS_setISf</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle, <a class="el" href="group___m_d___m_o_d_u_l_e.html#ga60be9a296e3dfa9f3422c73e6bbd6f26">DRV8323RS_CSA_CONTROL_CSA_GAIN</a> gain, _iq15 rshunt)</td></tr>
<tr class="memdesc:ga353035a4a47dafeb9a6174767762970a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets Phase current scale factors.  <a href="group___m_d___m_o_d_u_l_e.html#ga353035a4a47dafeb9a6174767762970a">More...</a><br /></td></tr>
<tr class="separator:ga353035a4a47dafeb9a6174767762970a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa408960d0d295b8ff59f2bd24f84ddf6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaa408960d0d295b8ff59f2bd24f84ddf6">DRV8323RS_isFaultOccurred</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:gaa408960d0d295b8ff59f2bd24f84ddf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if fault occurred.  <a href="group___m_d___m_o_d_u_l_e.html#gaa408960d0d295b8ff59f2bd24f84ddf6">More...</a><br /></td></tr>
<tr class="separator:gaa408960d0d295b8ff59f2bd24f84ddf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf8474432afa4d9cef02d93df253326"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#gaecf8474432afa4d9cef02d93df253326">DRV8323RS_clearFaults</a> (<a class="el" href="struct_d_r_v8323_r_s___instance.html">DRV8323RS_Instance</a> *handle)</td></tr>
<tr class="memdesc:gaecf8474432afa4d9cef02d93df253326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the fault status in the timer and in SPI register.  <a href="group___m_d___m_o_d_u_l_e.html#gaecf8474432afa4d9cef02d93df253326">More...</a><br /></td></tr>
<tr class="separator:gaecf8474432afa4d9cef02d93df253326"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga8e9292b4906664701dfef8ed068c84ba"><td class="memItemLeft" align="right" valign="top">
int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_d___m_o_d_u_l_e.html#ga8e9292b4906664701dfef8ed068c84ba">drvGain</a> [<a class="el" href="group___m_d___m_o_d_u_l_e.html#ga0582ec56f2a58c571ce80922a57efef3">DRV8323RS_CSA_GAIN_MAX_VALUE</a>]</td></tr>
<tr class="memdesc:ga8e9292b4906664701dfef8ed068c84ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stores the gain values available to be set in drv. <br /></td></tr>
<tr class="separator:ga8e9292b4906664701dfef8ed068c84ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
