

================================================================
== Vivado HLS Report for 'dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0'
================================================================
* Date:           Sun Mar  3 22:45:41 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.541 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_19_V_read22 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_19_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_19_V_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_18_V_read21 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_18_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'read' 'data_18_V_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_17_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_17_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 7 'read' 'data_17_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_16_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_16_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 8 'read' 'data_16_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_15_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_15_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 9 'read' 'data_15_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_14_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_14_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 10 'read' 'data_14_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_13_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_13_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 11 'read' 'data_13_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_12_V_read_2 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_12_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 12 'read' 'data_12_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_11_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_11_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'read' 'data_11_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_10_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_10_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 14 'read' 'data_10_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_9_V_read12 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 15 'read' 'data_9_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_7_V_read11 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 16 'read' 'data_7_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_5_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 17 'read' 'data_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_4_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 18 'read' 'data_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_3_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 19 'read' 'data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 20 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_1_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 21 'read' 'data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 22 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i5 %data_0_V_read_3 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_0_V_read_3, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i7 %shl_ln to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.68ns)   --->   "%sub_ln1118 = sub i8 %zext_ln1118_1, %zext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %data_1_V_read_3 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_1_V_read_3, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %tmp_2 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'zext' 'zext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.68ns)   --->   "%sub_ln1118_18 = sub i8 %zext_ln1118_2, %zext_ln1118_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'sub' 'sub_ln1118_18' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %sub_ln1118_18, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i9 %shl_ln728_4 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %data_2_V_read_3, i4 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i9 %shl_ln728_6 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'zext' 'zext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_3_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i8 %shl_ln1118_8 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'zext' 'zext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "%sub_ln1118_4 = sub i9 0, %zext_ln1118_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %sub_ln1118_4 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_3_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i6 %shl_ln1118_9 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'zext' 'zext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%sub_ln1118_5 = sub i10 %sext_ln1118, %zext_ln1118_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_5_V_read_3, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i8 %shl_ln728_9 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'zext' 'zext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i5 %data_7_V_read11 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_7_V_read11, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i8 %shl_ln1118_2 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "%add_ln1118 = add i9 %zext_ln1118_14, %zext_ln1118_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln1118' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1118, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i5 %data_9_V_read12 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i5 %data_9_V_read12 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.86ns)   --->   "%mul_ln728 = mul i10 %zext_ln1116, 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.86> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_9_V_read12, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i7 %shl_ln1118_3 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'zext' 'zext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.68ns)   --->   "%sub_ln1118_7 = sub i8 %zext_ln1118_16, %zext_ln1118_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %sub_ln1118_7, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i9 %tmp_5 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i11 %sext_ln728_13 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'zext' 'zext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i5 %data_10_V_read_3 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_10_V_read_3, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i8 %shl_ln728_1 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'zext' 'zext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i8 %shl_ln728_1 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'zext' 'zext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "%sub_ln1118_19 = sub i9 %zext_ln1118_17, %zext_ln1118_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sub' 'sub_ln1118_19' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_11_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i8 %shl_ln1118_10 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'zext' 'zext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "%sub_ln1118_8 = sub i9 0, %zext_ln1118_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'sub' 'sub_ln1118_8' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i5 %data_12_V_read_2 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'zext' 'zext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_12_V_read_2, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i8 %shl_ln1118_11 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'zext' 'zext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.76ns)   --->   "%sub_ln1118_9 = sub i9 %zext_ln1118_21, %zext_ln1118_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'sub' 'sub_ln1118_9' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_13_V_read_2, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1118_22 = zext i8 %shl_ln1118_12 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'zext' 'zext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_13_V_read_2, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitconcatenate' 'shl_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1118_23 = zext i6 %shl_ln1118_13 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'zext' 'zext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.76ns)   --->   "%sub_ln1118_10 = sub i9 %zext_ln1118_23, %zext_ln1118_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'sub' 'sub_ln1118_10' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_10, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i10 %shl_ln728_10 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1118_24 = zext i5 %data_14_V_read_3 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'zext' 'zext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_14_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitconcatenate' 'shl_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1118_25 = zext i8 %shl_ln1118_14 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'zext' 'zext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.76ns)   --->   "%add_ln1118_1 = add i9 %zext_ln1118_25, %zext_ln1118_24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'add' 'add_ln1118_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1118_1, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln728_11 = zext i10 %shl_ln728_11 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'zext' 'zext_ln728_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.76ns)   --->   "%sub_ln1118_11 = sub i9 0, %zext_ln1118_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'sub' 'sub_ln1118_11' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i9 %sub_ln1118_11 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_14_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'bitconcatenate' 'shl_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1118_26 = zext i6 %shl_ln1118_15 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'zext' 'zext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.76ns)   --->   "%sub_ln1118_12 = sub i10 %sext_ln1118_3, %zext_ln1118_26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'sub' 'sub_ln1118_12' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_15_V_read_2, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1118_28 = zext i7 %shl_ln1118_4 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'zext' 'zext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.68ns)   --->   "%sub_ln1118_13 = sub i8 0, %zext_ln1118_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1118_29 = zext i5 %data_16_V_read_3 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'zext' 'zext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_16_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitconcatenate' 'shl_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118_30 = zext i8 %shl_ln1118_16 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'zext' 'zext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.76ns)   --->   "%add_ln1118_2 = add i9 %zext_ln1118_30, %zext_ln1118_29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'add' 'add_ln1118_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1118_31 = zext i5 %data_17_V_read_3 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'zext' 'zext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_17_V_read_3, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1118_32 = zext i7 %shl_ln1118_5 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'zext' 'zext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_17_V_read_3, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1118_33 = zext i8 %shl_ln728_16 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'zext' 'zext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_17_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitconcatenate' 'shl_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1118_34 = zext i6 %shl_ln1118_17 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'zext' 'zext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.76ns)   --->   "%sub_ln1118_15 = sub i9 %zext_ln1118_34, %zext_ln1118_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'sub' 'sub_ln1118_15' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.68ns)   --->   "%sub_ln1118_16 = sub i8 %zext_ln1118_32, %zext_ln1118_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'sub' 'sub_ln1118_16' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1118_35 = zext i5 %data_18_V_read21 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'zext' 'zext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1118_36 = zext i5 %data_18_V_read21 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'zext' 'zext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_18_V_read21, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1118_37 = zext i8 %tmp_9 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'zext' 'zext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.76ns)   --->   "%sub_ln1118_20 = sub i9 %zext_ln1118_36, %zext_ln1118_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'sub' 'sub_ln1118_20' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %data_18_V_read21, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitconcatenate' 'shl_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1118_38 = zext i7 %shl_ln1118_18 to i8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'zext' 'zext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.68ns)   --->   "%add_ln1118_3 = add i8 %zext_ln1118_38, %zext_ln1118_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'add' 'add_ln1118_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1118_19 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_19_V_read22, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'bitconcatenate' 'shl_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1118_39 = zext i8 %shl_ln1118_19 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'zext' 'zext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.76ns)   --->   "%sub_ln1118_17 = sub i9 0, %zext_ln1118_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'sub' 'sub_ln1118_17' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_17, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.76ns)   --->   "%add_ln703_2 = add i10 %shl_ln728_s, %zext_ln728_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 116 'add' 'add_ln703_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (1.76ns)   --->   "%add_ln703_5 = add i11 %sext_ln728_5, %zext_ln728_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 117 'add' 'add_ln703_5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.76ns)   --->   "%add_ln703_15 = add i10 %shl_ln728_20, 128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 118 'add' 'add_ln703_15' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.76ns)   --->   "%add_ln703_18 = add i10 %sext_ln728, %zext_ln728_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 119 'add' 'add_ln703_18' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.76ns)   --->   "%add_ln703_20 = add i12 %zext_ln728_6, %zext_ln728_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 120 'add' 'add_ln703_20' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_0_V_read_3, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i8 %shl_ln1 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %sub_ln1118, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i9 %tmp to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'sext' 'sext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i11 %sext_ln728_9 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'zext' 'zext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i5 %data_1_V_read_3 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_1_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i8 %shl_ln1118_1 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %data_1_V_read_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i6 %shl_ln1118_6 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.76ns)   --->   "%sub_ln1118_1 = sub i9 %zext_ln1118_5, %zext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_1, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.76ns)   --->   "%sub_ln1118_2 = sub i9 %zext_ln1118_4, %zext_ln1118_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_2, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i10 %tmp_1 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'sext' 'sext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i11 %sext_ln728_10 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'zext' 'zext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i5 %data_2_V_read_3 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'zext' 'zext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_2_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i8 %shl_ln1118_7 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'zext' 'zext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.76ns)   --->   "%sub_ln1118_3 = sub i9 %zext_ln1118_8, %zext_ln1118_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_3, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i10 %tmp_3 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'sext' 'sext_ln728_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i11 %sext_ln728_11 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'zext' 'zext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_5, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i11 %shl_ln728_7 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i5 %data_4_V_read_3 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'zext' 'zext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_4_V_read_3, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i8 %shl_ln1118_s to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'zext' 'zext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.76ns)   --->   "%sub_ln1118_6 = sub i9 %zext_ln1118_12, %zext_ln1118_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_6, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i10 %tmp_4 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i11 %sext_ln728_12 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'zext' 'zext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i10 %mul_ln728 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'zext' 'zext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_19, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i10 %shl_ln728_3 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_8, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i10 %shl_ln728_5 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i5 %data_12_V_read_2 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.67ns)   --->   "%mul_ln1118 = mul i10 %zext_ln1116_1, -11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.67> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_9, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i10 %tmp_7 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln728_10 = zext i11 %sext_ln728_14 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'zext' 'zext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %sub_ln1118_12, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i11 %shl_ln728_12 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1118_27 = zext i5 %data_15_V_read_2 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'zext' 'zext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %data_15_V_read_2, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln728_12 = zext i8 %shl_ln728_13 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'zext' 'zext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %sub_ln1118_13 to i9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.76ns)   --->   "%sub_ln1118_14 = sub i9 %sext_ln1118_4, %zext_ln1118_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_14, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i10 %shl_ln728_14 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1118_2, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln728_13 = zext i10 %shl_ln728_15 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'zext' 'zext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln728_14 = zext i8 %shl_ln728_16 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'zext' 'zext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_15, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i10 %shl_ln728_17 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %sub_ln1118_16, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i9 %tmp_8 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln728_15 = zext i11 %sext_ln728_15 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'zext' 'zext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %sub_ln1118_20, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1118_3, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.76ns)   --->   "%add_ln703 = add i10 %shl_ln728_2, %zext_ln728" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 182 'add' 'add_ln703' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %add_ln703_2 to i12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 183 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.76ns)   --->   "%add_ln703_3 = add i12 %zext_ln703, %zext_ln728_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 184 'add' 'add_ln703_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_7 = add i10 %zext_ln728_14, %shl_ln728_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 185 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln703_8 = add i10 %add_ln703_7, %zext_ln728_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 186 'add' 'add_ln703_8' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (1.76ns)   --->   "%add_ln703_11 = add i12 %zext_ln728_2, %zext_ln728_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 187 'add' 'add_ln703_11' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.76ns)   --->   "%add_ln703_12 = add i11 %zext_ln728_7, %sext_ln728_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 188 'add' 'add_ln703_12' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_14 = add i11 %zext_ln728_13, %sext_ln728_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 189 'add' 'add_ln703_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i10 %add_ln703_15 to i11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 190 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (2.80ns) (root node of TernaryAdder)   --->   "%add_ln703_16 = add i11 %sext_ln703_10, %add_ln703_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 191 'add' 'add_ln703_16' <Predicate = true> <Delay = 2.80> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i10 %add_ln703_18 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 192 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.76ns)   --->   "%add_ln703_19 = add i13 %sext_ln703_13, %zext_ln728_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 193 'add' 'add_ln703_19' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i13 %add_ln703_19 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 194 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i12 %add_ln703_20 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 195 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.76ns)   --->   "%add_ln703_21 = add i13 %zext_ln703_3, %sext_ln728_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 196 'add' 'add_ln703_21' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i13 %add_ln703_21 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 197 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.76ns)   --->   "%add_ln703_22 = add i14 %sext_ln703_15, %sext_ln703_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 198 'add' 'add_ln703_22' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_23 = add i12 %sext_ln728_3, %zext_ln728_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 199 'add' 'add_ln703_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 200 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln703_24 = add i12 %add_ln703_23, %sext_ln728_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 200 'add' 'add_ln703_24' <Predicate = true> <Delay = 2.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (1.76ns)   --->   "%add_ln703_25 = add i12 %sext_ln728_6, %zext_ln728_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 201 'add' 'add_ln703_25' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i12 %add_ln703_25 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 202 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (1.76ns)   --->   "%add_ln703_26 = add i9 %shl_ln728_19, -128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 203 'add' 'add_ln703_26' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i9 %add_ln703_26 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 204 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.76ns)   --->   "%add_ln703_27 = add i13 %sext_ln703_19, %sext_ln703_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 205 'add' 'add_ln703_27' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %mul_ln1118, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i11 %shl_ln728_8 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i10 %add_ln703 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 208 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i12 %add_ln703_3 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 209 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.76ns)   --->   "%add_ln703_4 = add i13 %zext_ln703_1, %sext_ln703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 210 'add' 'add_ln703_4' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i11 %add_ln703_5 to i12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 211 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i12 %sext_ln703_5, %sext_ln728_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 212 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i10 %add_ln703_8 to i12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 213 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln703_9 = add i12 %sext_ln703_6, %add_ln703_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 214 'add' 'add_ln703_9' <Predicate = true> <Delay = 2.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i12 %add_ln703_11 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 215 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i11 %add_ln703_12 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 216 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_13 = add i14 %sext_ln703_9, %zext_ln703_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 217 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i11 %add_ln703_16 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 218 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (2.90ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i14 %sext_ln703_11, %add_ln703_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 219 'add' 'acc_1_V' <Predicate = true> <Delay = 2.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i14 %add_ln703_22 to i15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 220 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i12 %add_ln703_24 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 221 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i13 %add_ln703_27 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 222 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.76ns)   --->   "%add_ln703_28 = add i14 %sext_ln703_20, %sext_ln703_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 223 'add' 'add_ln703_28' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i14 %add_ln703_28 to i15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 224 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.77ns)   --->   "%acc_2_V = add i15 %sext_ln703_21, %sext_ln703_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 225 'add' 'acc_2_V' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 226 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 30, [4 x i8]* @p_str12, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 227 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i13 %add_ln703_4 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 228 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i12 %add_ln703_9 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 229 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (1.76ns)   --->   "%add_ln703_10 = add i14 %sext_ln703_7, %sext_ln703_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 230 'add' 'add_ln703_10' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i14 %add_ln703_10 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 231 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i14 %acc_1_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 232 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i15 %acc_2_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 233 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16 } undef, i16 %sext_ln703_8, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 234 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %sext_ln703_12, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 235 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %sext_ln703_22, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 236 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "ret { i16, i16, i16 } %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 237 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.53ns
The critical path consists of the following:
	wire read on port 'data_19_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [19]  (0 ns)
	'sub' operation ('sub_ln1118_17', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [193]  (1.76 ns)
	'add' operation ('add_ln703_15', firmware/nnet_utils/nnet_dense_latency.h:58) [219]  (1.76 ns)

 <State 2>: 3.54ns
The critical path consists of the following:
	'add' operation ('add_ln703_21', firmware/nnet_utils/nnet_dense_latency.h:58) [231]  (1.77 ns)
	'add' operation ('add_ln703_22', firmware/nnet_utils/nnet_dense_latency.h:58) [233]  (1.77 ns)

 <State 3>: 3.54ns
The critical path consists of the following:
	'add' operation ('add_ln703_28', firmware/nnet_utils/nnet_dense_latency.h:58) [244]  (1.77 ns)
	'add' operation ('acc[2].V', firmware/nnet_utils/nnet_dense_latency.h:58) [246]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'add' operation ('res[0].V', firmware/nnet_utils/nnet_dense_latency.h:58) [211]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
