Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Feb 13 14:35:15 2017
| Host         : DESKTOP-AO4G6AL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file scaler_to_vpss_timing_summary_routed.rpt -rpx scaler_to_vpss_timing_summary_routed.rpx
| Design       : scaler_to_vpss
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                56152        0.027        0.000                      0                56098        1.416        0.000                       0                 22308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_fpga_0             {0.000 10.000}       20.000          50.000          
clk_fpga_1             {0.000 3.333}        6.666           150.015         
clk_fpga_2             {0.000 2.666}        5.333           187.512         
fmc_imageon_hdmii_clk  {0.000 3.365}        6.730           148.588         
si570_usrclk_p         {0.000 3.365}        6.730           148.588         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   8.966        0.000                      0                 6102        0.064        0.000                      0                 6102        8.750        0.000                       0                  3094  
clk_fpga_1                   0.092        0.000                      0                27626        0.034        0.000                      0                27626        2.083        0.000                       0                 10122  
clk_fpga_2                   0.340        0.000                      0                11532        0.027        0.000                      0                11532        1.416        0.000                       0                  4654  
fmc_imageon_hdmii_clk        0.314        0.000                      0                 4555        0.104        0.000                      0                 4555        2.385        0.000                       0                  2233  
si570_usrclk_p               0.245        0.000                      0                 4579        0.034        0.000                      0                 4579        2.385        0.000                       0                  2205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2      clk_fpga_1            3.347        0.000                      0                   15                                                                        
clk_fpga_1      clk_fpga_2            4.754        0.000                      0                   15                                                                        
si570_usrclk_p  clk_fpga_2            4.698        0.000                      0                   12                                                                        
clk_fpga_2      si570_usrclk_p        3.557        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_fpga_0             clk_fpga_0                  17.142        0.000                      0                  555        0.307        0.000                      0                  555  
**async_default**      clk_fpga_1             clk_fpga_1                   3.912        0.000                      0                  698        0.174        0.000                      0                  698  
**async_default**      clk_fpga_2             clk_fpga_2                   1.679        0.000                      0                  443        0.183        0.000                      0                  443  
**async_default**      fmc_imageon_hdmii_clk  fmc_imageon_hdmii_clk        4.327        0.000                      0                    4        0.440        0.000                      0                    4  
**async_default**      si570_usrclk_p         si570_usrclk_p               4.351        0.000                      0                    4        0.375        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 1.262ns (13.034%)  route 8.421ns (86.966%))
  Logic Levels:           6  (LUT1=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.729     3.023    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X30Y23         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDPE (Prop_fdpe_C_Q)         0.518     3.541 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.433     3.974    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg_n_2
    SLICE_X31Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.098 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wready_INST_0/O
                         net (fo=1, routed)           1.418     5.516    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.925     6.566    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_wready_i_reg
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.816     8.506    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.124     8.630 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.717     9.347    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.245    10.716    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.840 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.866    12.706    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.562    22.742    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.671    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             9.569ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 1.200ns (12.252%)  route 8.594ns (87.748%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.845     3.139    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X37Y100        FDSE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDSE (Prop_fdse_C_Q)         0.456     3.595 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           1.009     4.604    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.728 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=10, routed)          2.690     7.418    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.542 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0/O
                         net (fo=5, routed)           2.080     9.622    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.746 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_i_2/O
                         net (fo=2, routed)           0.814    10.561    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           0.978    11.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.787 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           1.023    12.809    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.124    12.933 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    12.933    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_2
    SLICE_X43Y27         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.481    22.660    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y27         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.115    22.775    
                         clock uncertainty           -0.302    22.473    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)        0.029    22.502    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         22.502    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  9.569    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 1.200ns (12.356%)  route 8.512ns (87.644%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.845     3.139    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X37Y100        FDSE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDSE (Prop_fdse_C_Q)         0.456     3.595 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           1.009     4.604    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.728 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=10, routed)          2.690     7.418    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.542 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0/O
                         net (fo=5, routed)           2.080     9.622    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.746 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_i_2/O
                         net (fo=2, routed)           0.814    10.561    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4/O
                         net (fo=2, routed)           0.978    11.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.787 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           0.941    12.727    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.851 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    12.851    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_2
    SLICE_X43Y28         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.483    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y28         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.115    22.777    
                         clock uncertainty           -0.302    22.475    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029    22.504    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.504    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 1.572ns (16.236%)  route 8.110ns (83.764%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.660     2.954    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X33Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           1.141     4.551    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg_n_2
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.675 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.801     5.476    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.600 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.552     6.152    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_2
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.276 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           1.544     7.820    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.944 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     8.377    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2_n_2
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.501 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.999     9.500    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_i_reg
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           2.038    11.661    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.124    11.785 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.430    12.215    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X40Y98         LUT5 (Prop_lut5_I0_O)        0.124    12.339 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.173    12.512    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X40Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.636 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    12.636    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_2
    SLICE_X40Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.480    22.659    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X40Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.115    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.029    22.501    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.869ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 1.572ns (16.241%)  route 8.107ns (83.759%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.660     2.954    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X33Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           1.141     4.551    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg_n_2
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.675 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.801     5.476    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.600 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.552     6.152    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_2
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.276 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           1.544     7.820    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.944 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     8.377    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2_n_2
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.501 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.999     9.500    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_i_reg
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           2.038    11.661    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.124    11.785 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.430    12.215    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X40Y98         LUT5 (Prop_lut5_I0_O)        0.124    12.339 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.170    12.509    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X40Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.633 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    12.633    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_2
    SLICE_X40Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.480    22.659    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X40Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.115    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.031    22.503    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.503    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  9.869    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 0.890ns (9.511%)  route 8.468ns (90.489%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.641     2.935    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y68         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=96, routed)          4.517     7.970    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.094 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_2/O
                         net (fo=1, routed)           2.780    10.874    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_2_n_2
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.998 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           1.171    12.169    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[4]
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.124    12.293 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000    12.293    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X35Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.472    22.651    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.229    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X35Y82         FDRE (Setup_fdre_C_D)        0.031    22.609    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 10.316    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.706ns (19.876%)  route 6.877ns (80.124%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           3.315     7.680    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.804 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           1.688     9.492    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=2, routed)           0.752    10.368    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wvalid
    SLICE_X53Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.492 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__2/O
                         net (fo=60, routed)          1.122    11.614    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WE
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.471    22.650    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.115    22.765    
                         clock uncertainty           -0.302    22.463    
    SLICE_X50Y19         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    21.930    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 10.316    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.706ns (19.876%)  route 6.877ns (80.124%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           3.315     7.680    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.804 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           1.688     9.492    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=2, routed)           0.752    10.368    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wvalid
    SLICE_X53Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.492 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__2/O
                         net (fo=60, routed)          1.122    11.614    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WE
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.471    22.650    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.115    22.765    
                         clock uncertainty           -0.302    22.463    
    SLICE_X50Y19         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    21.930    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 10.316    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.706ns (19.876%)  route 6.877ns (80.124%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           3.315     7.680    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.804 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           1.688     9.492    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=2, routed)           0.752    10.368    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wvalid
    SLICE_X53Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.492 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__2/O
                         net (fo=60, routed)          1.122    11.614    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WE
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.471    22.650    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.115    22.765    
                         clock uncertainty           -0.302    22.463    
    SLICE_X50Y19         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    21.930    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 10.316    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 1.706ns (19.876%)  route 6.877ns (80.124%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           3.315     7.680    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.804 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           1.688     9.492    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.616 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=2, routed)           0.752    10.368    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wvalid
    SLICE_X53Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.492 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__2/O
                         net (fo=60, routed)          1.122    11.614    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WE
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.471    22.650    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X50Y19         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.115    22.765    
                         clock uncertainty           -0.302    22.463    
    SLICE_X50Y19         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    21.930    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 10.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.582     0.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y12         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.266     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD0
    SLICE_X62Y13         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.848     1.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X62Y13         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.263     0.951    
    SLICE_X62Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.574     0.910    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.106    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X30Y88         SRLC32E                                      r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.842     1.208    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.852%)  route 0.264ns (65.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.550     0.886    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X52Y88         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][24]/Q
                         net (fo=1, routed)           0.264     1.290    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[24]
    SLICE_X40Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.819     1.185    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X40Y85         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.072     1.222    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y75    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y75    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y76    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y75    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y76    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y75    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y74    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y75    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y74    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y17    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y16    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X66Y16    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.963ns (47.003%)  route 3.341ns (52.997%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.392 - 6.666 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.740     3.034    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X86Y48         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/Q
                         net (fo=4, routed)           0.686     4.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_2_[0]
    SLICE_X86Y49         LUT4 (Prop_lut4_I3_O)        0.124     4.362 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13/O
                         net (fo=1, routed)           0.000     4.362    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13_n_2
    SLICE_X86Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.875 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.876    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4_n_2
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.993 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_2/CO[3]
                         net (fo=22, routed)          1.005     5.998    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_in[3]
    SLICE_X87Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.122 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6/O
                         net (fo=1, routed)           0.000     6.122    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6_n_2
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.672 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.672    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3_n_2
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.786 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.786    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3_n_2
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.900 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_3_n_2
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.139 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.496     7.635    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_prv0[14]
    SLICE_X86Y53         LUT4 (Prop_lut4_I3_O)        0.302     7.937 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr[14]_i_1/O
                         net (fo=3, routed)           0.609     8.546    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/D[14]
    SLICE_X89Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.670 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.544     9.214    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_scatter_cmd_reg
    SLICE_X89Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.338 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.338    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_2
    SLICE_X89Y51         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.547     9.392    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X89Y51         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.115     9.507    
                         clock uncertainty           -0.106     9.401    
    SLICE_X89Y51         FDRE (Setup_fdre_C_D)        0.029     9.430    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.456ns (8.096%)  route 5.176ns (91.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 9.429 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/Q
                         net (fo=42, routed)          5.176     8.679    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][6]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.584     9.429    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.558    
                         clock uncertainty           -0.106     9.452    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.456ns (8.096%)  route 5.176ns (91.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 9.442 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/Q
                         net (fo=42, routed)          5.176     8.679    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][6]
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.597     9.442    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.571    
                         clock uncertainty           -0.106     9.465    
    RAMB36_X3Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.899    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.419ns (7.813%)  route 4.944ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 9.434 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.419     3.466 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/Q
                         net (fo=42, routed)          4.944     8.410    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][8]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.589     9.434    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.563    
                         clock uncertainty           -0.106     9.457    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741     8.716    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.419ns (7.813%)  route 4.944ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 9.441 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.419     3.466 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/Q
                         net (fo=42, routed)          4.944     8.410    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][8]
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.596     9.441    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.570    
                         clock uncertainty           -0.106     9.464    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741     8.723    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.456ns (8.274%)  route 5.055ns (91.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 9.429 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[0]/Q
                         net (fo=42, routed)          5.055     8.558    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][0]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.584     9.429    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.558    
                         clock uncertainty           -0.106     9.452    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_addr_reg_2605_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.419ns (7.214%)  route 5.389ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.401 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.419     3.466 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[9]/Q
                         net (fo=42, routed)          5.389     8.855    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg_n_2_[9]
    SLICE_X81Y15         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_addr_reg_2605_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.556     9.401    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X81Y15         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_addr_reg_2605_reg[9]/C
                         clock pessimism              0.129     9.530    
                         clock uncertainty           -0.106     9.424    
    SLICE_X81Y15         FDRE (Setup_fdre_C_D)       -0.234     9.190    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_addr_reg_2605_reg[9]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.456ns (8.274%)  route 5.055ns (91.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 9.438 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[0]/Q
                         net (fo=42, routed)          5.055     8.558    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][0]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.593     9.438    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.567    
                         clock uncertainty           -0.106     9.461    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.419ns (7.800%)  route 4.952ns (92.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 9.503 - 6.666 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.753     3.047    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y11         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.419     3.466 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[9]/Q
                         net (fo=42, routed)          4.952     8.418    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][9]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.658     9.503    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.632    
                         clock uncertainty           -0.106     9.526    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.738     8.788    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_2_addr_reg_2623_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.456ns (7.680%)  route 5.482ns (92.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 9.407 - 6.666 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.748     3.042    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X21Y15         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[2]/Q
                         net (fo=42, routed)          5.482     8.980    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg_n_2_[2]
    SLICE_X88Y8          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_2_addr_reg_2623_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.562     9.408    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X88Y8          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_2_addr_reg_2623_reg[2]/C
                         clock pessimism              0.129     9.536    
                         clock uncertainty           -0.106     9.430    
    SLICE_X88Y8          FDRE (Setup_fdre_C_D)       -0.067     9.363    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_2_addr_reg_2623_reg[2]
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.356ns (78.082%)  route 0.100ns (21.918%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.591     0.927    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X87Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.099     1.167    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0]
    SLICE_X86Y49         LUT4 (Prop_lut4_I3_O)        0.048     1.215 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_9/O
                         net (fo=1, routed)           0.000     1.215    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_9_n_2
    SLICE_X86Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.342 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001     1.342    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4_n_2
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.382 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_2/CO[3]
                         net (fo=22, routed)          0.000     1.382    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/CO[0]
    SLICE_X86Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.854     1.220    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X86Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.159     1.349    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.290ns (69.938%)  route 0.125ns (30.062%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.586     0.922    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X65Y48         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.128     1.050 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/Q
                         net (fo=1, routed)           0.125     1.174    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[7]
    SLICE_X64Y50         LUT3 (Prop_lut3_I0_O)        0.099     1.273 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_2/O
                         net (fo=1, routed)           0.000     1.273    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_2_n_2
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.336 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.336    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1_n_6
    SLICE_X64Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.849     1.215    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.105     1.290    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.565     0.901    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X33Y2          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[0]/Q
                         net (fo=1, routed)           0.156     1.198    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[0]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.872     1.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.141    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.564     0.900    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X33Y3          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[2]/Q
                         net (fo=1, routed)           0.158     1.198    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[2]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.872     1.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.141    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_3_0_addr_reg_2611_pp0_it2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.596     0.932    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y2          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_3_0_addr_reg_2611_pp0_it2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_3_0_addr_reg_2611_pp0_it2_reg[1]/Q
                         net (fo=1, routed)           0.157     1.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[1]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.905     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.172    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_3_0_addr_reg_2611_pp0_it2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.596     0.932    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y2          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_3_0_addr_reg_2611_pp0_it2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_3_0_addr_reg_2611_pp0_it2_reg[10]/Q
                         net (fo=1, routed)           0.158     1.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[10]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.905     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.172    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.249ns (58.338%)  route 0.178ns (41.662%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.586     0.922    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X63Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.178     1.240    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[11]
    SLICE_X64Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_2/O
                         net (fo=1, routed)           0.000     1.285    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_2_n_2
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.348 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.348    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1_n_6
    SLICE_X64Y51         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.849     1.215    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y51         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.105     1.290    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_addr_reg_2536_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.594     0.929    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X9Y11          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_addr_reg_2536_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_addr_reg_2536_reg[10]/Q
                         net (fo=1, routed)           0.156     1.227    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[10]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.902     1.268    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.168    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.565     0.901    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X33Y2          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_4_1_addr_reg_2635_pp0_it2_reg[11]/Q
                         net (fo=1, routed)           0.158     1.200    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[11]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.872     1.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.141    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_addr_reg_2536_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.594     0.929    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X9Y11          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_addr_reg_2536_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_addr_reg_2536_reg[5]/Q
                         net (fo=1, routed)           0.157     1.227    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[5]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.902     1.268    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.168    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y6    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_2_reg_1811_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y4    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_6_reg_1891_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y0    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_4_reg_1866_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y7    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_5_reg_1886_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X1Y5    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_4_reg_2957_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X1Y2    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_2_reg_2927_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X2Y2    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_6_reg_3007_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y3    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_3_reg_2952_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y6    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_reg_2892_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y11   design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_1_reg_1781_reg/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y11  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X30Y11  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X22Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X22Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X22Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X22Y14  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X20Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X20Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X20Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X20Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X22Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X22Y13  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.787ns (55.869%)  route 2.201ns (44.131%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 7.991 - 5.333 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.653     2.947    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X38Y52         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     3.465 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=8, routed)           0.837     4.302    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_0[3]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.426 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12/O
                         net (fo=1, routed)           0.000     4.426    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12_n_2
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.976 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_2
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.247 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=13, routed)          0.372     5.619    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.373     5.992 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6/O
                         net (fo=15, routed)          0.405     6.397    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.521 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_3/O
                         net (fo=2, routed)           0.588     7.108    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_3_n_2
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_7/O
                         net (fo=1, routed)           0.000     7.232    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_7_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.612 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.935 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.935    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X38Y54         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.479     7.991    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X38Y54         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.263     8.254    
                         clock uncertainty           -0.087     8.167    
    SLICE_X38Y54         FDPE (Setup_fdpe_C_D)        0.109     8.276    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.915ns (21.596%)  route 3.322ns (78.404%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 7.968 - 5.333 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.647     2.941    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/aclk
    SLICE_X42Y62         FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDSE (Prop_fdse_C_Q)         0.518     3.459 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg/Q
                         net (fo=18, routed)          0.904     4.363    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.124     4.487 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.815     5.302    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.426 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=13, routed)          1.001     6.427    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/wr_cmd_ready
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.149     6.576 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth[5]_i_1/O
                         net (fo=6, routed)           0.602     7.178    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]
    SLICE_X50Y68         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.456     7.968    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X50Y68         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]/C
                         clock pessimism              0.129     8.097    
                         clock uncertainty           -0.087     8.009    
    SLICE_X50Y68         FDRE (Setup_fdre_C_CE)      -0.400     7.609    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.915ns (21.596%)  route 3.322ns (78.404%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 7.968 - 5.333 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.647     2.941    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/aclk
    SLICE_X42Y62         FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDSE (Prop_fdse_C_Q)         0.518     3.459 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg/Q
                         net (fo=18, routed)          0.904     4.363    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/first_mi_word_reg_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.124     4.487 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.815     5.302    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.426 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=13, routed)          1.001     6.427    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/wr_cmd_ready
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.149     6.576 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth[5]_i_1/O
                         net (fo=6, routed)           0.602     7.178    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]
    SLICE_X50Y68         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.456     7.968    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X50Y68         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]/C
                         clock pessimism              0.129     8.097    
                         clock uncertainty           -0.087     8.009    
    SLICE_X50Y68         FDRE (Setup_fdre_C_CE)      -0.400     7.609    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 2.683ns (54.930%)  route 2.201ns (45.070%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 7.991 - 5.333 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.653     2.947    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X38Y52         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     3.465 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=8, routed)           0.837     4.302    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_0[3]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.426 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12/O
                         net (fo=1, routed)           0.000     4.426    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12_n_2
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.976 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_2
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.247 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=13, routed)          0.372     5.619    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.373     5.992 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6/O
                         net (fo=15, routed)          0.405     6.397    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.521 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_3/O
                         net (fo=2, routed)           0.588     7.108    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_3_n_2
    SLICE_X38Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_7/O
                         net (fo=1, routed)           0.000     7.232    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_7_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.612 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]_i_1_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.831 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.831    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_70
    SLICE_X38Y54         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.479     7.991    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X38Y54         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.263     8.254    
                         clock uncertainty           -0.087     8.167    
    SLICE_X38Y54         FDCE (Setup_fdce_C_D)        0.109     8.276    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.960ns (43.007%)  route 2.597ns (56.993%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 8.008 - 5.333 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.653     2.947    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X38Y52         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     3.465 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=8, routed)           0.837     4.302    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_0[3]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.426 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12/O
                         net (fo=1, routed)           0.000     4.426    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12_n_2
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.976 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_2
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.247 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=13, routed)          0.726     5.972    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.373     6.345 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[62]_i_1/O
                         net (fo=58, routed)          0.516     6.861    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.985 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1__0/O
                         net (fo=2, routed)           0.519     7.504    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X37Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.496     8.008    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X37Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.115     8.123    
                         clock uncertainty           -0.087     8.036    
    SLICE_X37Y48         FDPE (Setup_fdpe_C_D)       -0.081     7.955    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 2.084ns (44.564%)  route 2.592ns (55.436%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 8.008 - 5.333 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.653     2.947    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X38Y52         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.518     3.465 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/Q
                         net (fo=8, routed)           0.837     4.302    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]_0[3]
    SLICE_X37Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.426 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12/O
                         net (fo=1, routed)           0.000     4.426    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12_n_2
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.976 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_3_n_2
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.247 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1]_i_2/CO[0]
                         net (fo=13, routed)          0.731     5.977    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CO[0]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.373     6.350 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_empty_fb_i_i_7/O
                         net (fo=1, routed)           0.573     6.923    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gfwd_rev_pipeline1.s_ready_i_reg
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.047 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.452     7.499    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_3_n_2
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1__0/O
                         net (fo=1, routed)           0.000     7.623    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X38Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.496     8.008    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X38Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.115     8.123    
                         clock uncertainty           -0.087     8.036    
    SLICE_X38Y48         FDPE (Setup_fdpe_C_D)        0.077     8.113    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.890ns (21.304%)  route 3.288ns (78.696%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.135 - 5.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/Q
                         net (fo=6, routed)           0.905     4.369    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/active_target_hot[0]
    SLICE_X31Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.493 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rvalid[0]_INST_0/O
                         net (fo=2, routed)           0.684     5.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_axi_rvalid
    SLICE_X27Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.301 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gsafety_cc.wr_en_int_sync_1_i_1/O
                         net (fo=22, routed)          1.106     6.407    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/p_16_out
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     6.531 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=9, routed)           0.593     7.124    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.623     8.135    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.115     8.250    
                         clock uncertainty           -0.087     8.162    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     7.630    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.890ns (21.304%)  route 3.288ns (78.696%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.135 - 5.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/Q
                         net (fo=6, routed)           0.905     4.369    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/active_target_hot[0]
    SLICE_X31Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.493 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rvalid[0]_INST_0/O
                         net (fo=2, routed)           0.684     5.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_axi_rvalid
    SLICE_X27Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.301 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gsafety_cc.wr_en_int_sync_1_i_1/O
                         net (fo=22, routed)          1.106     6.407    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/p_16_out
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     6.531 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=9, routed)           0.593     7.124    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.623     8.135    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.115     8.250    
                         clock uncertainty           -0.087     8.162    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     7.630    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.890ns (21.304%)  route 3.288ns (78.696%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.135 - 5.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/Q
                         net (fo=6, routed)           0.905     4.369    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/active_target_hot[0]
    SLICE_X31Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.493 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rvalid[0]_INST_0/O
                         net (fo=2, routed)           0.684     5.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_axi_rvalid
    SLICE_X27Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.301 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gsafety_cc.wr_en_int_sync_1_i_1/O
                         net (fo=22, routed)          1.106     6.407    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/p_16_out
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     6.531 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=9, routed)           0.593     7.124    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.623     8.135    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.115     8.250    
                         clock uncertainty           -0.087     8.162    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532     7.630    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.890ns (21.304%)  route 3.288ns (78.696%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.135 - 5.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X32Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]/Q
                         net (fo=6, routed)           0.905     4.369    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/active_target_hot[0]
    SLICE_X31Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.493 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rvalid[0]_INST_0/O
                         net (fo=2, routed)           0.684     5.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_axi_rvalid
    SLICE_X27Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.301 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gsafety_cc.wr_en_int_sync_1_i_1/O
                         net (fo=22, routed)          1.106     6.407    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/p_16_out
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     6.531 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=9, routed)           0.593     7.124    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.623     8.135    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.115     8.250    
                         clock uncertainty           -0.087     8.162    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532     7.630    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.203%)  route 0.219ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X51Y64         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[48]/Q
                         net (fo=1, routed)           0.219     1.243    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awprot[2]
    SLICE_X45Y64         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.819     1.185    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X45Y64         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.391%)  route 0.217ns (60.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X53Y63         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[6]/Q
                         net (fo=1, routed)           0.217     1.242    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[5]
    SLICE_X46Y62         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X46Y62         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.060     1.211    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.596     0.932    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X9Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.106     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_rdata[20]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.906     1.272    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.989    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     1.144    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.893%)  route 0.231ns (62.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.547     0.883    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X52Y66         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[59]/Q
                         net (fo=1, routed)           0.231     1.255    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awqos[0]
    SLICE_X45Y64         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.819     1.185    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X45Y64         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.612%)  route 0.172ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X48Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]/Q
                         net (fo=2, routed)           0.172     1.195    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31][25]
    SLICE_X50Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.823     1.189    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X50Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.006     1.160    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.029%)  route 0.208ns (55.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X50Y63         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[55]/Q
                         net (fo=1, routed)           0.208     1.256    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awcache[0]
    SLICE_X44Y63         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.819     1.185    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X44Y63         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ACACHE_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.596     0.932    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X9Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.108     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_rdata[33]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.906     1.272    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.989    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.155     1.144    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.596     0.932    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X23Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/DIA0
    SLICE_X22Y49         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.864     1.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X22Y49         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.596     0.932    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X23Y48         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/DIA0
    SLICE_X22Y48         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.864     1.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X22Y48         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.565     0.901    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/aclk
    SLICE_X35Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[40]/Q
                         net (fo=1, routed)           0.056     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/DIA0
    SLICE_X34Y49         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.831     1.197    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X34Y49         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y9   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y9   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y8   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X0Y8   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB18_X1Y14  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB36_X1Y8   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB36_X2Y8   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB36_X3Y11  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         5.333       2.757      RAMB36_X0Y7   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         5.333       2.757      RAMB36_X0Y7   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X26Y53  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_68/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y61  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y61  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y59  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y57  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X50Y57  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_hdmii_clk
  To Clock:  fmc_imageon_hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.715ns (11.256%)  route 5.637ns (88.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 11.638 - 6.730 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.737     5.353    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.772 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         5.637    11.410    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.296    11.706 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][8]_i_1/O
                         net (fo=1, routed)           0.000    11.706    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][8]
    SLICE_X9Y27          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.563    11.638    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X9Y27          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]/C
                         clock pessimism              0.386    12.024    
                         clock uncertainty           -0.035    11.989    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.031    12.020    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][8]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.715ns (11.222%)  route 5.656ns (88.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 11.638 - 6.730 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.737     5.353    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.772 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         5.656    11.429    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X8Y27          LUT2 (Prop_lut2_I1_O)        0.296    11.725 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][25]_i_1/O
                         net (fo=1, routed)           0.000    11.725    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0fp_start_int_reg[9]
    SLICE_X8Y27          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.563    11.638    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X8Y27          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]/C
                         clock pessimism              0.386    12.024    
                         clock uncertainty           -0.035    11.989    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.079    12.068    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][25]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 0.715ns (11.233%)  route 5.650ns (88.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 11.635 - 6.730 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.737     5.353    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.772 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         5.650    11.423    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.296    11.719 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][8]_i_1/O
                         net (fo=1, routed)           0.000    11.719    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8]
    SLICE_X8Y25          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.560    11.635    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X8Y25          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]/C
                         clock pessimism              0.386    12.021    
                         clock uncertainty           -0.035    11.986    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.081    12.067    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][8]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.715ns (11.388%)  route 5.564ns (88.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 11.713 - 6.730 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.737     5.353    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.772 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         5.564    11.336    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.296    11.632 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][11]_i_1/O
                         net (fo=1, routed)           0.000    11.632    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]
    SLICE_X5Y25          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.638    11.713    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X5Y25          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]/C
                         clock pessimism              0.386    12.099    
                         clock uncertainty           -0.035    12.064    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.031    12.095    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 0.779ns (12.215%)  route 5.599ns (87.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 11.721 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X38Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/Q
                         net (fo=39, routed)          5.599    11.359    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[41]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.301    11.660 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1/O
                         net (fo=1, routed)           0.000    11.660    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59
    SLICE_X0Y18          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.646    11.721    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X0Y18          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]/C
                         clock pessimism              0.386    12.107    
                         clock uncertainty           -0.035    12.072    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.077    12.149    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 0.779ns (12.233%)  route 5.589ns (87.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 11.721 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X38Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/Q
                         net (fo=39, routed)          5.589    11.350    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[41]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.301    11.651 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[2][20]_i_1/O
                         net (fo=1, routed)           0.000    11.651    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67
    SLICE_X2Y18          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.646    11.721    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y18          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]/C
                         clock pessimism              0.386    12.107    
                         clock uncertainty           -0.035    12.072    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.077    12.149    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][20]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 0.779ns (12.234%)  route 5.589ns (87.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 11.721 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X38Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/Q
                         net (fo=39, routed)          5.589    11.349    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[41]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.301    11.650 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[2][16]_i_1/O
                         net (fo=1, routed)           0.000    11.650    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71
    SLICE_X0Y18          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.646    11.721    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X0Y18          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]/C
                         clock pessimism              0.386    12.107    
                         clock uncertainty           -0.035    12.072    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.081    12.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][16]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.715ns (11.526%)  route 5.488ns (88.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 11.640 - 6.730 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.737     5.353    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.772 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         5.488    11.261    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.296    11.557 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1/O
                         net (fo=1, routed)           0.000    11.557    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][11]
    SLICE_X8Y28          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.565    11.640    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X8Y28          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/C
                         clock pessimism              0.386    12.026    
                         clock uncertainty           -0.035    11.991    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.079    12.070    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 0.929ns (14.863%)  route 5.321ns (85.137%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 11.719 - 6.730 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.737     5.353    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.419     5.772 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=446, routed)         5.321    11.094    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/out_data[0]
    SLICE_X6Y29          LUT6 (Prop_lut6_I4_O)        0.296    11.390 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0/O
                         net (fo=1, routed)           0.000    11.390    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_2
    SLICE_X6Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    11.604 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1__0/O
                         net (fo=1, routed)           0.000    11.604    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1__0_n_2
    SLICE_X6Y29          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.644    11.719    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X6Y29          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/C
                         clock pessimism              0.386    12.105    
                         clock uncertainty           -0.035    12.070    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.113    12.183    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.779ns (12.504%)  route 5.451ns (87.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 11.720 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X38Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][41]/Q
                         net (fo=39, routed)          5.451    11.212    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[41]
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.301    11.513 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int[1][20]_i_1/O
                         net (fo=1, routed)           0.000    11.513    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_55
    SLICE_X3Y19          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.645    11.720    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X3Y19          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]/C
                         clock pessimism              0.386    12.106    
                         clock uncertainty           -0.035    12.071    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.029    12.100    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][20]
  -------------------------------------------------------------------
                         required time                         12.100    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.611     1.721    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X7Y23          FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDSE (Prop_fdse_C_Q)         0.141     1.862 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]/Q
                         net (fo=1, routed)           0.052     1.914    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][6][2]
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.045     1.959 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][2]
    SLICE_X6Y23          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.877     2.374    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X6Y23          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]/C
                         clock pessimism             -0.640     1.734    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     1.855    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][4]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.581     1.691    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][4]/Q
                         net (fo=1, routed)           0.052     1.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28][4]
    SLICE_X22Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.929 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][4]_i_1/O
                         net (fo=1, routed)           0.000     1.929    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][4]
    SLICE_X22Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.846     2.343    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X22Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]/C
                         clock pessimism             -0.639     1.704    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.121     1.825    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][4]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.583     1.693    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][7]/Q
                         net (fo=1, routed)           0.052     1.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28][7]
    SLICE_X18Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][7]_i_1/O
                         net (fo=1, routed)           0.000     1.931    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][7]
    SLICE_X18Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.850     2.347    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X18Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]/C
                         clock pessimism             -0.641     1.706    
    SLICE_X18Y22         FDRE (Hold_fdre_C_D)         0.121     1.827    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][7]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.585     1.695    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X9Y20          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[8]/Q
                         net (fo=1, routed)           0.054     1.890    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/time_status_regs[9][24]
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.935 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][24]_i_1/O
                         net (fo=1, routed)           0.000     1.935    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0bp_start_hori_int2_reg[8]
    SLICE_X8Y20          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.852     2.349    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X8Y20          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]/C
                         clock pessimism             -0.641     1.708    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.829    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][24]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.584     1.694    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X13Y21         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]/Q
                         net (fo=1, routed)           0.054     1.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28][3]
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][3]_i_1/O
                         net (fo=1, routed)           0.000     1.934    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][3]
    SLICE_X12Y21         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.851     2.348    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X12Y21         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/C
                         clock pessimism             -0.641     1.707    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.121     1.828    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.613     1.723    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X7Y22          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[10]/Q
                         net (fo=1, routed)           0.054     1.918    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/time_status_regs[9][10]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.045     1.963 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][10]_i_1/O
                         net (fo=1, routed)           0.000     1.963    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0sync_start_hori_int2_reg[10]
    SLICE_X6Y22          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.879     2.376    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X6Y22          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]/C
                         clock pessimism             -0.640     1.736    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     1.857    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.583     1.693    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y28         FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDSE (Prop_fdse_C_Q)         0.141     1.834 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]/Q
                         net (fo=1, routed)           0.054     1.888    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28][20]
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.933 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][23]_i_1/O
                         net (fo=1, routed)           0.000     1.933    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][23]
    SLICE_X20Y28         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.850     2.347    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X20Y28         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/C
                         clock pessimism             -0.641     1.706    
    SLICE_X20Y28         FDRE (Hold_fdre_C_D)         0.121     1.827    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.587     1.697    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X13Y18         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.838 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int2_reg[2]/Q
                         net (fo=1, routed)           0.056     1.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/time_status_regs[8][18]
    SLICE_X12Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.939 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][18]_i_1/O
                         net (fo=1, routed)           0.000     1.939    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0bp_start_hori_int2_reg[2]
    SLICE_X12Y18         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.854     2.351    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X12Y18         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]/C
                         clock pessimism             -0.641     1.710    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120     1.830    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][18]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][3]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.584     1.694    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X13Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][3]/Q
                         net (fo=1, routed)           0.056     1.891    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][9][3]
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.936 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]
    SLICE_X12Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.850     2.347    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X12Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]/C
                         clock pessimism             -0.640     1.707    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120     1.827    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.582     1.692    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X15Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/Q
                         net (fo=1, routed)           0.056     1.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_5[6]
    SLICE_X14Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.934 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000     1.934    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1_n_2
    SLICE_X14Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.848     2.345    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X14Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]/C
                         clock pessimism             -0.640     1.705    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.120     1.825    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_hdmii_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_hdmii_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X0Y2    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X0Y0    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y0  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y5    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/spdif_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y17   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y29   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y30   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y15   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y16   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X22Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X22Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X8Y18    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X8Y18    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X8Y18    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X8Y18    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int2_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X8Y18    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X13Y18   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X22Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X22Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X3Y8     design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_de_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X2Y8     design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_hblank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X2Y8     design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/de_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.365       2.865      SLICE_X0Y8     design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/hblank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X1Y8     design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/sav_vb_d1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X1Y8     design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/sav_vb_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  si570_usrclk_p
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.797ns (12.390%)  route 5.635ns (87.610%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 11.618 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.635    11.347    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/out_data[0]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.471 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3/O
                         net (fo=1, routed)           0.000    11.471    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_3_n_2
    SLICE_X56Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    11.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_i_1/O
                         net (fo=1, routed)           0.000    11.688    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_i_1_n_2
    SLICE_X56Y90         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.538    11.618    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X56Y90         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]/C
                         clock pessimism              0.286    11.904    
                         clock uncertainty           -0.035    11.869    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)        0.064    11.933    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.580ns (9.099%)  route 5.794ns (90.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 11.623 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.794    11.505    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.629 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][26]_i_1/O
                         net (fo=1, routed)           0.000    11.629    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]
    SLICE_X60Y95         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.543    11.623    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X60Y95         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]/C
                         clock pessimism              0.286    11.909    
                         clock uncertainty           -0.035    11.874    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)        0.031    11.905    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]
  -------------------------------------------------------------------
                         required time                         11.905    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.580ns (9.102%)  route 5.792ns (90.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 11.624 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.792    11.504    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X64Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.628 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][10]_i_1/O
                         net (fo=1, routed)           0.000    11.628    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[10]
    SLICE_X64Y95         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.544    11.624    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y95         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]/C
                         clock pessimism              0.286    11.910    
                         clock uncertainty           -0.035    11.875    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.031    11.906    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.580ns (9.026%)  route 5.846ns (90.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 11.560 - 6.730 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.645     5.267    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X44Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.456     5.723 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=85, routed)          5.846    11.570    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.124    11.694 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1/O
                         net (fo=1, routed)           0.000    11.694    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_2
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.480    11.560    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                         clock pessimism              0.386    11.946    
                         clock uncertainty           -0.035    11.911    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.077    11.988    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                         11.988    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.580ns (9.141%)  route 5.765ns (90.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.620 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.765    11.477    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X59Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.601 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][11]_i_1/O
                         net (fo=1, routed)           0.000    11.601    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][11]
    SLICE_X59Y94         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.540    11.620    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X59Y94         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]/C
                         clock pessimism              0.286    11.906    
                         clock uncertainty           -0.035    11.871    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.031    11.902    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][11]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.580ns (9.158%)  route 5.753ns (90.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.620 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.753    11.465    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X59Y96         LUT3 (Prop_lut3_I2_O)        0.124    11.589 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][25]_i_1/O
                         net (fo=1, routed)           0.000    11.589    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[25]
    SLICE_X59Y96         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.540    11.620    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X59Y96         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/C
                         clock pessimism              0.286    11.906    
                         clock uncertainty           -0.035    11.871    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.031    11.902    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.825ns (13.019%)  route 5.512ns (86.981%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 11.619 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.512    11.223    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/out_data[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.347 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3/O
                         net (fo=1, routed)           0.000    11.347    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_3_n_2
    SLICE_X59Y91         MUXF7 (Prop_muxf7_I1_O)      0.245    11.592 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000    11.592    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_i_1_n_2
    SLICE_X59Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.539    11.619    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X59Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/C
                         clock pessimism              0.286    11.905    
                         clock uncertainty           -0.035    11.870    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.064    11.934    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][10]/R
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.456ns (7.831%)  route 5.367ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 11.624 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.367    11.079    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/out_data[0]
    SLICE_X64Y93         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.544    11.624    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y93         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][10]/C
                         clock pessimism              0.286    11.910    
                         clock uncertainty           -0.035    11.875    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.429    11.446    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][10]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][11]/R
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.456ns (7.831%)  route 5.367ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 11.624 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.367    11.079    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/out_data[0]
    SLICE_X64Y93         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.544    11.624    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y93         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][11]/C
                         clock pessimism              0.286    11.910    
                         clock uncertainty           -0.035    11.875    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.429    11.446    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][11]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/R
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.456ns (7.831%)  route 5.367ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 11.624 - 6.730 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.633     5.255    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.367    11.079    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/out_data[0]
    SLICE_X64Y93         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.544    11.624    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y93         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/C
                         clock pessimism              0.286    11.910    
                         clock uncertainty           -0.035    11.875    
    SLICE_X64Y93         FDRE (Setup_fdre_C_R)       -0.429    11.446    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][25]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.251ns (62.907%)  route 0.148ns (37.092%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.556     1.672    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][25]/Q
                         net (fo=1, routed)           0.148     1.961    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[117]
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.006 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0/O
                         net (fo=1, routed)           0.000     2.006    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_2
    SLICE_X51Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     2.071 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1__0/O
                         net (fo=1, routed)           0.000     2.071    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1__0_n_2
    SLICE_X51Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.821     2.324    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X51Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/C
                         clock pessimism             -0.392     1.932    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     2.037    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.554%)  route 0.207ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.554     1.670    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][17]/Q
                         net (fo=2, routed)           0.207     2.018    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[17]
    SLICE_X53Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.817     2.320    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]/C
                         clock pessimism             -0.392     1.928    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.047     1.975    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.922%)  route 0.185ns (59.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.549     1.665    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X49Y80         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.128     1.793 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/Q
                         net (fo=30, routed)          0.185     1.978    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/ipif_data_out[0]
    SLICE_X51Y81         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.813     2.316    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]/C
                         clock pessimism             -0.392     1.924    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)        -0.007     1.917    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.075%)  route 0.236ns (55.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.552     1.668    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y89         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][23]/Q
                         net (fo=1, routed)           0.236     2.045    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_5[23]
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.045     2.090 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1/O
                         net (fo=1, routed)           0.000     2.090    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1_n_2
    SLICE_X45Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.825     2.328    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X45Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]/C
                         clock pessimism             -0.392     1.936    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.092     2.028    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.375%)  route 0.226ns (61.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.553     1.669    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1]/Q
                         net (fo=2, routed)           0.226     2.036    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[1]
    SLICE_X53Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.816     2.319    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1]/C
                         clock pessimism             -0.392     1.927    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.046     1.973    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.058%)  route 0.217ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.554     1.670    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][22]/Q
                         net (fo=2, routed)           0.217     2.015    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[22]
    SLICE_X53Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.817     2.320    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]/C
                         clock pessimism             -0.392     1.928    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.021     1.949    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.542%)  route 0.204ns (61.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.547     1.663    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X48Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.791 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][12]/Q
                         net (fo=12, routed)          0.204     1.995    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/ipif_data_out[12]
    SLICE_X50Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.810     2.313    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]/C
                         clock pessimism             -0.392     1.921    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.006     1.927    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.342%)  route 0.224ns (63.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.549     1.665    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X49Y80         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.128     1.793 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/Q
                         net (fo=30, routed)          0.224     2.017    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/ipif_data_out[0]
    SLICE_X50Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.814     2.317    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]/C
                         clock pessimism             -0.392     1.925    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.022     1.947    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.046%)  route 0.240ns (62.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.553     1.669    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]/Q
                         net (fo=2, routed)           0.240     2.050    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[18]
    SLICE_X53Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.817     2.320    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y86         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18]/C
                         clock pessimism             -0.392     1.928    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.047     1.975    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.271ns (60.511%)  route 0.177ns (39.489%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.544     1.660    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y77         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.824 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]/Q
                         net (fo=1, routed)           0.177     2.001    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_15[12]
    SLICE_X47Y77         LUT5 (Prop_lut5_I1_O)        0.045     2.046 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2/O
                         net (fo=1, routed)           0.000     2.046    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_data[12]
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I0_O)      0.062     2.108 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.108    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_91
    SLICE_X47Y77         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.813     2.316    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y77         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                         clock pessimism             -0.392     1.924    
    SLICE_X47Y77         FDRE (Hold_fdre_C_D)         0.105     2.029    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si570_usrclk_p
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { si570_usrclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X1Y14   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X1Y8    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X2Y8    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y1  adv7511_clk_OBUF_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y23   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y23   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y6    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_spdif_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y35   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y21   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_video_o_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X46Y78   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y69   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X46Y78   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y69   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X9Y40    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X8Y40    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[9]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X0Y34    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X46Y78   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X46Y78   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y69   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y69   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X25Y40   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X25Y40   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/FORMATTER_INST/in_data_mux_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.893ns  (logic 0.456ns (24.089%)  route 1.437ns (75.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.437     1.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X65Y65         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.885ns  (logic 0.518ns (27.484%)  route 1.367ns (72.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.367     1.885    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y72         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X62Y72         FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.795ns  (logic 0.456ns (25.401%)  route 1.339ns (74.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.339     1.795    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X66Y65         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X66Y65         FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.332ns  (logic 0.456ns (34.228%)  route 0.876ns (65.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.876     1.332    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X49Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X49Y48         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.383ns  (logic 0.456ns (32.978%)  route 0.927ns (67.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.927     1.383    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y47         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)       -0.043     5.290    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.370ns  (logic 0.456ns (33.278%)  route 0.914ns (66.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X61Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.914     1.370    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X62Y72         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X62Y72         FDCE (Setup_fdce_C_D)       -0.043     5.290    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.010%)  route 0.715ns (57.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.715     1.233    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X63Y72         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X63Y72         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.705%)  route 0.722ns (61.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.722     1.178    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y65         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.336%)  route 0.571ns (57.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.571     0.990    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X64Y66         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X64Y66         FDCE (Setup_fdce_C_D)       -0.266     5.067    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.935%)  route 0.635ns (55.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X62Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.635     1.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y72         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X64Y72         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  4.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.754ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.817ns  (logic 0.456ns (25.097%)  route 1.361ns (74.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.361     1.817    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y67         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X64Y67         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.817    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.690ns  (logic 0.518ns (30.649%)  route 1.172ns (69.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.172     1.690    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X65Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.402ns  (logic 0.456ns (32.517%)  route 0.946ns (67.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.946     1.402    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X64Y74         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X64Y74         FDCE (Setup_fdce_C_D)       -0.093     6.573    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.612%)  route 0.758ns (64.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.758     1.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X47Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)       -0.268     6.398    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.347ns  (logic 0.456ns (33.855%)  route 0.891ns (66.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.891     1.347    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y49         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.652%)  route 0.617ns (56.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.617     1.095    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X61Y72         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X61Y72         FDCE (Setup_fdce_C_D)       -0.267     6.399    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.850%)  route 0.638ns (57.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     1.116    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y46         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X46Y46         FDCE (Setup_fdce_C_D)       -0.221     6.445    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.235ns  (logic 0.518ns (41.945%)  route 0.717ns (58.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.717     1.235    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X61Y72         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X61Y72         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.050%)  route 0.742ns (61.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.742     1.198    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X60Y73         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X60Y73         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.187ns  (logic 0.456ns (38.431%)  route 0.731ns (61.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.731     1.187    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  5.384    





---------------------------------------------------------------------------------------------------
From Clock:  si570_usrclk_p
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.698ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.092%)  route 1.467ns (73.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.467     1.985    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X8Y37          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X8Y37          FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.397ns  (logic 0.478ns (34.213%)  route 0.919ns (65.787%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.919     1.397    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X9Y37          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X9Y37          FDCE (Setup_fdce_C_D)       -0.266     6.464    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.599ns  (logic 0.456ns (28.516%)  route 1.143ns (71.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.143     1.599    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X8Y34          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.213ns  (logic 0.518ns (42.713%)  route 0.695ns (57.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.695     1.213    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X5Y35          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.405%)  route 0.675ns (56.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.675     1.193    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X7Y37          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.194ns  (logic 0.518ns (43.392%)  route 0.676ns (56.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.676     1.194    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X7Y37          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)       -0.093     6.637    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.207ns  (logic 0.518ns (42.910%)  route 0.689ns (57.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.689     1.207    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X6Y34          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.182ns  (logic 0.456ns (38.590%)  route 0.726ns (61.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.726     1.182    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y34          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.043     6.687    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.913%)  route 0.632ns (58.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.632     1.088    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X9Y34          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X9Y34          FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.053ns  (logic 0.518ns (49.205%)  route 0.535ns (50.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.535     1.053    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X7Y37          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)       -0.093     6.637    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  5.584    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.557ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.683ns  (logic 0.456ns (27.099%)  route 1.227ns (72.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.227     1.683    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y34         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X13Y34         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.629ns  (logic 0.518ns (31.807%)  route 1.111ns (68.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.111     1.629    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X13Y34         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X13Y34         FDCE (Setup_fdce_C_D)       -0.092     5.241    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.241    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.378ns  (logic 0.518ns (37.599%)  route 0.860ns (62.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.860     1.378    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X14Y34         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X14Y34         FDCE (Setup_fdce_C_D)       -0.045     5.288    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.339ns  (logic 0.456ns (34.057%)  route 0.883ns (65.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.883     1.339    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X16Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X16Y35         FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.289ns  (logic 0.518ns (40.184%)  route 0.771ns (59.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.771     1.289    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X14Y34         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X14Y34         FDCE (Setup_fdce_C_D)       -0.043     5.290    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.849%)  route 0.749ns (62.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.749     1.205    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y34         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X13Y34         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.840%)  route 0.718ns (61.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.718     1.174    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X11Y34         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X11Y34         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.171ns  (logic 0.456ns (38.939%)  route 0.715ns (61.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.715     1.171    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X13Y34         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X13Y34         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.652%)  route 0.755ns (62.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X17Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.755     1.211    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X16Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X16Y36         FDCE (Setup_fdce_C_D)       -0.043     5.290    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.792%)  route 0.544ns (51.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.544     1.062    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X16Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X16Y36         FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  4.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.142ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.779ns (36.390%)  route 1.362ns (63.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X42Y27         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.684     4.107    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.301     4.408 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.678     5.086    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X44Y27         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.480    22.660    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X44Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    22.228    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.228    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 17.142    

Slack (MET) :             17.142ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.779ns (36.390%)  route 1.362ns (63.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X42Y27         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.684     4.107    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.301     4.408 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.678     5.086    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X44Y27         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.480    22.660    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X44Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    22.228    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.228    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 17.142    

Slack (MET) :             17.142ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.779ns (36.390%)  route 1.362ns (63.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X42Y27         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.684     4.107    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.301     4.408 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.678     5.086    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X44Y27         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.480    22.660    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X44Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X44Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    22.228    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.228    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 17.142    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.590%)  route 1.390ns (68.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.718     3.012    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X58Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDPE (Prop_fdpe_C_Q)         0.518     3.530 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     4.212    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.336 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.708     5.044    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X57Y17         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.546    22.726    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.265    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X57Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    22.329    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.590%)  route 1.390ns (68.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.718     3.012    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X58Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDPE (Prop_fdpe_C_Q)         0.518     3.530 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     4.212    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.336 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.708     5.044    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X57Y17         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.546    22.726    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.265    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X57Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    22.329    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.590%)  route 1.390ns (68.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.718     3.012    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X58Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDPE (Prop_fdpe_C_Q)         0.518     3.530 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     4.212    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.336 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.708     5.044    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X57Y17         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.546    22.726    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.265    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X57Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    22.329    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.311ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.580ns (28.947%)  route 1.424ns (71.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.713     3.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X60Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     4.121    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.245 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.766     5.011    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2
    SLICE_X60Y24         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.539    22.719    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X60Y24         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.265    22.983    
                         clock uncertainty           -0.302    22.681    
    SLICE_X60Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    22.322    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 17.311    

Slack (MET) :             17.311ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.580ns (28.947%)  route 1.424ns (71.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.713     3.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X60Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     4.121    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.245 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.766     5.011    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2
    SLICE_X60Y24         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.539    22.719    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X60Y24         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.265    22.983    
                         clock uncertainty           -0.302    22.681    
    SLICE_X60Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    22.322    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 17.311    

Slack (MET) :             17.316ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.107%)  route 1.358ns (67.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.652     2.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X38Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.125    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.124     4.249 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.696     4.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X37Y23         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.480    22.660    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X37Y23         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.264    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X37Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    22.262    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 17.316    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.580ns (29.428%)  route 1.391ns (70.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 22.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.636     2.930    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y24         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDPE (Prop_fdpe_C_Q)         0.456     3.386 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.686     4.072    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.196 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.705     4.901    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X52Y28         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.470    22.649    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X52Y28         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X52Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    22.218    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 17.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X54Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X54Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X54Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X54Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X54Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X54Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X54Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X55Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X55Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X55Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.573     0.909    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X57Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y22         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.837     1.203    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y22         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.939    
    SLICE_X55Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.642ns (28.330%)  route 1.624ns (71.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.740     3.034    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X26Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDPE (Prop_fdpe_C_Q)         0.518     3.552 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.829     4.381    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X24Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.505 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1/O
                         net (fo=2, routed)           0.795     5.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_2
    SLICE_X25Y16         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.565     9.410    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X25Y16         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.267     9.677    
                         clock uncertainty           -0.106     9.571    
    SLICE_X25Y16         FDPE (Recov_fdpe_C_PRE)     -0.359     9.212    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.642ns (28.330%)  route 1.624ns (71.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.410 - 6.666 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.740     3.034    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X26Y17         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDPE (Prop_fdpe_C_Q)         0.518     3.552 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.829     4.381    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X24Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.505 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1/O
                         net (fo=2, routed)           0.795     5.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_2
    SLICE_X25Y16         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.565     9.410    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X25Y16         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.267     9.677    
                         clock uncertainty           -0.106     9.571    
    SLICE_X25Y16         FDPE (Recov_fdpe_C_PRE)     -0.359     9.212    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.580ns (28.042%)  route 1.488ns (71.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 9.427 - 6.666 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.758     3.052    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDPE (Prop_fdpe_C_Q)         0.456     3.508 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.836     4.344    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X13Y1          LUT2 (Prop_lut2_I0_O)        0.124     4.468 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.652     5.120    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X11Y0          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.582     9.427    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230     9.657    
                         clock uncertainty           -0.106     9.551    
    SLICE_X11Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.192    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.580ns (28.042%)  route 1.488ns (71.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 9.427 - 6.666 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.758     3.052    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDPE (Prop_fdpe_C_Q)         0.456     3.508 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.836     4.344    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X13Y1          LUT2 (Prop_lut2_I0_O)        0.124     4.468 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.652     5.120    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X11Y0          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.582     9.427    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230     9.657    
                         clock uncertainty           -0.106     9.551    
    SLICE_X11Y0          FDPE (Recov_fdpe_C_PRE)     -0.359     9.192    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.422%)  route 1.327ns (69.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.328 - 6.666 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.668     2.962    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDPE (Prop_fdpe_C_Q)         0.456     3.418 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.846     4.264    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.388 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     4.869    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X50Y48         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.483     9.328    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.129     9.457    
                         clock uncertainty           -0.106     9.351    
    SLICE_X50Y48         FDPE (Recov_fdpe_C_PRE)     -0.361     8.990    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.422%)  route 1.327ns (69.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.328 - 6.666 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.668     2.962    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDPE (Prop_fdpe_C_Q)         0.456     3.418 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.846     4.264    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.388 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     4.869    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X50Y48         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.483     9.328    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.129     9.457    
                         clock uncertainty           -0.106     9.351    
    SLICE_X50Y48         FDPE (Recov_fdpe_C_PRE)     -0.361     8.990    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.580ns (30.422%)  route 1.327ns (69.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.328 - 6.666 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.668     2.962    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDPE (Prop_fdpe_C_Q)         0.456     3.418 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.846     4.264    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.388 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     4.869    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X50Y48         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.483     9.328    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.129     9.457    
                         clock uncertainty           -0.106     9.351    
    SLICE_X50Y48         FDPE (Recov_fdpe_C_PRE)     -0.361     8.990    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.135%)  route 1.356ns (67.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.665     2.959    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X36Y12         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDPE (Prop_fdpe_C_Q)         0.518     3.477 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.868     4.345    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.469 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1/O
                         net (fo=2, routed)           0.488     4.957    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_2
    SLICE_X40Y13         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.490     9.335    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X40Y13         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X40Y13         FDPE (Recov_fdpe_C_PRE)     -0.359     9.100    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.642ns (32.135%)  route 1.356ns (67.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 9.335 - 6.666 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.665     2.959    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X36Y12         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDPE (Prop_fdpe_C_Q)         0.518     3.477 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.868     4.345    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124     4.469 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1/O
                         net (fo=2, routed)           0.488     4.957    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_2
    SLICE_X40Y13         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.490     9.335    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X40Y13         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.230     9.565    
                         clock uncertainty           -0.106     9.459    
    SLICE_X40Y13         FDPE (Recov_fdpe_C_PRE)     -0.359     9.100    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.727%)  route 1.439ns (71.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 9.334 - 6.666 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.659     2.953    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X48Y16         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     3.409 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.801     4.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.334 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.638     4.972    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X48Y12         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       1.489     9.334    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X48Y12         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.264     9.598    
                         clock uncertainty           -0.106     9.492    
    SLICE_X48Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     9.133    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.124%)  route 0.184ns (52.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.184     1.243    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X48Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X48Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.643%)  route 0.188ns (53.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.188     1.246    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X49Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X49Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.643%)  route 0.188ns (53.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.188     1.246    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X49Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X49Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.643%)  route 0.188ns (53.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.188     1.246    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X49Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/s_aclk
    SLICE_X49Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.643%)  route 0.188ns (53.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.188     1.246    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X49Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X49Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.643%)  route 0.188ns (53.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.188     1.246    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X49Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X49Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.072%)  route 0.192ns (53.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.192     1.250    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X48Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X48Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.072%)  route 0.192ns (53.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.192     1.250    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X48Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X48Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.072%)  route 0.192ns (53.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.192     1.250    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X48Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X48Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.072%)  route 0.192ns (53.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=25, routed)          0.192     1.250    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X48Y48         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10121, routed)       0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X48Y48         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.580ns (18.213%)  route 2.604ns (81.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 8.026 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.098     4.499    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.124     4.623 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=344, routed)         1.507     6.129    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X29Y70         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.514     8.026    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229     8.255    
                         clock uncertainty           -0.087     8.168    
    SLICE_X29Y70         FDPE (Recov_fdpe_C_PRE)     -0.359     7.809    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.580ns (18.213%)  route 2.604ns (81.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 8.026 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.098     4.499    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X45Y69         LUT1 (Prop_lut1_I0_O)        0.124     4.623 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=344, routed)         1.507     6.129    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X29Y70         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.514     8.026    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.229     8.255    
                         clock uncertainty           -0.087     8.168    
    SLICE_X29Y70         FDPE (Recov_fdpe_C_PRE)     -0.359     7.809    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.580ns (19.524%)  route 2.391ns (80.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 8.033 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.831     4.232    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.560     5.916    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y54         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.521     8.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y54         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.229     8.262    
                         clock uncertainty           -0.087     8.175    
    SLICE_X27Y54         FDPE (Recov_fdpe_C_PRE)     -0.359     7.816    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.580ns (19.524%)  route 2.391ns (80.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 8.033 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.831     4.232    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.560     5.916    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y54         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.521     8.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y54         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.229     8.262    
                         clock uncertainty           -0.087     8.175    
    SLICE_X27Y54         FDPE (Recov_fdpe_C_PRE)     -0.359     7.816    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.580ns (19.524%)  route 2.391ns (80.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 8.033 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.831     4.232    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X49Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=14, routed)          1.560     5.916    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y54         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.521     8.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y54         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.229     8.262    
                         clock uncertainty           -0.087     8.175    
    SLICE_X27Y54         FDPE (Recov_fdpe_C_PRE)     -0.359     7.816    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.365%)  route 2.268ns (79.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 8.084 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.138     4.539    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.663 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          1.130     5.793    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y46         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.572     8.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y46         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.115     8.199    
                         clock uncertainty           -0.087     8.112    
    SLICE_X27Y46         FDPE (Recov_fdpe_C_PRE)     -0.359     7.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.365%)  route 2.268ns (79.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 8.084 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.138     4.539    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.663 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          1.130     5.793    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y46         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.572     8.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y46         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.115     8.199    
                         clock uncertainty           -0.087     8.112    
    SLICE_X27Y46         FDPE (Recov_fdpe_C_PRE)     -0.359     7.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.365%)  route 2.268ns (79.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 8.084 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.138     4.539    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.663 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          1.130     5.793    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y46         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.572     8.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y46         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.115     8.199    
                         clock uncertainty           -0.087     8.112    
    SLICE_X27Y46         FDPE (Recov_fdpe_C_PRE)     -0.359     7.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.365%)  route 2.268ns (79.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 8.084 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.138     4.539    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.663 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          1.130     5.793    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y46         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.572     8.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y46         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg/C
                         clock pessimism              0.115     8.199    
                         clock uncertainty           -0.087     8.112    
    SLICE_X27Y46         FDPE (Recov_fdpe_C_PRE)     -0.359     7.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.365%)  route 2.268ns (79.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 8.084 - 5.333 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X45Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.138     4.539    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.663 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          1.130     5.793    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X27Y46         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        1.572     8.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y46         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg/C
                         clock pessimism              0.115     8.199    
                         clock uncertainty           -0.087     8.112    
    SLICE_X27Y46         FDPE (Recov_fdpe_C_PRE)     -0.359     7.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  1.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.621%)  route 0.180ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X41Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.180     1.200    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X41Y49         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X41Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDPE (Remov_fdpe_C_PRE)     -0.149     1.017    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.250     1.284    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.250     1.284    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.250     1.284    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.250     1.284    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.250     1.284    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.250     1.284    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X38Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.529%)  route 0.256ns (64.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.576     0.912    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X28Y55         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.256     1.308    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.860     1.226    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.529%)  route 0.256ns (64.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.576     0.912    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X28Y55         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.256     1.308    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y49         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.860     1.226    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.101    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.557     0.893    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.250     1.284    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X39Y49         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4654, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X39Y49         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_hdmii_clk
  To Clock:  fmc_imageon_hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.642ns (32.991%)  route 1.304ns (67.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.654 - 6.730 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.755     5.371    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y0          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.518     5.889 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     6.551    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.675 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.643     7.317    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X10Y2          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.579    11.654    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y2          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.386    12.040    
                         clock uncertainty           -0.035    12.005    
    SLICE_X10Y2          FDPE (Recov_fdpe_C_PRE)     -0.361    11.644    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.642ns (32.991%)  route 1.304ns (67.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.654 - 6.730 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.755     5.371    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y0          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.518     5.889 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     6.551    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X14Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.675 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.643     7.317    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X10Y2          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.579    11.654    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y2          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.386    12.040    
                         clock uncertainty           -0.035    12.005    
    SLICE_X10Y2          FDPE (Recov_fdpe_C_PRE)     -0.361    11.644    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.142%)  route 0.773ns (64.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 11.730 - 6.730 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.834     5.450    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y4           FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDPE (Prop_fdpe_C_Q)         0.419     5.869 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.773     6.643    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X6Y4           FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.655    11.730    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X6Y4           FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.428    12.158    
                         clock uncertainty           -0.035    12.123    
    SLICE_X6Y4           FDPE (Recov_fdpe_C_PRE)     -0.536    11.587    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.478ns (47.984%)  route 0.518ns (52.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 11.653 - 6.730 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.754     5.370    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDPE (Prop_fdpe_C_Q)         0.478     5.848 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.518     6.367    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y0          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.578    11.653    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.386    12.039    
                         clock uncertainty           -0.035    12.004    
    SLICE_X15Y0          FDPE (Recov_fdpe_C_PRE)     -0.530    11.474    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  5.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.594     1.704    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDPE (Prop_fdpe_C_Q)         0.148     1.852 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.181     2.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y0          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.864     2.361    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.620     1.741    
    SLICE_X15Y0          FDPE (Remov_fdpe_C_PRE)     -0.148     1.593    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.545%)  route 0.265ns (67.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.623     1.733    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y4           FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDPE (Prop_fdpe_C_Q)         0.128     1.861 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.265     2.126    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X6Y4           FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.892     2.389    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X6Y4           FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.643     1.746    
    SLICE_X6Y4           FDPE (Remov_fdpe_C_PRE)     -0.125     1.621    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.574%)  route 0.352ns (65.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.595     1.705    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.846 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     1.955    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X14Y0          LUT2 (Prop_lut2_I0_O)        0.045     2.000 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.243     2.243    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X10Y2          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.864     2.361    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y2          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.620     1.741    
    SLICE_X10Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.670    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.574%)  route 0.352ns (65.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.595     1.705    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y0          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.846 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     1.955    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X14Y0          LUT2 (Prop_lut2_I0_O)        0.045     2.000 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.243     2.243    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X10Y2          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.864     2.361    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y2          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.620     1.741    
    SLICE_X10Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.670    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.573    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  si570_usrclk_p
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.716ns (36.513%)  route 1.245ns (63.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.657 - 6.730 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.751     5.373    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y40          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.419     5.792 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.717     6.509    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.297     6.806 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     7.334    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X9Y41          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.576    11.657    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y41          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.422    12.079    
                         clock uncertainty           -0.035    12.044    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    11.685    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.716ns (36.513%)  route 1.245ns (63.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.657 - 6.730 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.751     5.373    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y40          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.419     5.792 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.717     6.509    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.297     6.806 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     7.334    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X9Y41          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.576    11.657    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y41          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.422    12.079    
                         clock uncertainty           -0.035    12.044    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    11.685    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.716ns (36.513%)  route 1.245ns (63.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.657 - 6.730 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.751     5.373    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y40          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.419     5.792 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.717     6.509    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.297     6.806 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     7.334    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X9Y41          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.576    11.657    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y41          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.422    12.079    
                         clock uncertainty           -0.035    12.044    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    11.685    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 11.656 - 6.730 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.750     5.372    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y38          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.478     5.850 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.343     6.193    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X8Y39          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.575    11.656    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y39          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.422    12.078    
                         clock uncertainty           -0.035    12.043    
    SLICE_X8Y39          FDPE (Recov_fdpe_C_PRE)     -0.532    11.511    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.592     1.708    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y38          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.148     1.856 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.975    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X8Y39          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.861     2.364    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y39          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.640     1.724    
    SLICE_X8Y39          FDPE (Remov_fdpe_C_PRE)     -0.124     1.600    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.051%)  route 0.387ns (64.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.592     1.708    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y39          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.872 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     2.084    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.045     2.129 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.175     2.304    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X9Y41          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.862     2.365    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y41          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.640     1.725    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.095     1.630    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.051%)  route 0.387ns (64.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.592     1.708    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y39          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.872 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     2.084    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.045     2.129 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.175     2.304    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X9Y41          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.862     2.365    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y41          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.640     1.725    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.095     1.630    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.051%)  route 0.387ns (64.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.592     1.708    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y39          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.872 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.212     2.084    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.045     2.129 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.175     2.304    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X9Y41          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.862     2.365    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y41          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.640     1.725    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.095     1.630    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.674    





