

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_108_3'
================================================================
* Date:           Wed May 15 15:49:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.704 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_3  |      128|      128|         2|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [lstm_hls/rnn.cpp:108]   --->   Operation 8 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.90ns)   --->   "%icmp_ln108 = icmp_eq  i8 %j_1, i8 128" [lstm_hls/rnn.cpp:108]   --->   Operation 10 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.90ns)   --->   "%add_ln108_1 = add i8 %j_1, i8 1" [lstm_hls/rnn.cpp:108]   --->   Operation 11 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc17.split, void %for.inc42.preheader.exitStub" [lstm_hls/rnn.cpp:108]   --->   Operation 12 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1_cast = zext i8 %j_1" [lstm_hls/rnn.cpp:108]   --->   Operation 13 'zext' 'j_1_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h_t_addr = getelementptr i32 %h_t, i64 0, i64 %j_1_cast" [lstm_hls/rnn.cpp:108]   --->   Operation 14 'getelementptr' 'h_t_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.35ns)   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:108]   --->   Operation 15 'load' 'h_t_load' <Predicate = (!icmp_ln108)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln108 = store i8 %add_ln108_1, i8 %j" [lstm_hls/rnn.cpp:108]   --->   Operation 16 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:108]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [lstm_hls/rnn.cpp:108]   --->   Operation 18 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.35ns)   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:108]   --->   Operation 19 'load' 'h_t_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 20 [1/1] (0.90ns)   --->   "%add_ln108 = add i8 %j_1, i8 5" [lstm_hls/rnn.cpp:108]   --->   Operation 20 'add' 'add_ln108' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %add_ln108" [lstm_hls/rnn.cpp:108]   --->   Operation 21 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %zext_ln108" [lstm_hls/rnn.cpp:108]   --->   Operation 22 'getelementptr' 'vec_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "%store_ln108 = store i32 %h_t_load, i8 %vec_i_addr" [lstm_hls/rnn.cpp:108]   --->   Operation 23 'store' 'store_ln108' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 133> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc17" [lstm_hls/rnn.cpp:108]   --->   Operation 24 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.396ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0.000 ns)
	'load' operation ('j', lstm_hls/rnn.cpp:108) on local variable 'j' [7]  (0.000 ns)
	'add' operation ('add_ln108_1', lstm_hls/rnn.cpp:108) [10]  (0.907 ns)
	'store' operation ('store_ln108', lstm_hls/rnn.cpp:108) of variable 'add_ln108_1', lstm_hls/rnn.cpp:108 on local variable 'j' [22]  (0.489 ns)

 <State 2>: 2.704ns
The critical path consists of the following:
	'load' operation ('h_t_load', lstm_hls/rnn.cpp:108) on array 'h_t' [17]  (1.352 ns)
	'store' operation ('store_ln108', lstm_hls/rnn.cpp:108) of variable 'h_t_load', lstm_hls/rnn.cpp:108 on array 'vec_i' [21]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
