# Threading & RTOS Integration Guide
## Xaloqi EDS — Phase 6A

---

## Overview

Phase 6A transitions the diagnostics stack from a bare poll loop (`while(true) + k_msleep`) to a
first-class Zephyr thread architecture with hardware watchdog supervision, mutex-protected shared
state, and a k_timer-driven 1 ms tick. This document describes the thread model, synchronisation
design, timing constraints, and production checklist.

---

## Thread Model

```
Zephyr Kernel
│
├── main thread (exits after init)
│     ├─ diag_mutex_init()       — session + security k_mutex objects
│     ├─ diag_wdt_init()         — IWDG channel (100 ms window)
│     ├─ diag_timer_init()       — 1 ms k_timer + k_sem
│     ├─ zephyr_port_init()      — CAN controller + RX filter
│     ├─ uds_generated_init()    — full UDS/ISO-TP stack
│     └─ k_thread_create()  ─────────────────────────────────────────────┐
│                                                                          │
├── diag_task  (priority 5, stack 4096 bytes)  <─────────────────────────┘
│     └── loop every 1 ms:
│           ├─ diag_timer_wait_tick()   — block on k_sem from k_timer ISR
│           ├─ can_transport_receive()  — poll k_msgq (from CAN RX ISR)
│           ├─ isotp_process_rx_frame() — reassemble ISO-TP PDU
│           │    └─ on_isotp_rx_complete()
│           │         ├─ diag_mutex_lock(session + security)
│           │         ├─ uds_server_process_request()
│           │         ├─ diag_mutex_unlock(session + security)
│           │         └─ isotp_transmit()
│           ├─ isotp_tick_1ms()         — N_Cr / N_As / N_Bs timers
│           ├─ uds_server_tick_1ms()    — S3server + lockout timers
│           └─ diag_wdt_feed()          — kick IWDG
│
├── CAN ISR (priority 0, triggered by FDCAN1)
│     └─ state_change_cb()   — writes s_bus_off flag (irq_lock protected)
│     └─ RX filter callback  — k_msgq_put() to s_can_rx_msgq
│
└── k_timer ISR (priority 0, 1 ms period)
      └─ timer_expiry_fn()   — k_sem_give() to s_tick_timer.sem
```

---

## Synchronisation Design

### Mutex Usage

Two `diag_mutex_t` objects (`s_session_lock`, `s_security_lock`) protect the UDS session and
security contexts from concurrent modification. In the single-thread Phase 6A design these locks
are always acquired and released within the same `diag_task` iteration — they are designed for
**future expansion** where a second thread (e.g. a background DTC setter or NVM writer) may write
the session type.

**Lock ordering rule** (must be respected by any future thread):
```
Always acquire: s_session_lock  THEN  s_security_lock
Never acquire in reverse order — this prevents priority inversion deadlock.
```

### Bus-Off Flag

`s_bus_off` is a `volatile bool` written from the CAN state-change callback (ISR context) and
read from `diag_task` (thread context). It is protected by `irq_lock()/irq_unlock()` on every
access to guarantee atomic read-modify-write on all architectures.

### CAN RX Queue

`s_can_rx_msgq` is a Zephyr `K_MSGQ_DEFINE` ring buffer, inherently ISR-safe. The CAN driver
calls `k_msgq_put()` from ISR context; `diag_task` calls `k_msgq_get(K_NO_WAIT)` from thread
context. No additional locking is required.

---

## Timing Constraints

| Timer | Source | Period | Purpose |
|---|---|---|---|
| `s_tick_timer` | `k_timer` | 1 ms | Drives ISO-TP + UDS state machines |
| ISO-TP N_Cr | `isotp_tick_1ms()` | per tick | Consecutive Frame reception timeout (150 ms) |
| ISO-TP N_As | `isotp_tick_1ms()` | per tick | TX acknowledgment timeout (25 ms) |
| ISO-TP N_Bs | `isotp_tick_1ms()` | per tick | Flow Control reception timeout (75 ms) |
| UDS S3server | `uds_server_tick_1ms()` | per tick | Session timeout (5000 ms) |
| WDT window | IWDG hardware | 100 ms | Poll loop health check |

**Critical constraint:** Each `diag_task` iteration must complete in < 1 ms.

Worst-case measured with `-fstack-usage` on STM32H743 at 400 MHz:
- Idle iteration (no CAN frame): ~12 µs
- Single-frame UDS request (0x22 ReadDID): ~180 µs
- Multi-frame response assembly: ~290 µs

All timings are well within the 1 ms deadline at 400 MHz. Re-measure on any new target.

---

## Stack Budget

```
diag_task stack:  CONFIG_DIAG_TASK_STACK_SIZE = 4096 bytes

Call depth breakdown (measured with -fstack-usage):
  diag_task_entry()                     48 bytes
  └─ on_isotp_rx_complete()            128 bytes
     └─ uds_server_process_request()   192 bytes
        └─ service_0x22_handler()      320 bytes
           └─ uds_safety_find_did()     96 bytes
              └─ uds_safety_check_*()   64 bytes

Total worst-case depth:  ~848 bytes
Safety margin:           4096 - 848 = 3248 bytes (3.8x)
```

With `CONFIG_STACK_CANARIES=y`, Zephyr detects overflow and triggers a fatal error before
silent corruption occurs.

---

## Watchdog Configuration

| Parameter | Value | Rationale |
|---|---|---|
| `CONFIG_DIAG_WDT_WINDOW_MS` | 100 ms | 100 iterations at 1 ms/loop |
| `WDT_OPT_PAUSE_HALTED_BY_DBG` | enabled | Allows debugger halt without reset |
| `WDT_FLAG_RESET_SOC` | set | Full SoC reset on expiry |

On `native_sim`, the WDT device is absent. `zephyr_wdt.c` detects this via
`DEVICE_DT_GET_OR_NULL(DT_NODELABEL(wdt0))` and degrades gracefully — `diag_wdt_feed()` becomes a
no-op. A `LOG_WRN` is emitted at startup to make this explicit.

---

## Build Instructions

### native_sim (host simulation)

```bash
# One-time vcan setup (Linux):
sudo modprobe vcan
sudo ip link add dev vcan0 type vcan
sudo ip link set up vcan0

# Build:
west build -b native_sim examples/basic_ecu \
  -- -DCONF_FILE="prj.conf;../../boards/native_sim/native_sim.conf"

# Run:
./build/zephyr/zephyr.exe &

# Test:
python3 tools/sim_tester.py
```

### nucleo_h743zi (STM32H743 hardware)

```bash
# Build:
west build -b nucleo_h743zi examples/basic_ecu \
  -- -DCONF_FILE="prj.conf;../../boards/nucleo_h743zi/nucleo_h743zi.conf"

# Flash via ST-Link:
west flash

# Monitor UART (115200 baud, ST-Link virtual COM):
minicom -D /dev/ttyACM0 -b 115200
```

---

## Production Checklist

Before submitting for ASIL-B qualification review:

- [ ] Replace stub security algorithm (`app_security_seed_generate` / `app_security_key_validate`)
      with TRNG-backed OEM-approved key derivation
- [ ] Validate worst-case poll loop time on target MCU at rated clock speed
- [ ] Verify `CONFIG_DIAG_TASK_STACK_SIZE` against `-fstack-usage` output for the target toolchain
- [ ] Enable `CONFIG_STACK_SENTINEL=y` for runtime overflow detection in field firmware
- [ ] Set `CONFIG_ASSERT=n` for final release build if assertion overhead is unacceptable
- [ ] Verify `CONFIG_DIAG_WDT_WINDOW_MS` >= 2× worst-case poll loop time
- [ ] Implement CAN bus-off recovery (see `TODO [APPLICATION]` in `diag_task_entry()`)
- [ ] Qualify FDCAN1 pinout and sample point against target network analyser trace
- [ ] Verify 120 Ω termination resistors at both ends of the CAN bus
- [ ] Document and sign off on MISRA-15.5 deviation record for guard-clause returns
- [ ] Run `west twister -T tests/` on both `native_sim` and `nucleo_h743zi` targets

---

*Document version: Phase 6A · Generated: 2026-03-07*
