-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_ec_e
--
-- Generated
--  by:  wig
--  on:  Thu Dec 18 10:28:59 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ec_e-rtl-a.vhd,v 1.1 2003/12/22 08:36:23 wig Exp $
-- $Date: 2003/12/22 08:36:23 $
-- $Log: inst_ec_e-rtl-a.vhd,v $
-- Revision 1.1  2003/12/22 08:36:23  wig
-- Added testcase bitsplice.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.24 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_ec_e
--
architecture rtl of inst_ec_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_eca_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_eca_e
		-- End of Generated Generics for Entity inst_eca_e
		port (
		-- Generated Port for Entity inst_eca_e
			c_add	: in	std_ulogic_vector(12 downto 0);
			c_bus_in	: in	std_ulogic_vector(31 downto 0);
			v_select	: in	std_ulogic_vector(5 downto 0)
		-- End of Generated Port for Entity inst_eca_e
		);
	end component;
	-- ---------

	component inst_ecb_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_ecb_e
		-- End of Generated Generics for Entity inst_ecb_e
		port (
		-- Generated Port for Entity inst_ecb_e
			c_addr	: in	std_ulogic_vector(12 downto 0);
			c_bus_in	: in	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity inst_ecb_e
		);
	end component;
	-- ---------

	component inst_ecc_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_ecc_e
		-- End of Generated Generics for Entity inst_ecc_e
		port (
		-- Generated Port for Entity inst_ecc_e
			c_addr	: in	std_ulogic_vector(12 downto 0);
			c_bus_in	: in	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity inst_ecc_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	c_addr	: std_ulogic_vector(12 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	c_bus_in	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	v_select	: std_ulogic_vector(5 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			c_addr <= p_mix_c_addr_12_0_gi;  -- __I_I_BUS_PORT
			c_bus_in <= p_mix_c_bus_in_31_0_gi;  -- __I_I_BUS_PORT
			v_select(5) <= p_mix_v_select_5_5_gi;  -- __I_I_SLICE_PORT -- __W_SINGLE_BIT_SLICE
			v_select(2) <= p_mix_v_select_2_2_gi;  -- __I_I_SLICE_PORT -- __W_SINGLE_BIT_SLICE


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_eca
		inst_eca: inst_eca_e
		port map (
			c_add => c_addr,
			c_bus_in => c_bus_in, -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			v_select => v_select -- RequestBusinterface:RequestBus#6(VPU)VPUinterface
		);
		-- End of Generated Instance Port Map for inst_eca

		-- Generated Instance Port Map for inst_ecb
		inst_ecb: inst_ecb_e
		port map (
			c_addr => c_addr,
			c_bus_in => c_bus_in -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
		);
		-- End of Generated Instance Port Map for inst_ecb

		-- Generated Instance Port Map for inst_ecc
		inst_ecc: inst_ecc_e
		port map (
			c_addr => c_addr,
			c_bus_in => c_bus_in -- CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
		);
		-- End of Generated Instance Port Map for inst_ecc



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
