Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sadAlgorithm_3x3.vhd" into library work
Parsing entity <sadAlgorithm_3x3>.
Parsing architecture <Behavioral> of entity <sadalgorithm_3x3>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/minComparator.vhd" into library work
Parsing entity <minComparator>.
Parsing architecture <Behavioral> of entity <mincomparator>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sad_wrapper.vhd" into library work
Parsing entity <sad_wrapper>.
Parsing architecture <Behavioral> of entity <sad_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/comm_fpga_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behavioural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:871 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/top_level.vhd" Line 103: Using initial value "00000000" for reg4_next_templ_row since it is never assigned

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/top_level.vhd" Line 295: Assignment to flags ignored, since the identifier is never used

Elaborating entity <sad_wrapper> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sadAlgorithm_3x3> (architecture <Behavioral>) from library <work>.

Elaborating entity <minComparator> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/top_level.vhd".
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 8-bit register for signal <reg3>.
    Found 8-bit register for signal <reg5>.
    Found 8-bit register for signal <reg0>.
    Found 8-bit 7-to-1 multiplexer for signal <_n0059> created at line 61.
    WARNING:Xst:2404 -  FFs/Latches <reg4<7:0>> (without init value) have a constant value of 0 in block <top_level>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/comm_fpga_fx2.vhd".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <sad_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sad_wrapper.vhd".
        window = 3
        win = 1
        NCOL_C = 19
        NROW_C = 3
        PIXEL_CNT = 57
        DISP_RANGE = 16
        DISP_ROW = 2
        NUM_2_ROW = 19
        LAST_ROW = 38
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sad_wrapper.vhd" line 396: Output port <sad> of the instance <g_minResult[0].i_minResult> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sad_wrapper.vhd" line 396: Output port <sad> of the instance <g_minResult[1].i_minResult> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <templ_array<1>>.
    Found 8-bit register for signal <templ_array<2>>.
    Found 8-bit register for signal <templ_array<3>>.
    Found 8-bit register for signal <templ_array<4>>.
    Found 8-bit register for signal <templ_array<5>>.
    Found 8-bit register for signal <templ_array<6>>.
    Found 8-bit register for signal <templ_array<7>>.
    Found 8-bit register for signal <templ_array<8>>.
    Found 8-bit register for signal <templ_array<9>>.
    Found 8-bit register for signal <templ_array<10>>.
    Found 8-bit register for signal <templ_array<11>>.
    Found 8-bit register for signal <templ_array<12>>.
    Found 8-bit register for signal <templ_array<13>>.
    Found 8-bit register for signal <templ_array<14>>.
    Found 8-bit register for signal <templ_array<15>>.
    Found 8-bit register for signal <templ_array<16>>.
    Found 8-bit register for signal <templ_array<17>>.
    Found 8-bit register for signal <templ_array<18>>.
    Found 8-bit register for signal <templ_array<19>>.
    Found 8-bit register for signal <templ_array<20>>.
    Found 8-bit register for signal <templ_array<21>>.
    Found 8-bit register for signal <templ_array<22>>.
    Found 8-bit register for signal <templ_array<23>>.
    Found 8-bit register for signal <templ_array<24>>.
    Found 8-bit register for signal <templ_array<25>>.
    Found 8-bit register for signal <templ_array<26>>.
    Found 8-bit register for signal <templ_array<27>>.
    Found 8-bit register for signal <templ_array<28>>.
    Found 8-bit register for signal <templ_array<29>>.
    Found 8-bit register for signal <templ_array<30>>.
    Found 8-bit register for signal <templ_array<31>>.
    Found 8-bit register for signal <templ_array<32>>.
    Found 8-bit register for signal <templ_array<33>>.
    Found 8-bit register for signal <templ_array<34>>.
    Found 8-bit register for signal <templ_array<35>>.
    Found 8-bit register for signal <templ_array<36>>.
    Found 8-bit register for signal <templ_array<37>>.
    Found 8-bit register for signal <templ_array<38>>.
    Found 8-bit register for signal <templ_array<39>>.
    Found 8-bit register for signal <templ_array<40>>.
    Found 8-bit register for signal <templ_array<41>>.
    Found 8-bit register for signal <templ_array<42>>.
    Found 8-bit register for signal <templ_array<43>>.
    Found 8-bit register for signal <templ_array<44>>.
    Found 8-bit register for signal <templ_array<45>>.
    Found 8-bit register for signal <templ_array<46>>.
    Found 8-bit register for signal <templ_array<47>>.
    Found 8-bit register for signal <templ_array<48>>.
    Found 8-bit register for signal <templ_array<49>>.
    Found 8-bit register for signal <templ_array<50>>.
    Found 8-bit register for signal <templ_array<51>>.
    Found 8-bit register for signal <templ_array<52>>.
    Found 8-bit register for signal <templ_array<53>>.
    Found 8-bit register for signal <templ_array<54>>.
    Found 8-bit register for signal <templ_array<55>>.
    Found 8-bit register for signal <templ_array<56>>.
    Found 8-bit register for signal <search_array<0>>.
    Found 8-bit register for signal <search_array<1>>.
    Found 8-bit register for signal <search_array<2>>.
    Found 8-bit register for signal <search_array<3>>.
    Found 8-bit register for signal <search_array<4>>.
    Found 8-bit register for signal <search_array<5>>.
    Found 8-bit register for signal <search_array<6>>.
    Found 8-bit register for signal <search_array<7>>.
    Found 8-bit register for signal <search_array<8>>.
    Found 8-bit register for signal <search_array<9>>.
    Found 8-bit register for signal <search_array<10>>.
    Found 8-bit register for signal <search_array<11>>.
    Found 8-bit register for signal <search_array<12>>.
    Found 8-bit register for signal <search_array<13>>.
    Found 8-bit register for signal <search_array<14>>.
    Found 8-bit register for signal <search_array<15>>.
    Found 8-bit register for signal <search_array<16>>.
    Found 8-bit register for signal <search_array<17>>.
    Found 8-bit register for signal <search_array<18>>.
    Found 8-bit register for signal <search_array<19>>.
    Found 8-bit register for signal <search_array<20>>.
    Found 8-bit register for signal <search_array<21>>.
    Found 8-bit register for signal <search_array<22>>.
    Found 8-bit register for signal <search_array<23>>.
    Found 8-bit register for signal <search_array<24>>.
    Found 8-bit register for signal <search_array<25>>.
    Found 8-bit register for signal <search_array<26>>.
    Found 8-bit register for signal <search_array<27>>.
    Found 8-bit register for signal <search_array<28>>.
    Found 8-bit register for signal <search_array<29>>.
    Found 8-bit register for signal <search_array<30>>.
    Found 8-bit register for signal <search_array<31>>.
    Found 8-bit register for signal <search_array<32>>.
    Found 8-bit register for signal <search_array<33>>.
    Found 8-bit register for signal <search_array<34>>.
    Found 8-bit register for signal <search_array<35>>.
    Found 8-bit register for signal <search_array<36>>.
    Found 8-bit register for signal <search_array<37>>.
    Found 8-bit register for signal <search_array<38>>.
    Found 8-bit register for signal <search_array<39>>.
    Found 8-bit register for signal <search_array<40>>.
    Found 8-bit register for signal <search_array<41>>.
    Found 8-bit register for signal <search_array<42>>.
    Found 8-bit register for signal <search_array<43>>.
    Found 8-bit register for signal <search_array<44>>.
    Found 8-bit register for signal <search_array<45>>.
    Found 8-bit register for signal <search_array<46>>.
    Found 8-bit register for signal <search_array<47>>.
    Found 8-bit register for signal <search_array<48>>.
    Found 8-bit register for signal <search_array<49>>.
    Found 8-bit register for signal <search_array<50>>.
    Found 8-bit register for signal <search_array<51>>.
    Found 8-bit register for signal <search_array<52>>.
    Found 8-bit register for signal <search_array<53>>.
    Found 8-bit register for signal <search_array<54>>.
    Found 8-bit register for signal <search_array<55>>.
    Found 8-bit register for signal <search_array<56>>.
    Found 10-bit register for signal <sad_array<0><0>>.
    Found 10-bit register for signal <sad_array<0><1>>.
    Found 10-bit register for signal <sad_array<0><2>>.
    Found 10-bit register for signal <sad_array<0><3>>.
    Found 10-bit register for signal <sad_array<0><4>>.
    Found 10-bit register for signal <sad_array<0><5>>.
    Found 10-bit register for signal <sad_array<0><6>>.
    Found 10-bit register for signal <sad_array<0><7>>.
    Found 10-bit register for signal <sad_array<0><8>>.
    Found 10-bit register for signal <sad_array<0><9>>.
    Found 10-bit register for signal <sad_array<0><10>>.
    Found 10-bit register for signal <sad_array<0><11>>.
    Found 10-bit register for signal <sad_array<0><12>>.
    Found 10-bit register for signal <sad_array<0><13>>.
    Found 10-bit register for signal <sad_array<0><14>>.
    Found 10-bit register for signal <sad_array<0><15>>.
    Found 10-bit register for signal <sad_array<1><0>>.
    Found 10-bit register for signal <sad_array<1><1>>.
    Found 10-bit register for signal <sad_array<1><2>>.
    Found 10-bit register for signal <sad_array<1><3>>.
    Found 10-bit register for signal <sad_array<1><4>>.
    Found 10-bit register for signal <sad_array<1><5>>.
    Found 10-bit register for signal <sad_array<1><6>>.
    Found 10-bit register for signal <sad_array<1><7>>.
    Found 10-bit register for signal <sad_array<1><8>>.
    Found 10-bit register for signal <sad_array<1><9>>.
    Found 10-bit register for signal <sad_array<1><10>>.
    Found 10-bit register for signal <sad_array<1><11>>.
    Found 10-bit register for signal <sad_array<1><12>>.
    Found 10-bit register for signal <sad_array<1><13>>.
    Found 10-bit register for signal <sad_array<1><14>>.
    Found 10-bit register for signal <sad_array<1><15>>.
    Found 4-bit register for signal <disparityArray<0>>.
    Found 4-bit register for signal <disparityArray<1>>.
    Found 32-bit register for signal <ndx_t>.
    Found 1-bit register for signal <junk_t>.
    Found 32-bit register for signal <ndx_s>.
    Found 1-bit register for signal <junk_s>.
    Found 32-bit register for signal <f2h_t_rd>.
    Found 32-bit register for signal <f2h_s_rd>.
    Found 32-bit register for signal <f2h_sad_rd>.
    Found 32-bit register for signal <ndx_sad>.
    Found 32-bit register for signal <f2h_disp_rd>.
    Found 1-bit register for signal <disp_ready>.
    Found 8-bit register for signal <templ_array<0>>.
    Found finite state machine <FSM_1> for signal <ndx_sad>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_I (rising_edge)                            |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <ndx_t[31]_GND_14_o_add_296_OUT> created at line 239.
    Found 32-bit adder for signal <ndx_s[31]_GND_14_o_add_418_OUT> created at line 276.
    Found 32-bit adder for signal <f2h_t_rd[31]_GND_14_o_add_421_OUT> created at line 295.
    Found 32-bit adder for signal <f2h_s_rd[31]_GND_14_o_add_424_OUT> created at line 298.
    Found 32-bit adder for signal <f2h_sad_rd[31]_GND_14_o_add_427_OUT> created at line 301.
    Found 32-bit adder for signal <f2h_disp_rd[31]_GND_14_o_add_430_OUT> created at line 304.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <templ_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <search_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <templ_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <search_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 57-to-1 multiplexer for signal <ndx_t[5]_X_14_o_wide_mux_177_OUT> created at line 221.
    Found 8-bit 57-to-1 multiplexer for signal <ndx_s[5]_X_14_o_wide_mux_299_OUT> created at line 257.
    Found 8-bit 57-to-1 multiplexer for signal <templ_O> created at line 457.
    Found 8-bit 57-to-1 multiplexer for signal <search_O> created at line 458.
    Found 10-bit 16-to-1 multiplexer for signal <n0484> created at line 459.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 1435 D-type flip-flop(s).
	inferred 104 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sad_wrapper> synthesized.

Synthesizing Unit <sadAlgorithm_3x3>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/sadAlgorithm_3x3.vhd".
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_1_OUT<10:0>> created at line 69.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT<10:0>> created at line 70.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_6_OUT<10:0>> created at line 71.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_9_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_12_OUT<10:0>> created at line 73.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_15_OUT<10:0>> created at line 74.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_18_OUT<10:0>> created at line 75.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_21_OUT<10:0>> created at line 76.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_24_OUT<10:0>> created at line 77.
    Found 11-bit adder for signal <_n0270> created at line 60.
    Found 11-bit adder for signal <_n0271> created at line 60.
    Found 11-bit adder for signal <_n0272> created at line 60.
    Found 11-bit adder for signal <_n0273> created at line 60.
    Found 11-bit adder for signal <_n0274> created at line 60.
    Found 11-bit adder for signal <_n0275> created at line 60.
    Found 11-bit adder for signal <_n0276> created at line 60.
    Found 11-bit adder for signal <_n0277> created at line 60.
    Found 11-bit adder for signal <_n0278> created at line 60.
    Found 11-bit adder for signal <_n0279> created at line 60.
    Found 11-bit adder for signal <_n0280> created at line 60.
    Found 11-bit adder for signal <_n0281> created at line 60.
    Found 11-bit adder for signal <_n0282> created at line 60.
    Found 11-bit adder for signal <_n0283> created at line 60.
    Found 11-bit adder for signal <_n0284> created at line 60.
    Found 11-bit adder for signal <_n0285> created at line 60.
    Found 11-bit adder for signal <sum_sign> created at line 60.
    Found 11-bit comparator greater for signal <GND_15_o_sum_sign[10]_LessThan_27_o> created at line 85
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <sadAlgorithm_3x3> synthesized.

Synthesizing Unit <minComparator>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_cksum-me_compToFPGA/top_level/minComparator.vhd".
    Found 10-bit comparator greater for signal <sad1[9]_sad0[9]_LessThan_1_o> created at line 51
    Summary:
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <minComparator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 839
 11-bit adder                                          : 544
 11-bit subtractor                                     : 288
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
# Registers                                            : 166
 1-bit register                                        : 5
 10-bit register                                       : 32
 32-bit register                                       : 7
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 119
# Comparators                                          : 62
 10-bit comparator greater                             : 30
 11-bit comparator greater                             : 32
# Multiplexers                                         : 247
 1-bit 2-to-1 multiplexer                              : 35
 10-bit 16-to-1 multiplexer                            : 1
 10-bit 2-to-1 multiplexer                             : 78
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 31
 8-bit 2-to-1 multiplexer                              : 81
 8-bit 57-to-1 multiplexer                             : 4
 8-bit 7-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 2
# Xors                                                 : 2880
 1-bit xor2                                            : 2880

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <reg3_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg3_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg3_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg3_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_0> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_1> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_2> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_3> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <sadAlgorithm_3x3>.
	The following adders/subtractors are grouped into adder tree <Madd_sum_sign1> :
 	<Madd__n0270> in block <sadAlgorithm_3x3>, 	<Madd__n0271> in block <sadAlgorithm_3x3>, 	<Madd__n0273> in block <sadAlgorithm_3x3>, 	<Madd__n0275> in block <sadAlgorithm_3x3>, 	<Madd__n0276_Madd> in block <sadAlgorithm_3x3>, 	<Madd__n0277> in block <sadAlgorithm_3x3>, 	<Madd__n0278> in block <sadAlgorithm_3x3>, 	<Madd__n0280_Madd> in block <sadAlgorithm_3x3>, 	<Madd__n0282> in block <sadAlgorithm_3x3>, 	<Madd__n0283> in block <sadAlgorithm_3x3>.
Unit <sadAlgorithm_3x3> synthesized (advanced).

Synthesizing (advanced) Unit <sad_wrapper>.
The following registers are absorbed into counter <f2h_sad_rd>: 1 register on signal <f2h_sad_rd>.
The following registers are absorbed into counter <f2h_disp_rd>: 1 register on signal <f2h_disp_rd>.
The following registers are absorbed into counter <ndx_t>: 1 register on signal <ndx_t>.
The following registers are absorbed into counter <f2h_t_rd>: 1 register on signal <f2h_t_rd>.
The following registers are absorbed into counter <ndx_s>: 1 register on signal <ndx_s>.
The following registers are absorbed into counter <f2h_s_rd>: 1 register on signal <f2h_s_rd>.
Unit <sad_wrapper> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 291
 11-bit subtractor                                     : 288
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Adder Trees                                          : 32
 11-bit / 16-inputs adder tree                         : 32
# Counters                                             : 6
 32-bit up counter                                     : 6
# Registers                                            : 1324
 Flip-Flops                                            : 1324
# Comparators                                          : 62
 10-bit comparator greater                             : 30
 11-bit comparator greater                             : 32
# Multiplexers                                         : 406
 1-bit 2-to-1 multiplexer                              : 199
 1-bit 57-to-1 multiplexer                             : 16
 10-bit 16-to-1 multiplexer                            : 1
 10-bit 2-to-1 multiplexer                             : 62
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 30
 8-bit 2-to-1 multiplexer                              : 81
 8-bit 57-to-1 multiplexer                             : 2
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 2880
 1-bit xor2                                            : 2880

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <reg5_0> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_1> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_2> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_3> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg5_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sad_wrappings/FSM_1> on signal <ndx_sad[1:2]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 00
 00000000000000000000000000000001 | 01
 00000000000000000000000000000010 | 10
 00000000000000000000000000000011 | 11
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------

Optimizing unit <top_level> ...

Optimizing unit <sad_wrapper> ...

Optimizing unit <sadAlgorithm_3x3> ...
WARNING:Xst:1293 - FF/Latch <reg3_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg3_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg3_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg3_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sad_wrappings/f2h_disp_rd_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_27> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_26> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_25> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_24> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_23> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_22> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_21> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_20> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_19> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_18> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_17> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_16> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_15> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_14> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_13> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_12> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_11> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_10> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_9> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_8> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_3> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_2> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_1> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_31> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_30> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_27> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_26> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_25> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_24> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_23> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_22> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_21> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_20> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_19> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_18> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_17> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_16> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_15> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_14> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_13> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_12> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_11> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_10> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_9> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_8> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_sad_rd_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_31> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sad_wrappings/f2h_disp_rd_30> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 52.
FlipFlop sad_wrappings/templ_array_1_0 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_1_1 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_1_2 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_1_3 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_1_4 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_1_5 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_1_6 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_1_7 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_0 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_1 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_2 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_3 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_4 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_5 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_6 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_2_7 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_39_0 has been replicated 1 time(s)
FlipFlop sad_wrappings/templ_array_40_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1468
 Flip-Flops                                            : 1468

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 20890
#      GND                         : 1
#      INV                         : 61
#      LUT1                        : 357
#      LUT2                        : 4296
#      LUT3                        : 1297
#      LUT4                        : 2287
#      LUT5                        : 1264
#      LUT6                        : 815
#      MUXCY                       : 5055
#      MUXF7                       : 24
#      MUXF8                       : 12
#      VCC                         : 1
#      XORCY                       : 5420
# FlipFlops/Latches                : 1468
#      FD                          : 354
#      FDE                         : 1043
#      FDR                         : 5
#      FDRE                        : 64
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1468  out of  54576     2%  
 Number of Slice LUTs:                10377  out of  27288    38%  
    Number used as Logic:             10377  out of  27288    38%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10767
   Number with an unused Flip Flop:    9299  out of  10767    86%  
   Number with an unused LUT:           390  out of  10767     3%  
   Number of fully used LUT-FF pairs:  1078  out of  10767    10%  
   Number of unique control sets:       127

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 1468  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.980ns (Maximum Frequency: 91.071MHz)
   Minimum input arrival time before clock: 7.120ns
   Maximum output required time after clock: 7.940ns
   Maximum combinational path delay: 9.853ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 10.980ns (frequency: 91.071MHz)
  Total number of paths / destination ports: 724609057 / 2638
-------------------------------------------------------------------------
Delay:               10.980ns (Levels of Logic = 28)
  Source:            sad_wrappings/sad_array<1>_6_0 (FF)
  Destination:       sad_wrappings/disparityArray_1_2 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: sad_wrappings/sad_array<1>_6_0 to sad_wrappings/disparityArray_1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.962  sad_wrappings/sad_array<1>_6_0 (sad_wrappings/sad_array<1>_6_0)
     LUT4:I0->O            1   0.203   0.000  sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0> (sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0> (sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1> (sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2> (sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3> (sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3>)
     MUXCY:CI->O          21   0.213   1.114  sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4> (sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4>)
     LUT3:I2->O            3   0.205   0.879  sad_wrappings/g_sadComp8[1].g_minComp8[3].i_minComp8/Mmux_sad11 (sad_wrappings/minSad<1><3><0>)
     LUT4:I1->O            1   0.205   0.000  sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0> (sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0> (sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1> (sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2> (sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3> (sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3>)
     MUXCY:CI->O          22   0.213   1.134  sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4> (sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4>)
     LUT5:I4->O            2   0.205   0.845  sad_wrappings/g_sadComp4[1].g_minComp4[1].i_minComp4/Mmux_sad11 (sad_wrappings/minSad<1><9><0>)
     LUT4:I1->O            1   0.205   0.000  sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0> (sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0> (sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1> (sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2> (sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3> (sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3>)
     MUXCY:CI->O          13   0.019   0.933  sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4> (sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4>)
     LUT5:I4->O            2   0.205   0.864  sad_wrappings/g_sadComp2[1].g_minComp2[0].i_minComp2/Mmux_sad11 (sad_wrappings/minSad<1><12><0>)
     LUT4:I0->O            1   0.203   0.000  sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0> (sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0> (sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1> (sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2> (sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3> (sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           4   0.019   0.684  sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4> (sad_wrappings/g_minResult[1].i_minResult/Mcompar_sad1[9]_sad0[9]_LessThan_1_o_cy<4>)
     LUT3:I2->O            1   0.205   0.000  sad_wrappings/g_minResult[1].i_minResult/Mmux_pos_2_f8 (sad_wrappings/minPos<1><14><0>)
     FDE:D                     0.102          sad_wrappings/disparityArray_1_0
    ----------------------------------------
    Total                     10.980ns (3.565ns logic, 7.415ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 2156 / 1156
-------------------------------------------------------------------------
Offset:              7.120ns (Levels of Logic = 4)
  Source:            fx2GotData_in (PAD)
  Destination:       sad_wrappings/templ_array_0_7 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to sad_wrappings/templ_array_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.778  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O            6   0.203   1.089  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     LUT5:I0->O          312   0.203   2.320  sad_wrappings/GND_14_o_junk_s_AND_145_o1 (sad_wrappings/GND_14_o_junk_s_AND_145_o)
     LUT5:I1->O            1   0.203   0.000  sad_wrappings/Mmux_search_array_next<0>1297 (sad_wrappings/search_array_next<0><0>)
     FDE:D                     0.102          sad_wrappings/search_array_0_0
    ----------------------------------------
    Total                      7.120ns (1.933ns logic, 5.187ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 232 / 21
-------------------------------------------------------------------------
Offset:              7.940ns (Levels of Logic = 5)
  Source:            sad_wrappings/f2h_sad_rd_0 (FF)
  Destination:       led_out<0> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: sad_wrappings/f2h_sad_rd_0 to led_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             35   0.447   1.439  sad_wrappings/f2h_sad_rd_0 (sad_wrappings/f2h_sad_rd_0)
     LUT3:I1->O            1   0.203   0.684  sad_wrappings/led_O<7>3 (sad_wrappings/led_O<7>2)
     LUT6:I4->O            1   0.203   0.827  sad_wrappings/led_O<7>4 (sad_wrappings/led_O<7>3)
     LUT6:I2->O            1   0.203   0.580  sad_wrappings/led_O<7>5 (sad_wrappings/led_O<7>4)
     LUT2:I1->O            1   0.205   0.579  sad_wrappings/led_O<7>6 (led_out_0_OBUF)
     OBUF:I->O                 2.571          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      7.940ns (3.832ns logic, 4.108ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 395 / 19
-------------------------------------------------------------------------
Delay:               9.853ns (Levels of Logic = 7)
  Source:            sw_in<7> (PAD)
  Destination:       led_out<2> (PAD)

  Data Path: sw_in<7> to led_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  sw_in_7_IBUF (sw_in_7_IBUF)
     LUT3:I0->O            3   0.205   1.015  sad_wrappings/GND_14_o_sw_I[7]_equal_463_o<7>11 (sad_wrappings/GND_14_o_sw_I[7]_equal_463_o<7>1)
     LUT6:I0->O            9   0.203   0.830  sad_wrappings/GND_14_o_sw_I[7]_equal_463_o<7>2 (sad_wrappings/GND_14_o_sw_I[7]_equal_463_o)
     LUT6:I5->O            6   0.205   0.745  sad_wrappings/out (sad_wrappings/n0477)
     LUT6:I5->O            1   0.205   0.684  sad_wrappings/led_O<7>2 (sad_wrappings/led_O<7>1)
     LUT2:I0->O            1   0.203   0.579  sad_wrappings/led_O<7>6 (led_out_0_OBUF)
     OBUF:I->O                 2.571          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      9.853ns (4.814ns logic, 5.039ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.980|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 38.99 secs
 
--> 


Total memory usage is 485700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   86 (   0 filtered)
Number of infos    :    6 (   0 filtered)

