# systemverilog-learning

This repo has my SystemVerilog practice codes and notes.  
I am learning and building small modules (with comments) so I can revise anytime.  
More modules will be added as I keep learning.
