In "Nand to Tetris / Part I" (this course) we start with Nand gates, and gradually build the chipset and hardware platform of a simple computer system called Hack, as well as an assembler.

### Project 1: Building elementary logic gates like And, Or, Not, Multiplexor, and more
* [Not Gate](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Not.hdl)
* [And Gate](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/And.hdl)
* [Or Gate](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or.hdl)
* [Xor Gate](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Xor.hdl)
* [Multiplexer](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux.hdl)
* [Demultiplexer](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux.hdl)
* [16-Bit Not Gate](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Not16.hdl)
* [16-Bit And Gate](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/And16.hdl)
* [16-Bit Or Gate](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or16.hdl)
* [16-Bit Multiplexer](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux16.hdl)
* [Or8Way](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Or8Way.hdl)
* [16-Bit/4-Way Mux](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux4Way16.hdl)
* [16-Bit/8-Way Mux](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/Mux8Way16.hdl)
* [4-Way DeMultiplexer](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux4Way.hdl)
* [8-Way DeMultiplexer](https://github.com/Jai4/Nand-To-Tetris-/blob/master/src/Part%201/Project1/DMux8Way.hdl)

### Project 2: Building a family of adder chips, culminating in the construction of an Arithmetic Logic Unit (ALU)
