#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 12 14:49:43 2022
# Process ID: 2104
# Current directory: C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/top.vds
# Journal file: C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.063 ; gain = 0.000
Command: synth_design -top top -part xc7a200tfbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1191.039 ; gain = 104.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'daphne_ERG' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:4]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'mem.init'; please make sure the file is added to project and has read permission, ignoring [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18224]
WARNING: [Synth 8-6104] Input port 'fullmode_clk' has an internal driver [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:5449]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:6007]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18006]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18029]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18084]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18276]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18276]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18276]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (3#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18331]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18331]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18331]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2__parameterized0' (3#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18370]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18370]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18370]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18370]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18370]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18370]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18370]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_2' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18405]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_2' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18405]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18405]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_3' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18444]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_3' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18444]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_3' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18444]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_3' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18444]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_3' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18444]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_3' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18444]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18444]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_4' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18479]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_4' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18479]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18479]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_5' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18518]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_5' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18518]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_5' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18518]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_5' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18518]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_5' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18518]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_5' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18518]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18518]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_6' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18553]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_6' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18553]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18553]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_7' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18592]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_7' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18592]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_7' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18592]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_7' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18592]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_7' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18592]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_7' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18592]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18592]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_8' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18627]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_8' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18627]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18627]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_9' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18666]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_9' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18666]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_9' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18666]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_9' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18666]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_9' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18666]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_9' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18666]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18666]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_10' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18701]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_10' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18701]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18701]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_11' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18740]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_11' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18740]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_11' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18740]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_11' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18740]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_11' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18740]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_11' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18740]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18740]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_12' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18775]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_12' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18775]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18775]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_13' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18814]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_13' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18814]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_13' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18814]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_13' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18814]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_13' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18814]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_13' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18814]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18814]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_14' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18849]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_14' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18849]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18849]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_15' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18888]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_15' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18888]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_15' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18888]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_15' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18888]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_15' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18888]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_15' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18888]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18888]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_16' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18923]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_16' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18923]
WARNING: [Synth 8-7023] instance 'ISERDESE2_16' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18923]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_17' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18962]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_17' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18962]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_17' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18962]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_17' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18962]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_17' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18962]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_17' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18962]
WARNING: [Synth 8-7023] instance 'ISERDESE2_17' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:18962]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_18' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19007]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_18' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19007]
WARNING: [Synth 8-7023] instance 'ISERDESE2_18' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19007]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_19' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19046]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_19' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19046]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_19' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19046]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_19' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19046]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_19' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19046]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_19' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19046]
WARNING: [Synth 8-7023] instance 'ISERDESE2_19' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19046]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_20' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19081]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_20' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19081]
WARNING: [Synth 8-7023] instance 'ISERDESE2_20' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19081]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_21' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19120]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_21' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19120]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_21' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19120]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_21' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19120]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_21' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19120]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_21' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19120]
WARNING: [Synth 8-7023] instance 'ISERDESE2_21' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19120]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_22' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19155]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_22' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19155]
WARNING: [Synth 8-7023] instance 'ISERDESE2_22' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19155]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_23' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19194]
WARNING: [Synth 8-7071] port 'Q1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_23' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19194]
WARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_23' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19194]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_23' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19194]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_23' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19194]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_23' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19194]
WARNING: [Synth 8-7023] instance 'ISERDESE2_23' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19194]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_24' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19229]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_24' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19229]
WARNING: [Synth 8-7023] instance 'ISERDESE2_24' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19229]
WARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_25' [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19268]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'ISERDESE2_25' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19268]
WARNING: [Synth 8-7023] instance 'ISERDESE2_26' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19303]
WARNING: [Synth 8-7023] instance 'ISERDESE2_27' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19342]
WARNING: [Synth 8-7023] instance 'ISERDESE2_28' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19377]
WARNING: [Synth 8-7023] instance 'ISERDESE2_29' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19416]
WARNING: [Synth 8-7023] instance 'ISERDESE2_30' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19451]
WARNING: [Synth 8-7023] instance 'ISERDESE2_31' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19490]
WARNING: [Synth 8-7023] instance 'ISERDESE2_32' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19525]
WARNING: [Synth 8-7023] instance 'ISERDESE2_33' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19564]
WARNING: [Synth 8-7023] instance 'ISERDESE2_34' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19599]
WARNING: [Synth 8-7023] instance 'ISERDESE2_35' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19638]
WARNING: [Synth 8-7023] instance 'ISERDESE2_36' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19683]
WARNING: [Synth 8-7023] instance 'ISERDESE2_37' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19722]
WARNING: [Synth 8-7023] instance 'ISERDESE2_38' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19757]
WARNING: [Synth 8-7023] instance 'ISERDESE2_39' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19796]
WARNING: [Synth 8-7023] instance 'ISERDESE2_40' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19831]
WARNING: [Synth 8-7023] instance 'ISERDESE2_41' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19870]
WARNING: [Synth 8-7023] instance 'ISERDESE2_42' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19905]
WARNING: [Synth 8-7023] instance 'ISERDESE2_43' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19944]
WARNING: [Synth 8-7023] instance 'ISERDESE2_44' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:19979]
WARNING: [Synth 8-7023] instance 'ISERDESE2_45' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20018]
WARNING: [Synth 8-7023] instance 'ISERDESE2_46' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20053]
WARNING: [Synth 8-7023] instance 'ISERDESE2_47' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20092]
WARNING: [Synth 8-7023] instance 'ISERDESE2_48' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20127]
WARNING: [Synth 8-7023] instance 'ISERDESE2_49' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20166]
WARNING: [Synth 8-7023] instance 'ISERDESE2_50' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20201]
WARNING: [Synth 8-7023] instance 'ISERDESE2_51' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20240]
WARNING: [Synth 8-7023] instance 'ISERDESE2_52' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20275]
WARNING: [Synth 8-7023] instance 'ISERDESE2_53' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20314]
WARNING: [Synth 8-7023] instance 'ISERDESE2_54' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20359]
WARNING: [Synth 8-7023] instance 'ISERDESE2_55' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20398]
WARNING: [Synth 8-7023] instance 'ISERDESE2_56' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20433]
WARNING: [Synth 8-7023] instance 'ISERDESE2_57' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20472]
WARNING: [Synth 8-7023] instance 'ISERDESE2_58' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20507]
WARNING: [Synth 8-7023] instance 'ISERDESE2_59' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20546]
WARNING: [Synth 8-7023] instance 'ISERDESE2_60' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20581]
WARNING: [Synth 8-7023] instance 'ISERDESE2_61' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20620]
WARNING: [Synth 8-7023] instance 'ISERDESE2_62' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20655]
WARNING: [Synth 8-7023] instance 'ISERDESE2_63' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20694]
WARNING: [Synth 8-7023] instance 'ISERDESE2_64' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20729]
WARNING: [Synth 8-7023] instance 'ISERDESE2_65' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20768]
WARNING: [Synth 8-7023] instance 'ISERDESE2_66' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20803]
WARNING: [Synth 8-7023] instance 'ISERDESE2_67' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20842]
WARNING: [Synth 8-7023] instance 'ISERDESE2_68' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20877]
WARNING: [Synth 8-7023] instance 'ISERDESE2_69' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20916]
WARNING: [Synth 8-7023] instance 'ISERDESE2_70' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20951]
WARNING: [Synth 8-7023] instance 'ISERDESE2_71' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:20990]
WARNING: [Synth 8-7023] instance 'ISERDESE2_72' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21035]
WARNING: [Synth 8-7023] instance 'ISERDESE2_73' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21074]
WARNING: [Synth 8-7023] instance 'ISERDESE2_74' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21109]
WARNING: [Synth 8-7023] instance 'ISERDESE2_75' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21148]
WARNING: [Synth 8-7023] instance 'ISERDESE2_76' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21183]
WARNING: [Synth 8-7023] instance 'ISERDESE2_77' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21222]
WARNING: [Synth 8-7023] instance 'ISERDESE2_78' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21257]
WARNING: [Synth 8-7023] instance 'ISERDESE2_79' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21296]
WARNING: [Synth 8-7023] instance 'ISERDESE2_80' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21331]
WARNING: [Synth 8-7023] instance 'ISERDESE2_81' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21370]
WARNING: [Synth 8-7023] instance 'ISERDESE2_82' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21405]
WARNING: [Synth 8-7023] instance 'ISERDESE2_83' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21444]
WARNING: [Synth 8-7023] instance 'ISERDESE2_84' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21479]
WARNING: [Synth 8-7023] instance 'ISERDESE2_85' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21518]
WARNING: [Synth 8-7023] instance 'ISERDESE2_86' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21553]
WARNING: [Synth 8-7023] instance 'ISERDESE2_87' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21592]
WARNING: [Synth 8-7023] instance 'ISERDESE2_88' of module 'ISERDESE2' has 28 connections declared, but only 26 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21627]
WARNING: [Synth 8-7023] instance 'ISERDESE2_89' of module 'ISERDESE2' has 28 connections declared, but only 22 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:21666]
INFO: [Synth 8-6157] synthesizing module 'FIFO_DUALCLOCK_MACRO' [C:/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 3'b110 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1100 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter DATA_P bound to: TRUE - type: string 
	Parameter d_size bound to: 36 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter DIP_WIDTH bound to: 2 - type: integer 
	Parameter DOP_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_WIDTH bound to: 9 - type: integer 
	Parameter MAX_D_WIDTH bound to: 32 - type: integer 
	Parameter MAX_DP_WIDTH bound to: 4 - type: integer 
	Parameter MAX_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter fin_width bound to: 34 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO18E1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14127]
	Parameter ALMOST_EMPTY_OFFSET bound to: 3'b110 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1100 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO18_36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO18E1' (4#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14127]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_DUALCLOCK_MACRO' (5#1) [C:/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (6#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 16 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:22751]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized0' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_1' of module 'PLLE2_ADV' has 21 connections declared, but only 9 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:22830]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 34 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 34 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized1' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_2' of module 'PLLE2_ADV' has 21 connections declared, but only 7 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:22898]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 2.285714 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 28 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized2' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_3' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:22966]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_4' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:23035]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_5' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:23104]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_6' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:23173]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_7' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:23242]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (8#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (9#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (10#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (11#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'daphne_ERG' (12#1) [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:4]
WARNING: [Synth 8-7023] instance 'daphne' of module 'daphne_ERG' has 85 connections declared, but only 84 given [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:222]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'FullMode_box_single' [C:/Users/HP/Desktop/loopback_2nd_v/loopback_2nd_v.srcs/sources_1/new/FullMode_box_single.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/loopback_2nd_v/loopback_2nd_v.srcs/sources_1/new/FullMode_box_single.v:703]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/loopback_2nd_v/loopback_2nd_v.srcs/sources_1/new/FullMode_box_single.v:770]
INFO: [Synth 8-6155] done synthesizing module 'FullMode_box_single' (13#1) [C:/Users/HP/Desktop/loopback_2nd_v/loopback_2nd_v.srcs/sources_1/new/FullMode_box_single.v:23]
INFO: [Synth 8-6157] synthesizing module 'felix_gtp0' [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/felix_gtp0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'felix_gtp0' (14#1) [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/felix_gtp0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:530]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (15#1) [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (16#1) [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MMCM_GTP' [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/MMCM_GTP_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MMCM_GTP' (17#1) [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/realtime/MMCM_GTP_stub.v:5]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_ep'. This will prevent further optimization [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:546]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mmcm_ep'. This will prevent further optimization [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:577]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_ep'. This will prevent further optimization [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'felix_gtp_inst'. This will prevent further optimization [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:425]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FullMode_box_single'. This will prevent further optimization [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:318]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'daphne'. This will prevent further optimization [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:222]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/new/top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 1460.461 ; gain = 374.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 1460.461 ; gain = 374.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 1460.461 ; gain = 374.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/ip/MMCM_GTP_1/MMCM_GTP/MMCM_GTP_in_context.xdc] for cell 'mmcm_ep'
Finished Parsing XDC File [c:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/FullMode_Integration_Speed_3.srcs/sources_1/ip/MMCM_GTP_1/MMCM_GTP/MMCM_GTP_in_context.xdc] for cell 'mmcm_ep'
Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/felix_gtp0/felix_gtp0/felix_gtp0_in_context.xdc] for cell 'felix_gtp_inst'
Finished Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/felix_gtp0/felix_gtp0/felix_gtp0_in_context.xdc] for cell 'felix_gtp_inst'
Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_ep'
Finished Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_ep'
Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_ep'
Finished Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/.Xil/Vivado-2104-LAPTOP-D1HA32OK/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_ep'
Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'adn2814_data_p'. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'adn2814_data_n'. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'adn2814_data_p'. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'adn2814_data_p'. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:12]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'adn2814_clk_p'. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:37]
WARNING: [Vivado 12-627] No clocks matched 'adn2814_clk'. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:38]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks adn2814_clk]'. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/HP/Documents/DUNE at CERN/codigo/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1675.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  FD => FDRE: 64 instances
  OBUFDS => OBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1675.445 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_ep' at clock pin 'clk' is different from the actual clock period '4.167', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:39 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:39 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mmcm_ep. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for felix_gtp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_ep. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_ep. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:41 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer5_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer6_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer7_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer8_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer9_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer10_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer11_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer12_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer13_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer14_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer15_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer16_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer17_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer18_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer19_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer20_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer21_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer22_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer23_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer24_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer25_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer26_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer27_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer28_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer29_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer30_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer31_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer32_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer33_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer34_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer35_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer36_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer37_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer38_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer39_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer40_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer41_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer42_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer43_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'clockdomainsrenamer44_state_reg' in module 'daphne_ERG'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FullMode_box_single'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'FullMode_box_single'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'FullMode_box_single'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer5_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer6_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer7_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer8_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer9_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer10_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer11_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer12_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer13_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer14_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer15_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer16_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer17_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer18_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer19_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer20_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer21_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer22_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer23_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer24_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer25_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer26_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer27_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer28_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer29_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer30_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer31_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer32_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer33_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer34_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer35_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer36_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer37_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer38_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer39_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer40_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer41_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer42_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer43_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockdomainsrenamer44_state_reg' using encoding 'sequential' in module 'daphne_ERG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FullMode_box_single'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
*
                 iSTATE4 |                              001 |                              001
                 iSTATE5 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
                 iSTATE1 |                              101 |                              101
                 iSTATE2 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'FullMode_box_single'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'FullMode_box_single'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:11 ; elapsed = 00:04:01 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 40    
	   3 Input    9 Bit       Adders := 40    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 89    
	   2 Input    3 Bit       Adders := 40    
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 19    
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 3     
	  26 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 3     
	  21 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 1     
+---Registers : 
	              224 Bit    Registers := 80    
	               34 Bit    Registers := 40    
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 5     
	               14 Bit    Registers := 2040  
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 88    
	                3 Bit    Registers := 40    
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 221   
+---RAMs : 
	              160 Bit	(16 X 10 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  224 Bit        Muxes := 120   
	   4 Input  224 Bit        Muxes := 80    
	   2 Input   40 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 45    
	   4 Input    4 Bit        Muxes := 40    
	   5 Input    4 Bit        Muxes := 40    
	   4 Input    3 Bit        Muxes := 41    
	   2 Input    3 Bit        Muxes := 123   
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 41    
	   2 Input    2 Bit        Muxes := 44    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 499   
	   4 Input    1 Bit        Muxes := 366   
	   3 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_40)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_41)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_42)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_43)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_44)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_45)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_46)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_47)
warning: Removed RAM storage_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element storage_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_1254/memdat_1_reg[7]' (FDE) to 'i_1254/memdat_1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_56)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_24)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_48)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reset_re_reg)
INFO: [Synth 8-3886] merging instance 'reset_storage_reg[1]' (FDRE) to 'reset_storage_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_tx_fifo_produce_reg[0]' (FDRE) to 'reset_storage_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_tx_fifo_produce_reg[1]' (FDRE) to 'reset_storage_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_tx_fifo_produce_reg[2]' (FDRE) to 'reset_storage_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_tx_fifo_produce_reg[3]' (FDRE) to 'reset_storage_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reset_storage_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_32)
INFO: [Synth 8-3886] merging instance 'i_1254/memdat_1_reg[6]' (FDE) to 'i_1254/memdat_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1254/memdat_1_reg[5]' (FDE) to 'i_1254/memdat_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1254/memdat_1_reg[4]' (FDE) to 'i_1254/memdat_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1254/memdat_1_reg[3]' (FDE) to 'i_1254/memdat_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1254/memdat_1_reg[2]' (FDE) to 'i_1254/memdat_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1254/memdat_1_reg[1]' (FDE) to 'i_1254/memdat_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (crg_s7pll0_den_pipe_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1254/\memdat_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_57)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_49)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_33)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_58)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_26)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_50)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_34)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_59)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_27)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_51)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_35)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_60)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_28)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_52)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_36)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_61)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_29)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_53)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_37)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_62)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_30)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_54)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_38)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_63)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_31)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_55)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_39)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:52 ; elapsed = 00:06:51 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:32 ; elapsed = 00:07:48 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:56 ; elapsed = 00:08:17 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:33 ; elapsed = 00:10:08 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin status_bits_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin we_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/HP/Documents/DUNE at CERN/FullMode_Integration_Speed_3/daphne_ERG.v:16426]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:08 ; elapsed = 00:10:50 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:08 ; elapsed = 00:10:51 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:19 ; elapsed = 00:11:04 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:20 ; elapsed = 00:11:04 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:37 ; elapsed = 00:11:24 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:37 ; elapsed = 00:11:24 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|daphne_ERG          | selftrigger31_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger24_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger25_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger26_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger27_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger28_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger29_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger30_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger8_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger9_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger10_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger11_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger15_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger14_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger13_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger12_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger39_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger32_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger33_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger34_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger35_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger36_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger37_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger38_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger7_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger6_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger5_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger4_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger3_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger2_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger1_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger0_reg_trigger49_reg[13]  | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger19_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger22_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger20_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger21_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger16_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger23_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger17_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|daphne_ERG          | selftrigger18_reg_trigger49_reg[13] | 49     | 14    | YES          | NO                 | YES               | 0      | 28      | 
|FullMode_box_single | FMSC_dtd_reg[1]                     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|FullMode_box_single | FMSC_crc_delay2_reg[19]             | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|FullMode_box_single | FMSC_dd_reg[31]                     | 4      | 32    | YES          | NO                 | YES               | 32     | 0       | 
+--------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |felix_gtp0    |         1|
|2     |ila_0         |         1|
|3     |vio_0         |         1|
|4     |MMCM_GTP      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |MMCM_GTP   |     1|
|2     |felix_gtp0 |     1|
|3     |ila        |     1|
|4     |vio        |     1|
|5     |BUFG       |    19|
|6     |CARRY4     |   288|
|7     |FIFO18E1   |    40|
|8     |IDELAYCTRL |     1|
|9     |ISERDESE2  |    90|
|11    |LUT1       |    61|
|12    |LUT2       | 11182|
|13    |LUT3       |   597|
|14    |LUT4       |   350|
|15    |LUT5       |   366|
|16    |LUT6       | 11874|
|17    |MUXF7      |  1455|
|18    |MUXF8      |    64|
|19    |ODDR       |     1|
|20    |PLLE2_ADV  |     8|
|24    |SRL16E     |    54|
|25    |SRLC32E    |  1120|
|26    |FD         |    24|
|27    |FDPE       |    14|
|28    |FDRE       | 22876|
|29    |FDSE       |    80|
|30    |IBUF       |     7|
|31    |IBUFDS     |    52|
|32    |OBUF       |     7|
|33    |OBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:37 ; elapsed = 00:11:25 . Memory (MB): peak = 1675.445 ; gain = 589.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:37 ; elapsed = 00:10:24 . Memory (MB): peak = 1675.445 ; gain = 374.398
Synthesis Optimization Complete : Time (s): cpu = 00:07:38 ; elapsed = 00:11:36 . Memory (MB): peak = 1675.445 ; gain = 589.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1675.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2023 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'daphne_ERG' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: status_bits[30]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets status_bits[30]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: status_bits[31]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets status_bits[31]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: status_bits[28]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets status_bits[28]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: status_bits[29]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets status_bits[29]]
INFO: [Opt 31-138] Pushed 5 inverter(s) to 90 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1675.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FD => FDRE: 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 240 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:42 ; elapsed = 00:13:02 . Memory (MB): peak = 1675.445 ; gain = 589.383
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Documents/DUNE at CERN/FM_Integration/FM_Integration.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1675.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 12 15:03:45 2022...
