Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto d9f78f8e6e4e486fa85229df5a32619f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tbevent_timestamp_behav xil_defaultlib.tbevent_timestamp -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
