# do CRC_8_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:27:37 on Dec 08,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR2
# -- Compiling architecture logicFunction of gateXOR2
# ** Warning: /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd(11): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 04:27:37 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:27:37 on Dec 08,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR3
# -- Compiling architecture logicFunction of gateXOR3
# End time: 04:27:37 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:27:37 on Dec 08,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR4
# -- Compiling architecture logicFunction of gateXOR4
# End time: 04:27:37 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8_v3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:27:37 on Dec 08,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8_v3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity encoder_CRC_8_v3
# -- Compiling architecture logicFunction of encoder_CRC_8_v3
# End time: 04:27:37 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
