
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11222309838                       # Number of ticks simulated
final_tick                               536049903375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173461                       # Simulator instruction rate (inst/s)
host_op_rate                                   228118                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 251988                       # Simulator tick rate (ticks/s)
host_mem_usage                               67389136                       # Number of bytes of host memory used
host_seconds                                 44535.17                       # Real time elapsed on the host
sim_insts                                  7725097776                       # Number of instructions simulated
sim_ops                                   10159290994                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       316544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       213248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        86912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       212992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       214144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       318208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       176512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       213504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1786240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34176                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       436864                       # Number of bytes written to this memory
system.physmem.bytes_written::total            436864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1666                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2486                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1668                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13955                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3413                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3413                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28206671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       342176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19002149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7744573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       376393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18979337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       364987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19081990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28354947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       433422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15728669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       364987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19024960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               159168658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       342176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       376393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       364987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       433422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       364987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3045362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38928171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38928171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38928171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28206671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       342176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19002149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7744573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       376393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18979337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       364987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19081990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28354947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       433422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15728669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       364987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19024960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198096830                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078916                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700046                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205541                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       853339                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817662                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11802464                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078916                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030824                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         598520                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        585988                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1242879                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23620563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21149890     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133385      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210708      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          335412      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139587      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155668      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          167783      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109739      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218391      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23620563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438557                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19988851                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       774388                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462602                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6443                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        388276                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340785                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14407928                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        388276                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20019396                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         203958                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       482623                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438813                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87492                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14398731                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1586                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3440                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19988247                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66978167                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66978167                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2964240                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3643                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           267587                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169289                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14378883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13593242                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1845521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4143396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23620563                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268104                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17889147     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2301217      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254945      5.31%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859822      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802851      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229662      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179611      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61175      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42133      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23620563                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3217     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9667     38.33%     51.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12336     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11387433     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       214900      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256653      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732610      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13593242                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.505099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25220                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50849778                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16228207                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13618462                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40413                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248988                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23044                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        388276                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         139173                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14382553                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372546                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737260                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1993                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13398758                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181459                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913672                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884631                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732213                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.497873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373044                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372808                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7818193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20429419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2125412                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209594                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23232287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527593                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.380333                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18255026     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2410767     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939102      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505513      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       378067      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211117      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130728      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116276      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285691      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23232287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37329134                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29153523                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3291452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.691202                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.691202                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371581                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371581                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60418503                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18538698                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13438989                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1965689                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1759333                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       159265                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1327618                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1296096                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          115223                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4699                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20853558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11174851                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1965689                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1411319                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2490906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         525197                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        515264                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1264011                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       155970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24224816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.515570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.752298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21733910     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          382669      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          188655      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          379713      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          117872      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          353299      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           54738      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           87627      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          926333      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24224816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073041                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.415237                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20681499                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       692543                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2485717                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1990                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        363063                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       181052                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2000                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12466395                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4748                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        363063                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20701807                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         449568                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       179805                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2465227                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        65342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12447004                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9429                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48761                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     16272990                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     56361260                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     56361260                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     13123101                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3149889                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1631                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          830                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           157027                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2281814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       355810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3083                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        80036                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12381620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11571238                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7883                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2289753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4713986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24224816                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.477661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.089739                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19156480     79.08%     79.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1572376      6.49%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1720960      7.10%     92.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       987675      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       506001      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       127266      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       147691      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3499      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2868      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24224816                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          19011     57.07%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7895     23.70%     80.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6403     19.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      9051189     78.22%     78.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        88346      0.76%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          802      0.01%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2078757     17.96%     96.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       352144      3.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11571238                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.429966                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33309                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002879                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     47408484                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14673050                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11271445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11604547                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8767                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       476183                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9457                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        363063                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         379417                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8083                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12383265                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2281814                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       355810                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          827                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          208                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        61335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       168600                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11425021                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2048986                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       146217                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2401070                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1738730                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            352084                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.424532                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11274612                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11271445                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6827193                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14747984                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.418826                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.462924                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8975115                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10076023                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2307699                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1619                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       158101                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23861753                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.422267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.291711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20123948     84.34%     84.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1458244      6.11%     90.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       945649      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       297515      1.25%     95.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       498945      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        95036      0.40%     98.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        60823      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        54706      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       326887      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23861753                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8975115                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10076023                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2151984                       # Number of memory references committed
system.switch_cpus1.commit.loads              1805631                       # Number of loads committed
system.switch_cpus1.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1548310                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8797396                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       123318                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       326887                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35918549                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25130801                       # The number of ROB writes
system.switch_cpus1.timesIdled                 472538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2687199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8975115                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10076023                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8975115                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.998515                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.998515                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.333498                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.333498                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53154982                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14655050                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13286787                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2413447                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2009294                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       220978                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       917453                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          881152                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          259270                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10190                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20988326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13237339                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2413447                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1140422                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2758260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         616646                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1020075                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1305105                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       211306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     25161357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.646709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.018892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        22403097     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          168687      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          211716      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          339081      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142840      0.57%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          183590      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          213402      0.85%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           98549      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1400395      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     25161357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089679                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491875                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20866087                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1155369                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2745160                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1370                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        393370                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       367279                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16182974                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        393370                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20887566                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          67113                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1029059                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2725028                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        59213                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16083611                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8515                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        41211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     22456777                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     74788758                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     74788758                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18760838                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3695939                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3878                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2017                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           208148                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1509383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       787133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8743                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       177028                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          15700906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15052868                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15832                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1924761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3934530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     25161357                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598253                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320326                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18785919     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2905765     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1188795      4.72%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       666662      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       903223      3.59%     97.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       279022      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       273841      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       146561      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11569      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     25161357                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         103544     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14319     10.90%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13449     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12680455     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205596      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1861      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1380356      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       784600      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15052868                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559336                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             131312                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008723                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     55414237                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     17629659                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14658153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15184180                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        11221                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       289925                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12105                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        393370                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          51139                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6539                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     15704803                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1509383                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       787133                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2016                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       124348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       254879                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14788908                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1356736                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       263960                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2141221                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2090525                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            784485                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549528                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14658242                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14658153                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8781354                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         23598835                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544669                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372110                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10914786                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13449676                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2255175                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       222648                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     24767987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543027                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363126                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19075641     77.02%     77.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2884921     11.65%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1047948      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       520875      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       477426      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       200461      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       198483      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94529      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       267703      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     24767987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10914786                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13449676                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1994486                       # Number of memory references committed
system.switch_cpus2.commit.loads              1219458                       # Number of loads committed
system.switch_cpus2.commit.membars               1872                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1949396                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12109215                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       277758                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       267703                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            40205057                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           31803084                       # The number of ROB writes
system.switch_cpus2.timesIdled                 320552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1750658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10914786                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13449676                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10914786                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.465648                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.465648                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.405573                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.405573                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66539191                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20479930                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14962875                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3748                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1963421                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1756775                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       158679                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1327595                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1294547                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          115126                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4660                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20814494                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11159552                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1963421                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1409673                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2487410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         523364                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        517962                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1261662                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       155408                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24183706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.752508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21696296     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          382312      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          188570      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          379110      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          117507      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          352676      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           54426      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87885      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          924924      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24183706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.072957                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.414668                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20642372                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       695311                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2482216                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2000                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        361803                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       181171                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2012                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12448080                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4788                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        361803                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20662693                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         455558                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       176332                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2461723                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        65593                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12428808                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9601                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48901                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     16248472                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     56277682                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     56277682                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     13110879                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3137577                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1629                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157500                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2277958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       355827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3092                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79348                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12363372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11556504                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7783                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2281473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4695149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24183706                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477863                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.090016                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19122193     79.07%     79.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1570547      6.49%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1718165      7.10%     92.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       985985      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       505356      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       127768      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       147298      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3532      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2862      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24183706                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18934     57.02%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7865     23.69%     80.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6404     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      9039207     78.22%     78.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        88326      0.76%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          801      0.01%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2076023     17.96%     96.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       352147      3.05%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11556504                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.429418                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              33203                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     47337700                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14646525                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11257865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11589707                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9092                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       474905                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9593                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        361803                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         385265                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8144                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12365022                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2277958                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       355827                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          827                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       106840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        61015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       167855                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11411039                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2046106                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       145465                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2398191                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1737158                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            352085                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.424013                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11261183                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11257865                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6818349                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14727630                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.418321                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.462963                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8965421                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     10066068                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2299399                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       157504                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23821903                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.422555                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.292053                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20087700     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1456801      6.12%     90.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       944851      3.97%     94.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       296926      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       498665      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        95173      0.40%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        60712      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        54610      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       326465      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23821903                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8965421                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      10066068                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2149284                       # Number of memory references committed
system.switch_cpus3.commit.loads              1803050                       # Number of loads committed
system.switch_cpus3.commit.membars                806                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1546739                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8788953                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       123291                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       326465                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35860866                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25093037                       # The number of ROB writes
system.switch_cpus3.timesIdled                 471809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2728309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8965421                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             10066068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8965421                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.001757                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.001757                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.333138                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.333138                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53088171                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14636502                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13269046                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1614                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1965224                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1758928                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       159111                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1326779                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1296364                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          114999                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4644                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20844798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11170540                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1965224                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1411363                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2489901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         524477                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        513023                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1263542                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       155846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24212247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.515531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.752111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21722346     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          382434      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          188806      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          379814      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          117825      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          353306      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           54685      0.23%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           87500      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          925531      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24212247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073024                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.415076                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20673525                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       689504                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2484719                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2006                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        362489                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       180967                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2011                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12459157                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4796                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        362489                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20693756                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         452502                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       174063                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2464284                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        65149                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12439668                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9632                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        48390                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     16263393                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     56324866                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     56324866                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     13118312                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3145068                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1629                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           156525                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2280333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       355511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3114                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        79381                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12373895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11566262                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7971                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2286016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4699838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24212247                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.477703                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.089826                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     19145912     79.08%     79.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1572210      6.49%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1720446      7.11%     92.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       986452      4.07%     96.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       505664      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       127459      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       147740      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3499      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2865      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24212247                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          19102     57.24%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7869     23.58%     80.82% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6402     19.18%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9046801     78.22%     78.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        88354      0.76%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          801      0.01%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2078345     17.97%     96.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       351961      3.04%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11566262                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.429781                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              33373                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002885                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     47386115                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14661586                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11266837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11599635                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8762                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       475403                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9273                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        362489                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         382900                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         8162                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12375542                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2280333                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       355511                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          827                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       107304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        61153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       168457                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11420599                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2048592                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       145663                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2400487                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1738330                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            351895                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.424368                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11269986                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11266837                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6823796                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14738314                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.418655                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.462997                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8971717                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     10072364                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2303630                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       157936                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23849758                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.422326                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.291732                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20113181     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1457883      6.11%     90.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       945274      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       296929      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       499253      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        95256      0.40%     98.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        60629      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        54744      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       326609      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23849758                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8971717                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10072364                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2151166                       # Number of memory references committed
system.switch_cpus4.commit.loads              1804928                       # Number of loads committed
system.switch_cpus4.commit.membars                806                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1547790                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8794202                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       123293                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       326609                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35899104                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25114778                       # The number of ROB writes
system.switch_cpus4.timesIdled                 472518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2699768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8971717                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10072364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8971717                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.999650                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.999650                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.333372                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.333372                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53133580                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14648436                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13281742                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1614                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2082093                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1703061                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       206040                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       855166                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          819387                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          213279                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9067                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20209401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11819638                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2082093                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1032666                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2475025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         599654                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        577958                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1245038                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       207253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23651540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21176515     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          133874      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          211049      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          336955      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          140387      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          155387      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          166784      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          109228      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1221361      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23651540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077367                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439196                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20022577                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       766654                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2467121                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6301                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        388884                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       340863                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14429847                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        388884                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20053248                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         199785                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       478427                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2443140                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        88051                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14420339                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1994                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24830                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33135                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4004                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     20019912                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     67077666                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     67077666                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17048440                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2971463                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3677                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2026                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           267643                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1374846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       738383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22243                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       169510                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14400717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3689                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13614419                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17433                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1847155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4148089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          362                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23651540                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575625                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268178                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17910455     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2305037      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1258398      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       860683      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       803677      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       229654      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       180129      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        61271      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        42236      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23651540                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3202     12.66%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9696     38.34%     51.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12393     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11405250     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       215338      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1649      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1258460      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       733722      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13614419                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505886                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25291                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001858                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50923102                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16251714                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13392799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13639710                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        40255                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       249665                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        23122                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        388884                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         130675                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12645                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14404426                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1374846                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       738383                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       117933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       237721                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13418633                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1182986                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       195786                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1916333                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1887768                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            733347                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498611                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13393025                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13392799                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7830907                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20459594                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497651                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382750                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10014502                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12274829                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2129620                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3327                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       210116                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23262656                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527662                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380274                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18277422     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2414843     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       940827      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       506499      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       378093      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       211498      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       131162      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       116495      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       285817      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23262656                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10014502                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12274829                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1840439                       # Number of memory references committed
system.switch_cpus5.commit.loads              1125178                       # Number of loads committed
system.switch_cpus5.commit.membars               1660                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1762123                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11060385                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       249352                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       285817                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37381223                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29197825                       # The number of ROB writes
system.switch_cpus5.timesIdled                 329092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3260475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10014502                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12274829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10014502                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.687304                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.687304                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372120                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372120                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60506279                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18567764                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13458608                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3324                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2118068                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1736383                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       209488                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       874826                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          826712                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          217305                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9345                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20254201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12046923                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2118068                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1044017                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2648781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         593740                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1088271                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1249297                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       208104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24372114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21723333     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          285912      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          330777      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          182534      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          211402      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          115928      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           79190      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          205120      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1237918      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24372114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078703                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447641                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20090887                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1255026                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2627890                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19632                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        378677                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       343990                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2178                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14707886                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11332                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        378677                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20121975                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         351726                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       815466                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2617566                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        86702                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14698613                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         22501                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        40295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20428095                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68444446                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68444446                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17429319                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2998776                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3809                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2108                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           235117                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1405141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       764484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        20022                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       169219                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14674386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13865297                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18734                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1840121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4259385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          390                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24372114                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568900                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259721                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18528871     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2351531      9.65%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1262167      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       873788      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       763852      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       391285      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        93572      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        61581      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        45467      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24372114                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3433     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13004     43.41%     54.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13518     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11605777     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       216723      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1697      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1282474      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       758626      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13865297                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515208                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29955                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52151397                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16518477                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13633979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13895252                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        34895                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       250081                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        17063                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        378677                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         302500                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13960                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14678220                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         4729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1405141                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       764484                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2103                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9610                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       120681                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       118013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       238694                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13659627                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1204111                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       205670                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1962484                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1911098                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            758373                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507566                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13634233                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13633979                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8105859                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         21231477                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506613                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381785                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10235642                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12557984                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2120328                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       210521                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23993437                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.523392                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.341443                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18862938     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2379752      9.92%     88.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       996833      4.15%     92.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       597796      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       415677      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       268175      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       139356      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       111821      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       221089      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23993437                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10235642                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12557984                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1902481                       # Number of memory references committed
system.switch_cpus6.commit.loads              1155060                       # Number of loads committed
system.switch_cpus6.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1797265                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11321584                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       255538                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       221089                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38450595                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29735321                       # The number of ROB writes
system.switch_cpus6.timesIdled                 312115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2539901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10235642                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12557984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10235642                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.629245                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.629245                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380337                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380337                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        61618888                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18924853                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13724700                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3418                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1964219                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1757701                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       158741                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1326503                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1294414                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          114865                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4675                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20823327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11162876                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1964219                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1409279                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2487824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         523517                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        522348                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1261998                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       155480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24197431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.515504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.752332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21709607     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          382579      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          188647      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          379310      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          117036      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          352599      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           54330      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           87634      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          925689      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24197431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.072987                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.414792                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20651076                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       699771                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2482664                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2022                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        361894                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       181277                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2013                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12450956                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4798                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        361894                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20671416                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         459822                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       176523                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2462090                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        65682                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12431171                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9522                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        48977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     16253076                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     56283870                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     56283870                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     13112268                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3140792                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1629                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           157943                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2277613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       355515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3166                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        79353                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12365123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1633                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11558076                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         8113                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2282085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4691162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24197431                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.477657                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.089790                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19134825     79.08%     79.08% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1571105      6.49%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1718932      7.10%     92.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       985377      4.07%     96.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       506136      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       127148      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       147519      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3534      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2855      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24197431                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          19184     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7873     23.53%     80.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6400     19.13%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      9041311     78.23%     78.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        88386      0.76%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          801      0.01%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      2075666     17.96%     96.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       351912      3.04%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11558076                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.429476                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              33457                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002895                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     47355153                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14648886                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11259412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      11591533                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8822                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       474211                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9281                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        361894                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         389828                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         8172                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12366768                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2277613                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       355515                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          826                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       106679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        61255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       167934                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11412484                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      2046232                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       145592                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2398081                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1737467                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            351849                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.424066                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11262527                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11259412                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6818818                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14724479                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.418379                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.463094                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8966596                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     10067243                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2299993                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       157564                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23835537                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.422363                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.291816                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20100819     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1457426      6.11%     90.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       944396      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       297177      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       498719      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        95130      0.40%     98.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        60656      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        54680      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       326534      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23835537                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8966596                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10067243                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2149632                       # Number of memory references committed
system.switch_cpus7.commit.loads              1803398                       # Number of loads committed
system.switch_cpus7.commit.membars                806                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1546937                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8789930                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       123291                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       326534                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35876200                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25096675                       # The number of ROB writes
system.switch_cpus7.timesIdled                 471707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2714584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8966596                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10067243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8966596                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      3.001364                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                3.001364                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.333182                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.333182                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53093853                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       14639246                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13272380                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1614                       # number of misc regfile writes
system.l20.replacements                          2507                       # number of replacements
system.l20.tagsinuse                      4095.558104                       # Cycle average of tags in use
system.l20.total_refs                          327157                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6603                       # Sample count of references to valid blocks.
system.l20.avg_refs                         49.546721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.483649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.572344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   927.554722                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3103.947390                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006487                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.226454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.757800                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999892                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4859                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4860                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1587                       # number of Writeback hits
system.l20.Writeback_hits::total                 1587                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4874                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4875                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4874                       # number of overall hits
system.l20.overall_hits::total                   4875                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2473                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2507                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2473                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2507                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2473                       # number of overall misses
system.l20.overall_misses::total                 2507                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29832742                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1290160443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1319993185                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29832742                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1290160443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1319993185                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29832742                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1290160443                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1319993185                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7332                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7367                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1587                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1587                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7347                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7382                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7347                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7382                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.337289                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340301                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.336600                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.339610                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.336600                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.339610                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521698.521229                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 526523.009573                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521698.521229                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 526523.009573                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521698.521229                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 526523.009573                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 540                       # number of writebacks
system.l20.writebacks::total                      540                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2473                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2507                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2473                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2507                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2473                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2507                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1112536172                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1139925361                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1112536172                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1139925361                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1112536172                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1139925361                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337289                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340301                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.339610                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.339610                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449873.098261                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 454696.992820                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449873.098261                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 454696.992820                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449873.098261                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 454696.992820                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1696                       # number of replacements
system.l21.tagsinuse                      4095.758752                       # Cycle average of tags in use
system.l21.total_refs                          178698                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5792                       # Sample count of references to valid blocks.
system.l21.avg_refs                         30.852555                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.740194                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.602192                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   872.446667                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3141.969699                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013120                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006739                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.213000                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.767082                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999941                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4104                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4105                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             699                       # number of Writeback hits
system.l21.Writeback_hits::total                  699                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4113                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4114                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4113                       # number of overall hits
system.l21.overall_hits::total                   4114                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           30                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1666                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1696                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           30                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1666                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1696                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           30                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1666                       # number of overall misses
system.l21.overall_misses::total                 1696                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     26580784                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    716524065                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      743104849                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     26580784                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    716524065                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       743104849                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     26580784                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    716524065                       # number of overall miss cycles
system.l21.overall_miss_latency::total      743104849                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           31                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5770                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5801                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          699                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              699                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           31                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5779                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5810                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           31                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5779                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5810                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.967742                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.288735                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.292363                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.967742                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.288285                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.291910                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.967742                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.288285                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.291910                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 886026.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 430086.473589                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 438151.443986                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 886026.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 430086.473589                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 438151.443986                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 886026.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 430086.473589                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 438151.443986                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 255                       # number of writebacks
system.l21.writebacks::total                      255                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1666                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1696                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1666                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1696                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1666                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1696                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     24415649                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    596006053                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    620421702                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     24415649                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    596006053                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    620421702                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     24415649                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    596006053                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    620421702                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.288735                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.292363                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.967742                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.288285                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.291910                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.967742                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.288285                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.291910                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 813854.966667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 357746.730492                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 365814.682783                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 813854.966667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 357746.730492                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 365814.682783                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 813854.966667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 357746.730492                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 365814.682783                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           713                       # number of replacements
system.l22.tagsinuse                      4095.488543                       # Cycle average of tags in use
system.l22.total_refs                          252400                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4808                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.495840                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          122.488543                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    30.057118                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   330.218497                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3612.724384                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029904                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007338                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.080620                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.882013                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3210                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3212                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             998                       # number of Writeback hits
system.l22.Writeback_hits::total                  998                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3225                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3227                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3225                       # number of overall hits
system.l22.overall_hits::total                   3227                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          679                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  713                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          679                       # number of demand (read+write) misses
system.l22.demand_misses::total                   713                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          679                       # number of overall misses
system.l22.overall_misses::total                  713                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     52915491                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    311938439                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      364853930                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     52915491                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    311938439                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       364853930                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     52915491                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    311938439                       # number of overall miss cycles
system.l22.overall_miss_latency::total      364853930                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3889                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3925                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          998                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              998                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3904                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3940                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3904                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3940                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.174595                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.181656                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.173924                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.180964                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.173924                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.180964                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1556337.970588                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 459408.599411                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 511716.591865                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1556337.970588                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 459408.599411                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 511716.591865                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1556337.970588                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 459408.599411                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 511716.591865                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 412                       # number of writebacks
system.l22.writebacks::total                      412                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          679                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             713                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          679                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              713                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          679                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             713                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     50474291                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    263186239                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    313660530                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     50474291                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    263186239                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    313660530                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     50474291                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    263186239                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    313660530                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.174595                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.181656                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.173924                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.180964                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.173924                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.180964                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1484537.970588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 387608.599411                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 439916.591865                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1484537.970588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 387608.599411                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 439916.591865                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1484537.970588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 387608.599411                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 439916.591865                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1697                       # number of replacements
system.l23.tagsinuse                      4095.740190                       # Cycle average of tags in use
system.l23.total_refs                          178701                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5793                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.847747                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.740190                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.354695                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   869.679992                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3143.965313                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013120                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006923                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.212324                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.767570                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999937                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4106                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4107                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             700                       # number of Writeback hits
system.l23.Writeback_hits::total                  700                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4115                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4116                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4115                       # number of overall hits
system.l23.overall_hits::total                   4116                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1664                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1697                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1664                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1697                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1664                       # number of overall misses
system.l23.overall_misses::total                 1697                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29428655                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    738239851                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      767668506                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29428655                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    738239851                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       767668506                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29428655                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    738239851                       # number of overall miss cycles
system.l23.overall_miss_latency::total      767668506                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5770                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5804                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          700                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              700                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5779                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5813                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5779                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5813                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.288388                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.292385                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.287939                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.291932                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.287939                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.291932                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 891777.424242                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 443653.756611                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 452368.005893                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 891777.424242                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 443653.756611                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 452368.005893                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 891777.424242                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 443653.756611                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 452368.005893                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 256                       # number of writebacks
system.l23.writebacks::total                      256                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1664                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1697                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1664                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1697                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1664                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1697                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27056597                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    618693428                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    645750025                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27056597                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    618693428                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    645750025                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27056597                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    618693428                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    645750025                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.288388                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.292385                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.287939                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.291932                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.287939                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.291932                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 819896.878788                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 371810.954327                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 380524.469652                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 819896.878788                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 371810.954327                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 380524.469652                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 819896.878788                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 371810.954327                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 380524.469652                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1705                       # number of replacements
system.l24.tagsinuse                      4095.760922                       # Cycle average of tags in use
system.l24.total_refs                          178701                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5801                       # Sample count of references to valid blocks.
system.l24.avg_refs                         30.805206                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.739932                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    28.231496                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   874.781279                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3139.008216                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013120                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006892                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.213570                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.766359                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999942                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4108                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4109                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             698                       # number of Writeback hits
system.l24.Writeback_hits::total                  698                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4117                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4118                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4117                       # number of overall hits
system.l24.overall_hits::total                   4118                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1673                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1705                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1673                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1705                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1673                       # number of overall misses
system.l24.overall_misses::total                 1705                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28554908                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    724052531                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      752607439                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28554908                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    724052531                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       752607439                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28554908                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    724052531                       # number of overall miss cycles
system.l24.overall_miss_latency::total      752607439                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           33                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5781                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5814                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          698                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              698                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           33                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5790                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5823                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           33                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5790                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5823                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.289396                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.293258                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.288946                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.292804                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.288946                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.292804                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 892340.875000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 432786.928273                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 441411.987683                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 892340.875000                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 432786.928273                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 441411.987683                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 892340.875000                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 432786.928273                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 441411.987683                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 257                       # number of writebacks
system.l24.writebacks::total                      257                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1673                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1705                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1673                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1705                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1673                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1705                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26255174                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    603876686                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    630131860                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26255174                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    603876686                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    630131860                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26255174                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    603876686                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    630131860                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.289396                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.293258                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.288946                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.292804                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.288946                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.292804                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 820474.187500                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 360954.384937                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 369578.803519                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 820474.187500                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 360954.384937                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 369578.803519                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 820474.187500                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 360954.384937                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 369578.803519                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2520                       # number of replacements
system.l25.tagsinuse                      4095.555162                       # Cycle average of tags in use
system.l25.total_refs                          327178                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6616                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.452539                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.470986                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    27.282164                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   933.161541                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3097.640471                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009148                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006661                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.227823                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.756260                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999891                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4870                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4871                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1597                       # number of Writeback hits
system.l25.Writeback_hits::total                 1597                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4885                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4886                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4885                       # number of overall hits
system.l25.overall_hits::total                   4886                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2486                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2520                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2486                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2520                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2486                       # number of overall misses
system.l25.overall_misses::total                 2520                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     33563767                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1260053511                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1293617278                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     33563767                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1260053511                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1293617278                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     33563767                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1260053511                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1293617278                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7356                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7391                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1597                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1597                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7371                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7406                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7371                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7406                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.337955                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.340955                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.337268                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.340265                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.337268                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.340265                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 987169.617647                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 506859.819389                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 513340.189683                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 987169.617647                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 506859.819389                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 513340.189683                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 987169.617647                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 506859.819389                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 513340.189683                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 544                       # number of writebacks
system.l25.writebacks::total                      544                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2486                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2520                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2486                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2520                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2486                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2520                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31122567                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1081531406                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1112653973                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31122567                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1081531406                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1112653973                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31122567                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1081531406                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1112653973                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.337955                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.340955                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.337268                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.340265                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.337268                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.340265                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 915369.617647                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 435048.835881                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 441529.354365                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 915369.617647                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 435048.835881                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 441529.354365                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 915369.617647                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 435048.835881                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 441529.354365                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1419                       # number of replacements
system.l26.tagsinuse                      4095.448399                       # Cycle average of tags in use
system.l26.total_refs                          346268                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5515                       # Sample count of references to valid blocks.
system.l26.avg_refs                         62.786582                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          146.858211                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.586840                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   652.004406                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3266.998942                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.035854                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007223                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.159181                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.797607                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4245                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2444                       # number of Writeback hits
system.l26.Writeback_hits::total                 2444                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4260                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4260                       # number of overall hits
system.l26.overall_hits::total                   4261                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1377                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1415                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1379                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1417                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1379                       # number of overall misses
system.l26.overall_misses::total                 1417                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32349560                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    700315927                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      732665487                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       862112                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       862112                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32349560                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    701178039                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       733527599                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32349560                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    701178039                       # number of overall miss cycles
system.l26.overall_miss_latency::total      733527599                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5622                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5661                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2444                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2444                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5639                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5678                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5639                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5678                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.244931                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.249956                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.244547                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.249560                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.244547                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.249560                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 851304.210526                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 508580.920116                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 517784.796466                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       431056                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       431056                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 851304.210526                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 508468.483684                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 517662.384615                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 851304.210526                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 508468.483684                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 517662.384615                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 893                       # number of writebacks
system.l26.writebacks::total                      893                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1377                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1415                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1379                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1417                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1379                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1417                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29619651                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    601379424                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    630999075                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       718512                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       718512                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29619651                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    602097936                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    631717587                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29619651                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    602097936                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    631717587                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.244931                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.249956                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.244547                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.249560                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.244547                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.249560                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 779464.500000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 436731.607843                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 445935.742049                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       359256                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       359256                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 779464.500000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 436619.242930                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 445813.399435                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 779464.500000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 436619.242930                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 445813.399435                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1700                       # number of replacements
system.l27.tagsinuse                      4095.761161                       # Cycle average of tags in use
system.l27.total_refs                          178717                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5796                       # Sample count of references to valid blocks.
system.l27.avg_refs                         30.834541                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.742428                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    27.852217                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   872.393189                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3141.773327                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.013121                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006800                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.212987                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.767035                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999942                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4122                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4123                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             700                       # number of Writeback hits
system.l27.Writeback_hits::total                  700                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4131                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4132                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4131                       # number of overall hits
system.l27.overall_hits::total                   4132                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1668                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1700                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1668                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1700                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1668                       # number of overall misses
system.l27.overall_misses::total                 1700                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     26933034                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    730834236                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      757767270                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     26933034                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    730834236                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       757767270                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     26933034                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    730834236                       # number of overall miss cycles
system.l27.overall_miss_latency::total      757767270                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           33                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5790                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5823                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          700                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              700                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           33                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5799                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5832                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           33                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5799                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5832                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.288083                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.291946                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.287636                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.291495                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.969697                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.287636                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.291495                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 841657.312500                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 438150.021583                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 445745.452941                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 841657.312500                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 438150.021583                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 445745.452941                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 841657.312500                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 438150.021583                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 445745.452941                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 256                       # number of writebacks
system.l27.writebacks::total                      256                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1668                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1700                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1668                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1700                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1668                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1700                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     24633267                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    610994693                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    635627960                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     24633267                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    610994693                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    635627960                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     24633267                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    610994693                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    635627960                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.288083                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.291946                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.287636                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.291495                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.969697                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.287636                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.291495                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 769789.593750                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 366303.772782                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 373898.800000                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 769789.593750                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 366303.772782                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 373898.800000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 769789.593750                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 366303.772782                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 373898.800000                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.429694                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250879                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907144.531429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.429694                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048766                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834022                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242830                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242830                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242830                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242830                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242830                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     37110377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37110377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242879                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21906.034986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.251023                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.748977                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710781                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18971                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19058                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19058                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4444944270                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4444944270                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4452187563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4452187563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4452187563                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4452187563                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589536                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021591                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 234302.054188                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 234302.054188                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 233612.528230                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 233612.528230                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 233612.528230                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 233612.528230                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1587                       # number of writebacks
system.cpu0.dcache.writebacks::total             1587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11639                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11711                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11711                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1630207133                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1630207133                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1631168633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1631168633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1631168633                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1631168633                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222341.398391                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 222341.398391                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 222018.324895                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 222018.324895                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 222018.324895                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 222018.324895                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               554.602077                       # Cycle average of tags in use
system.cpu1.icache.total_refs               915082514                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1639932.820789                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.539597                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.062480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045737                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843049                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.888785                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1263967                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1263967                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1263967                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1263967                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1263967                       # number of overall hits
system.cpu1.icache.overall_hits::total        1263967                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     38106391                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     38106391                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     38106391                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     38106391                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     38106391                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     38106391                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1264011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1264011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1264011                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1264011                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1264011                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1264011                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 866054.340909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 866054.340909                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 866054.340909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 866054.340909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 866054.340909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 866054.340909                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           31                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     26912213                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     26912213                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     26912213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     26912213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     26912213                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     26912213                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 868135.903226                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 868135.903226                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 868135.903226                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 868135.903226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 868135.903226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 868135.903226                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5779                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               204325212                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6035                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33856.704557                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   183.959514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    72.040486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.718592                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.281408                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1876529                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1876529                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       344675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        344675                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          813                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          813                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          808                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2221204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2221204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2221204                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2221204                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20109                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20109                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           41                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20150                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20150                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4707259239                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4707259239                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3518564                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3518564                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4710777803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4710777803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4710777803                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4710777803                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1896638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1896638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       344716                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344716                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2241354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2241354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2241354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2241354                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010602                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000119                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008990                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008990                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008990                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008990                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234087.186782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234087.186782                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85818.634146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85818.634146                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233785.498908                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233785.498908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233785.498908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233785.498908                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu1.dcache.writebacks::total              699                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14339                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14339                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           32                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14371                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14371                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5770                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5770                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5779                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    999377060                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    999377060                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       582316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       582316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    999959376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    999959376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    999959376                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    999959376                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002578                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002578                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173202.263432                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173202.263432                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64701.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64701.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173033.288804                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173033.288804                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173033.288804                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173033.288804                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.865811                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998667575                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2033946.181263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.865811                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.051067                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.780234                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1305055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1305055                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1305055                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1305055                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1305055                       # number of overall hits
system.cpu2.icache.overall_hits::total        1305055                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82310602                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82310602                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82310602                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82310602                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82310602                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82310602                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1305104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1305104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1305104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1305104                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1305104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1305104                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1679808.204082                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1679808.204082                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1679808.204082                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1679808.204082                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1679808.204082                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1679808.204082                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       854226                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       284742                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53328171                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53328171                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53328171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53328171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53328171                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53328171                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1481338.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1481338.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3904                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148177510                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4160                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35619.593750                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   217.675773                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    38.324227                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.850296                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.149704                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1039137                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1039137                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       771184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        771184                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1979                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1979                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1874                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1874                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1810321                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1810321                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1810321                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1810321                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10003                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10003                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10058                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10058                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10058                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10058                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1367689443                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1367689443                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4984037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4984037                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1372673480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1372673480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1372673480                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1372673480                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1049140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1049140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       771239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       771239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1820379                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1820379                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1820379                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1820379                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005525                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005525                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005525                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005525                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 136727.925922                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 136727.925922                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90618.854545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90618.854545                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 136475.788427                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136475.788427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 136475.788427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136475.788427                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu2.dcache.writebacks::total              998                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6114                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6114                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6154                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6154                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3889                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3889                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3904                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3904                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    527010003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    527010003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1070934                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1070934                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    528080937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    528080937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    528080937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    528080937                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003707                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003707                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002145                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002145                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002145                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002145                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 135512.986115                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 135512.986115                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71395.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71395.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               555.229061                       # Cycle average of tags in use
system.cpu3.icache.total_refs               915080162                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1631158.934046                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.292102                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.936959                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046942                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842848                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.889790                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1261615                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1261615                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1261615                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1261615                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1261615                       # number of overall hits
system.cpu3.icache.overall_hits::total        1261615                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41471356                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41471356                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41471356                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41471356                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41471356                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41471356                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1261662                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1261662                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1261662                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1261662                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1261662                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1261662                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 882369.276596                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 882369.276596                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 882369.276596                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 882369.276596                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 882369.276596                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 882369.276596                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     29775408                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29775408                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     29775408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29775408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     29775408                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29775408                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 875747.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 875747.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5779                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               204321754                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6035                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33856.131566                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   183.944941                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    72.055059                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.718535                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.281465                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1873190                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1873190                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       344558                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        344558                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          812                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          807                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          807                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2217748                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2217748                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2217748                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2217748                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20130                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20130                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           41                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20171                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20171                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20171                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20171                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4833499092                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4833499092                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      3585231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3585231                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4837084323                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4837084323                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4837084323                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4837084323                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1893320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1893320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       344599                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344599                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2237919                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2237919                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2237919                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2237919                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010632                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010632                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000119                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009013                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009013                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009013                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009013                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 240114.212221                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 240114.212221                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87444.658537                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87444.658537                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239803.892866                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239803.892866                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239803.892866                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239803.892866                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          700                       # number of writebacks
system.cpu3.dcache.writebacks::total              700                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14360                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14360                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           32                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14392                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14392                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14392                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14392                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5770                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5770                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5779                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5779                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1021130579                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1021130579                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       592294                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       592294                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1021722873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1021722873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1021722873                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1021722873                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002582                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002582                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002582                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002582                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176972.370711                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176972.370711                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65810.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65810.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176799.251255                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176799.251255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176799.251255                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176799.251255                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               554.726269                       # Cycle average of tags in use
system.cpu4.icache.total_refs               915082042                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1634075.075000                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.168878                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.557391                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046745                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842239                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.888984                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1263495                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1263495                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1263495                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1263495                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1263495                       # number of overall hits
system.cpu4.icache.overall_hits::total        1263495                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     41356158                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     41356158                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     41356158                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     41356158                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     41356158                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     41356158                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1263542                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1263542                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1263542                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1263542                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1263542                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1263542                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 879918.255319                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 879918.255319                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 879918.255319                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 879918.255319                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 879918.255319                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 879918.255319                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28901819                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28901819                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28901819                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28901819                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28901819                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28901819                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 875812.696970                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 875812.696970                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 875812.696970                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 875812.696970                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 875812.696970                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 875812.696970                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5790                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204324767                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6046                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              33795.032584                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   185.054688                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    70.945312                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.722870                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.277130                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1876198                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1876198                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       344562                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        344562                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          813                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          813                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          807                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          807                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2220760                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2220760                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2220760                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2220760                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        20107                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20107                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           41                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20148                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20148                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20148                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20148                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4721685856                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4721685856                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3503781                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3503781                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4725189637                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4725189637                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4725189637                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4725189637                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1896305                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1896305                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       344603                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       344603                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2240908                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2240908                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2240908                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2240908                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010603                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010603                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008991                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008991                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008991                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008991                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234827.963197                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234827.963197                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85458.073171                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85458.073171                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 234524.004219                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 234524.004219                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 234524.004219                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 234524.004219                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          698                       # number of writebacks
system.cpu4.dcache.writebacks::total              698                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        14326                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        14326                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           32                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14358                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14358                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14358                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14358                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5781                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5781                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5790                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5790                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5790                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5790                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1007207172                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1007207172                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1007784072                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1007784072                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1007784072                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1007784072                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002584                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002584                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002584                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002584                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 174227.153088                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 174227.153088                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 174055.970984                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 174055.970984                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 174055.970984                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 174055.970984                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               521.036431                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001253037                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1907148.641905                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.036431                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049738                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.834994                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1244988                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1244988                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1244988                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1244988                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1244988                       # number of overall hits
system.cpu5.icache.overall_hits::total        1244988                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     39652734                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     39652734                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     39652734                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     39652734                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     39652734                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     39652734                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1245038                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1245038                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1245038                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1245038                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1245038                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1245038                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 793054.680000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 793054.680000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 793054.680000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 793054.680000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 793054.680000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 793054.680000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     33929083                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     33929083                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     33929083                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     33929083                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     33929083                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     33929083                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 969402.371429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 969402.371429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7371                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166553957                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7627                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21837.414055                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.270925                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.729075                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.891683                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.108317                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       860990                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         860990                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       711814                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        711814                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1989                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1989                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1662                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1662                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1572804                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1572804                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1572804                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1572804                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18979                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18979                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           91                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19070                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19070                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19070                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19070                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4382294101                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4382294101                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7339383                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7339383                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4389633484                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4389633484                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4389633484                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4389633484                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       879969                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       879969                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       711905                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       711905                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1662                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1662                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1591874                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1591874                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1591874                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1591874                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021568                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021568                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011980                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011980                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011980                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011980                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230902.265715                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230902.265715                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80652.560440                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80652.560440                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 230185.290194                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 230185.290194                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 230185.290194                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 230185.290194                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1597                       # number of writebacks
system.cpu5.dcache.writebacks::total             1597                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11623                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11623                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           76                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11699                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11699                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11699                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11699                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7356                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7356                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7371                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7371                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7371                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7371                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1600926831                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1600926831                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1601888331                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1601888331                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1601888331                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1601888331                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004630                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004630                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004630                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004630                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217635.512643                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217635.512643                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217323.067562                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217323.067562                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217323.067562                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217323.067562                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               512.711768                       # Cycle average of tags in use
system.cpu6.icache.total_refs               996811693                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1913266.205374                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.711768                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.821653                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1249247                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1249247                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1249247                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1249247                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1249247                       # number of overall hits
system.cpu6.icache.overall_hits::total        1249247                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     36086038                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     36086038                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     36086038                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     36086038                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     36086038                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     36086038                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1249297                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1249297                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1249297                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1249297                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1249297                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1249297                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 721720.760000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 721720.760000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 721720.760000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 721720.760000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 721720.760000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 721720.760000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32745019                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32745019                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32745019                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32745019                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32745019                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32745019                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 839615.871795                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 839615.871795                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 839615.871795                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 839615.871795                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 839615.871795                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 839615.871795                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5639                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               157721004                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5895                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26755.047328                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.506609                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.493391                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.884791                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.115209                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       879588                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         879588                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       743133                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        743133                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1740                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1709                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1622721                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1622721                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1622721                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1622721                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19266                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19266                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          628                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          628                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19894                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19894                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19894                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19894                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4455068273                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4455068273                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    256853528                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    256853528                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4711921801                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4711921801                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4711921801                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4711921801                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       898854                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       898854                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       743761                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       743761                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1642615                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1642615                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1642615                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1642615                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021434                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021434                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000844                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000844                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012111                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012111                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012111                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012111                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231239.918665                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231239.918665                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 409002.433121                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 409002.433121                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 236851.402483                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 236851.402483                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 236851.402483                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 236851.402483                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       998691                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 142670.142857                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2444                       # number of writebacks
system.cpu6.dcache.writebacks::total             2444                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13644                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13644                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          611                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          611                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14255                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14255                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14255                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14255                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5622                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5622                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5639                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5639                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5639                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5639                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    990615725                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    990615725                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1850705                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1850705                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    992466430                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    992466430                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    992466430                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    992466430                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006255                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006255                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003433                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003433                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003433                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003433                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 176203.437389                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 176203.437389                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data       108865                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total       108865                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176000.430927                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176000.430927                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176000.430927                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176000.430927                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               554.726246                       # Cycle average of tags in use
system.cpu7.icache.total_refs               915080499                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1634072.319643                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.789588                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.936657                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.046137                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842847                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.888984                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1261952                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1261952                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1261952                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1261952                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1261952                       # number of overall hits
system.cpu7.icache.overall_hits::total        1261952                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     38271184                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     38271184                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     38271184                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     38271184                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     38271184                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     38271184                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1261998                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1261998                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1261998                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1261998                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1261998                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1261998                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 831982.260870                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 831982.260870                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 831982.260870                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 831982.260870                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 831982.260870                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 831982.260870                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     27284377                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     27284377                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     27284377                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     27284377                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     27284377                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     27284377                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 826799.303030                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 826799.303030                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 826799.303030                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 826799.303030                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 826799.303030                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 826799.303030                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5799                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               204322333                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6055                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              33744.398514                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   185.051333                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    70.948667                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.722857                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.277143                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1873768                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1873768                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       344558                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        344558                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          813                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          813                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          807                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          807                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2218326                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2218326                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2218326                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2218326                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20168                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20168                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           41                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        20209                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         20209                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        20209                       # number of overall misses
system.cpu7.dcache.overall_misses::total        20209                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4798020662                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4798020662                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      3502183                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3502183                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4801522845                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4801522845                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4801522845                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4801522845                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1893936                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1893936                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       344599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       344599                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2238535                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2238535                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2238535                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2238535                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010649                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010649                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000119                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009028                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009028                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009028                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009028                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 237902.650833                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 237902.650833                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85419.097561                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85419.097561                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 237593.292345                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 237593.292345                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 237593.292345                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 237593.292345                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          700                       # number of writebacks
system.cpu7.dcache.writebacks::total              700                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        14378                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        14378                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           32                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        14410                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        14410                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        14410                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        14410                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5790                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5790                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5799                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5799                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5799                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5799                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1014853728                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1014853728                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1015430628                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1015430628                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1015430628                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1015430628                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003057                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003057                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002591                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002591                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002591                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002591                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 175276.982383                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 175276.982383                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 175104.436627                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 175104.436627                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 175104.436627                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 175104.436627                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
