// Seed: 826445367
module module_0 (
    output wand id_0,
    output supply1 id_1
);
  logic id_3, id_4 = 1;
  assign id_0 = id_3;
endmodule
module module_1 #(
    parameter id_7 = 32'd39,
    parameter id_9 = 32'd95
) (
    output supply1 id_0,
    output wire id_1,
    input wor id_2,
    output wand id_3[id_7 : id_9],
    input tri0 id_4,
    output logic id_5,
    output tri1 id_6,
    input uwire _id_7,
    input tri id_8,
    input tri0 _id_9,
    output tri id_10
);
  assign id_6 = -1'b0;
  integer id_12;
  ;
  always id_5 = id_12;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_4 = 0;
  wire id_13, id_14, id_15, id_16, id_17;
  logic id_18;
  ;
endmodule
