{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501339788463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501339788464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 10:49:48 2017 " "Processing started: Sat Jul 29 10:49:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501339788464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339788464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bladerf -c withdvb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bladerf -c withdvb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339788464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501339789127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501339789128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvb_fifo_reader " "Found entity 1: dvb_fifo_reader" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_16bits " "Found entity 1: ram_16bits" {  } { { "../../fpga/ip/rit/ram_16bits.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem4 " "Found entity 1: parity_mem4" {  } { { "../../fpga/ip/rit/parity_mem4.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem3 " "Found entity 1: parity_mem3" {  } { { "../../fpga/ip/rit/parity_mem3.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem2 " "Found entity 1: parity_mem2" {  } { { "../../fpga/ip/rit/parity_mem2.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem1 " "Found entity 1: parity_mem1" {  } { { "../../fpga/ip/rit/parity_mem1.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_dualport_ram " "Found entity 1: parity_bit_dualport_ram" {  } { { "../../fpga/ip/rit/parity_bit_dualport_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32bit_dual_clk_11bit " "Found entity 1: fifo_32bit_dual_clk_11bit" {  } { { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_8bit_dual_clk_15bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_8bit_dual_clk_15bit " "Found entity 1: fifo_8bit_dual_clk_15bit" {  } { { "../../fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1bit_dual_clk_13bit " "Found entity 1: fifo_1bit_dual_clk_13bit" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1bit_dual_clk_8bit " "Found entity 1: fifo_1bit_dual_clk_8bit" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1bit_dual_clk_7bit " "Found entity 1: fifo_1bit_dual_clk_7bit" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_transmitter " "Found entity 1: dvbs2_transmitter" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_phyframer_q11.v(179) " "Verilog HDL information at dvbs2_phyframer_q11.v(179): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501339800213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_phyframer_q11 " "Found entity 1: dvbs2_phyframer_q11" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800213 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_output_sync.v(221) " "Verilog HDL information at dvbs2_output_sync.v(221): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_output_sync.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 221 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501339800215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_output_sync " "Found entity 1: dvbs2_output_sync" {  } { { "../../fpga/ip/rit/dvbs2_output_sync.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800215 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_ldpcencoder.v(404) " "Verilog HDL information at dvbs2_ldpcencoder.v(404): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 404 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501339800217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_ldpcencoder " "Found entity 1: dvbs2_ldpcencoder" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_interleaver " "Found entity 1: dvbs2_interleaver" {  } { { "../../fpga/ip/rit/dvbs2_interleaver.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper_q11.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper_q11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bitmapper_q11 " "Found entity 1: dvbs2_bitmapper_q11" {  } { { "../../fpga/ip/rit/dvbs2_bitmapper_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper_q11.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_bchencoder.v(98) " "Verilog HDL information at dvbs2_bchencoder.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501339800220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bchencoder " "Found entity 1: dvbs2_bchencoder" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbscrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbscrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bbscrambler " "Found entity 1: dvbs2_bbscrambler" {  } { { "../../fpga/ip/rit/dvbs2_bbscrambler.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbscrambler.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800221 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_bbheader.v(200) " "Verilog HDL information at dvbs2_bbheader.v(200): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501339800222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bbheader " "Found entity 1: dvbs2_bbheader" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bladerf " "Found entity 1: bladerf" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../fpga/ip/altera/pll/pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800609 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../fpga/ip/altera/pll/pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fx3_pll-SYN " "Found design unit 1: fx3_pll-SYN" {  } { { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800610 ""} { "Info" "ISGN_ENTITY_NAME" "1 fx3_pll " "Found entity 1: fx3_pll" {  } { { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_002" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800639 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_007" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800649 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800649 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800649 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800649 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_009_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800658 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_009 " "Found entity 2: nios_system_mm_interconnect_0_router_009" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800659 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800661 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800662 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501339800662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800663 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_xb_gpio " "Found entity 1: nios_system_xb_gpio" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rx_trigger_ctl " "Found entity 1: nios_system_rx_trigger_ctl" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_tamer-arch " "Found design unit 1: time_tamer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800673 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_tamer " "Found entity 1: time_tamer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800673 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800674 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ram " "Found entity 1: nios_system_ram" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_peripheral_spi " "Found entity 1: nios_system_peripheral_spi" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800678 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v(199)" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800680 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2 " "Found entity 1: nios_system_nios2" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_cpu_register_bank_a_module" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_cpu_register_bank_b_module" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_cpu_nios2_oci_debug" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_cpu_nios2_oci_break" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_cpu_nios2_oci_xbrk" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_cpu_nios2_oci_dbrk" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_cpu_nios2_oci_itrace" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_cpu_nios2_oci_td_mode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_cpu_nios2_oci_dtrace" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_cpu_nios2_oci_fifo" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_cpu_nios2_oci_pib" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_cpu_nios2_oci_im" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_cpu_nios2_performance_monitors" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_cpu_nios2_avalon_reg" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_cpu_ociram_sp_ram_module" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_cpu_nios2_ocimem" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_cpu_nios2_oci " "Found entity 20: nios_system_nios2_cpu_nios2_oci" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_cpu " "Found entity 21: nios_system_nios2_cpu" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_test_bench " "Found entity 1: nios_system_nios2_cpu_test_bench" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_cpu_debug_slave_tck" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_cpu_debug_slave_sysclk" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_cpu_debug_slave_wrapper" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms6_spi_controller-lms6 " "Found design unit 1: lms6_spi_controller-lms6" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800700 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms6_spi_controller " "Found entity 1: lms6_spi_controller" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800703 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800703 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800703 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800703 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iq_corr_tx_phase_gain " "Found entity 1: nios_system_iq_corr_tx_phase_gain" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iq_corr_rx_phase_gain " "Found entity 1: nios_system_iq_corr_rx_phase_gain" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800705 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800706 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-arch " "Found design unit 1: pulse_gen-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800707 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_control " "Found entity 1: nios_system_control" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_uart-arch " "Found design unit 1: command_uart-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800709 ""} { "Info" "ISGN_ENTITY_NAME" "1 command_uart " "Found entity 1: command_uart" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Found design unit 1: rx_fifo-SYN" {  } { { "../../fpga/ip/altera/rx_fifo/rx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800710 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fifo " "Found entity 1: rx_fifo" {  } { { "../../fpga/ip/altera/rx_fifo/rx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "../../fpga/ip/altera/tx_fifo/tx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800711 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "../../fpga/ip/altera/tx_fifo/tx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_meta_fifo-SYN " "Found design unit 1: tx_meta_fifo-SYN" {  } { { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800711 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_meta_fifo " "Found entity 1: tx_meta_fifo" {  } { { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_meta_fifo-SYN " "Found design unit 1: rx_meta_fifo-SYN" {  } { { "../../fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800712 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_meta_fifo " "Found entity 1: rx_meta_fifo" {  } { { "../../fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tan_table-arch " "Found design unit 1: tan_table-arch" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800713 ""} { "Info" "ISGN_ENTITY_NAME" "1 tan_table " "Found entity 1: tan_table" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iq_correction-rx " "Found design unit 1: iq_correction-rx" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iq_correction-tx " "Found design unit 2: iq_correction-tx" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800714 ""} { "Info" "ISGN_ENTITY_NAME" "1 iq_correction " "Found entity 1: iq_correction" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-arch " "Found design unit 1: signal_generator-arch" {  } { { "../../fpga/ip/nuand/synthesis/signal_generator.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800715 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "../../fpga/ip/nuand/synthesis/signal_generator.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../../fpga/ip/nuand/synthesis/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800715 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../fpga/ip/nuand/synthesis/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../../fpga/ip/nuand/synthesis/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800716 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../../fpga/ip/nuand/synthesis/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800717 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_reader-simple " "Found design unit 1: fifo_reader-simple" {  } { { "../../fpga/ip/nuand/synthesis/fifo_reader.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800717 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_reader " "Found entity 1: fifo_reader" {  } { { "../../fpga/ip/nuand/synthesis/fifo_reader.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_writer-simple " "Found design unit 1: fifo_writer-simple" {  } { { "../../fpga/ip/nuand/synthesis/fifo_writer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800718 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_writer " "Found entity 1: fifo_writer" {  } { { "../../fpga/ip/nuand/synthesis/fifo_writer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms6002d-arch " "Found design unit 1: lms6002d-arch" {  } { { "../../fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800719 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms6002d " "Found entity 1: lms6002d" {  } { { "../../fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-async " "Found design unit 1: trigger-async" {  } { { "../../fpga/ip/nuand/trigger/trigger.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800720 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "../../fpga/ip/nuand/trigger/trigger.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fx3_gpif-sample_shuffler " "Found design unit 1: fx3_gpif-sample_shuffler" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800721 ""} { "Info" "ISGN_ENTITY_NAME" "1 fx3_gpif " "Found entity 1: fx3_gpif" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf-hosted_bladerf " "Found design unit 1: bladerf-hosted_bladerf" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339800722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bladerf " "Elaborating entity \"bladerf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501339800894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_mux_sel bladerf-hosted.vhd(98) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(98): object \"rx_mux_sel\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800896 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_speed_rx bladerf-hosted.vhd(187) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(187): object \"usb_speed_rx\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800897 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_speed_tx bladerf-hosted.vhd(188) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(188): object \"usb_speed_tx\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800897 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_timestamp bladerf-hosted.vhd(204) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(204): object \"rx_timestamp\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800897 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_sample_i bladerf-hosted.vhd(207) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(207): object \"rx_sample_i\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800897 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_sample_q bladerf-hosted.vhd(208) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(208): object \"rx_sample_q\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800897 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_sample_valid bladerf-hosted.vhd(209) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(209): object \"rx_sample_valid\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800898 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correction_rx_phase bladerf-hosted.vhd(272) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(272): object \"correction_rx_phase\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800898 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correction_rx_gain bladerf-hosted.vhd(273) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(273): object \"correction_rx_gain\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800898 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fx3_pll_locked bladerf-hosted.vhd(281) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(281): object \"fx3_pll_locked\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800898 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_trigger_ctl bladerf-hosted.vhd(291) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(291): object \"rx_trigger_ctl\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800898 "|bladerf"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_trigger_ctl_rb bladerf-hosted.vhd(308) " "VHDL Signal Declaration warning at bladerf-hosted.vhd(308): used implicit default value for signal \"rx_trigger_ctl_rb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 308 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501339800898 "|bladerf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lms_rx_enable_sig bladerf-hosted.vhd(323) " "Verilog HDL or VHDL warning at bladerf-hosted.vhd(323): object \"lms_rx_enable_sig\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339800899 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_sample_fifo.rdata bladerf-hosted.vhd(139) " "Using initial value X (don't care) for net \"rx_sample_fifo.rdata\" at bladerf-hosted.vhd(139)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 139 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800916 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_sample_fifo.rempty bladerf-hosted.vhd(139) " "Using initial value X (don't care) for net \"rx_sample_fifo.rempty\" at bladerf-hosted.vhd(139)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 139 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800916 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_sample_fifo.rfull bladerf-hosted.vhd(139) " "Using initial value X (don't care) for net \"rx_sample_fifo.rfull\" at bladerf-hosted.vhd(139)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 139 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800916 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_sample_fifo.rused bladerf-hosted.vhd(139) " "Using initial value X (don't care) for net \"rx_sample_fifo.rused\" at bladerf-hosted.vhd(139)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 139 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800916 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tx_meta_fifo.rreq bladerf-hosted.vhd(161) " "Using initial value X (don't care) for net \"tx_meta_fifo.rreq\" at bladerf-hosted.vhd(161)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 161 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800916 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_meta_fifo.rdata bladerf-hosted.vhd(181) " "Using initial value X (don't care) for net \"rx_meta_fifo.rdata\" at bladerf-hosted.vhd(181)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 181 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800916 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_meta_fifo.rempty bladerf-hosted.vhd(181) " "Using initial value X (don't care) for net \"rx_meta_fifo.rempty\" at bladerf-hosted.vhd(181)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 181 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800916 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_meta_fifo.rfull bladerf-hosted.vhd(181) " "Using initial value X (don't care) for net \"rx_meta_fifo.rfull\" at bladerf-hosted.vhd(181)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 181 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800917 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_meta_fifo.rused bladerf-hosted.vhd(181) " "Using initial value X (don't care) for net \"rx_meta_fifo.rused\" at bladerf-hosted.vhd(181)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 181 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800917 "|bladerf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tx_trigger_ctl_rb\[7..4\] bladerf-hosted.vhd(309) " "Using initial value X (don't care) for net \"tx_trigger_ctl_rb\[7..4\]\" at bladerf-hosted.vhd(309)" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 309 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339800917 "|bladerf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U_pll " "Elaborating entity \"pll\" for hierarchy \"pll:U_pll\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_pll" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339800957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U_pll\|altpll:altpll_component\"" {  } { { "../../fpga/ip/altera/pll/pll.vhd" "altpll_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U_pll\|altpll:altpll_component\"" {  } { { "../../fpga/ip/altera/pll/pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:U_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 12 " "Parameter \"clk2_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 48 " "Parameter \"clk4_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 26041 " "Parameter \"inclk0_input_frequency\" = \"26041\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801022 ""}  } { { "../../fpga/ip/altera/pll/pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339801022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx3_pll fx3_pll:U_fx3_pll " "Elaborating entity \"fx3_pll\" for hierarchy \"fx3_pll:U_fx3_pll\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_fx3_pll" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll fx3_pll:U_fx3_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"fx3_pll:U_fx3_pll\|altpll:altpll_component\"" {  } { { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "altpll_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fx3_pll:U_fx3_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"fx3_pll:U_fx3_pll\|altpll:altpll_component\"" {  } { { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fx3_pll:U_fx3_pll\|altpll:altpll_component " "Instantiated megafunction \"fx3_pll:U_fx3_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -500 " "Parameter \"clk0_phase_shift\" = \"-500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=fx3_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=fx3_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801097 ""}  } { { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339801097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fx3_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/fx3_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fx3_pll_altpll " "Found entity 1: fx3_pll_altpll" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx3_pll_altpll fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated " "Elaborating entity \"fx3_pll_altpll\" for hierarchy \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:U_usb_speed " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:U_usb_speed\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_usb_speed" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synchronizer reset_synchronizer:U_sys_reset_sync " "Elaborating entity \"reset_synchronizer\" for hierarchy \"reset_synchronizer:U_sys_reset_sync\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_sys_reset_sync" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:U_tx_sample_fifo " "Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:U_tx_sample_fifo\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_tx_sample_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/altera/tx_fifo/tx_fifo.vhd" "dcfifo_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/altera/tx_fifo/tx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339801427 ""}  } { { "../../fpga/ip/altera/tx_fifo/tx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339801427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nan1 " "Found entity 1: dcfifo_nan1" {  } { { "db/dcfifo_nan1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nan1 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated " "Elaborating entity \"dcfifo_nan1\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_gray2bin_9ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nan1.tdf" "rdptr_g_gray2bin" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_877.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_nan1.tdf" "rdptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_4lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Elaborating entity \"a_graycounter_4lc\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_nan1.tdf" "wrptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq41 " "Found entity 1: altsyncram_vq41" {  } { { "db/altsyncram_vq41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_vq41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vq41 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|altsyncram_vq41:fifo_ram " "Elaborating entity \"altsyncram_vq41\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|altsyncram_vq41:fifo_ram\"" {  } { { "db/dcfifo_nan1.tdf" "fifo_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_nan1.tdf" "rdaclr" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_nan1.tdf" "rs_brp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_nan1.tdf" "rs_dgwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe5 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe5\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe5" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_nan1.tdf" "ws_dgrp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe8 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe8\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe8" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_d66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_d66\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nan1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_c66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_c66\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nan1.tdf" "rdempty_eq_comp1_msb" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 106 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_q76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|cmpr_q76:rdfull_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|cmpr_q76:rdfull_eq_comp\"" {  } { { "db/dcfifo_nan1.tdf" "rdfull_eq_comp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 109 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339801807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339801807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nan1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 115 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_meta_fifo tx_meta_fifo:U_tx_meta_fifo " "Elaborating entity \"tx_meta_fifo\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_tx_meta_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339801824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "dcfifo_mixed_widths_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 3 " "Parameter \"lpm_widthu_r\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 128 " "Parameter \"lpm_width_r\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339802060 ""}  } { { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339802060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_50n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_50n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_50n1 " "Found entity 1: dcfifo_50n1" {  } { { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 51 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_50n1 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated " "Elaborating entity \"dcfifo_50n1\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pgb " "Found entity 1: a_gray2bin_pgb" {  } { { "db/a_gray2bin_pgb.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_gray2bin_pgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pgb tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|a_gray2bin_pgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pgb\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|a_gray2bin_pgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_50n1.tdf" "rdptr_g_gray2bin" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o57 " "Found entity 1: a_graycounter_o57" {  } { { "db/a_graycounter_o57.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_o57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o57 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|a_graycounter_o57:rdptr_g1p " "Elaborating entity \"a_graycounter_o57\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|a_graycounter_o57:rdptr_g1p\"" {  } { { "db/dcfifo_50n1.tdf" "rdptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jjc " "Found entity 1: a_graycounter_jjc" {  } { { "db/a_graycounter_jjc.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_jjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jjc tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|a_graycounter_jjc:wrptr_g1p " "Elaborating entity \"a_graycounter_jjc\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|a_graycounter_jjc:wrptr_g1p\"" {  } { { "db/dcfifo_50n1.tdf" "wrptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td11 " "Found entity 1: altsyncram_td11" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_td11 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram " "Elaborating entity \"altsyncram_td11\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\"" {  } { { "db/dcfifo_50n1.tdf" "fifo_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_bd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|dffpipe_bd9:rs_brp " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|dffpipe_bd9:rs_brp\"" {  } { { "db/dcfifo_50n1.tdf" "rs_brp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rnl " "Found entity 1: alt_synch_pipe_rnl" {  } { { "db/alt_synch_pipe_rnl.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_rnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rnl tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rnl\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\"" {  } { { "db/dcfifo_50n1.tdf" "rs_dgwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe11 " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe11\"" {  } { { "db/alt_synch_pipe_rnl.tdf" "dffpipe11" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_rnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|dffpipe_dd9:ws_bwp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|dffpipe_dd9:ws_bwp\"" {  } { { "db/dcfifo_50n1.tdf" "ws_bwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_snl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\"" {  } { { "db/dcfifo_50n1.tdf" "ws_dgrp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_ed9:dffpipe15 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe15" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_866.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_866 " "Found entity 1: cmpr_866" {  } { { "db/cmpr_866.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_866.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_866 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|cmpr_866:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_866\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|cmpr_866:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_50n1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|cmpr_a66:rdfull_eq_comp " "Elaborating entity \"cmpr_a66\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|cmpr_a66:rdfull_eq_comp\"" {  } { { "db/dcfifo_50n1.tdf" "rdfull_eq_comp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cntr_64e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339802401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_50n1.tdf" "cntr_b" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 114 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx3_gpif fx3_gpif:U_fx3_gpif " "Elaborating entity \"fx3_gpif\" for hierarchy \"fx3_gpif:U_fx3_gpif\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_fx3_gpif" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dma_last_event fx3_gpif.vhd(84) " "Verilog HDL or VHDL warning at fx3_gpif.vhd(84): object \"dma_last_event\" assigned a value but never read" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339802412 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_meta_fifo_data fx3_gpif.vhd(214) " "VHDL Process Statement warning at fx3_gpif.vhd(214): inferring latch(es) for signal or variable \"tx_meta_fifo_data\", which holds its previous value in one or more paths through the process" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501339802414 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[0\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[0\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[1\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[1\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[2\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[2\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[3\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[3\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[4\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[4\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[5\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[5\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[6\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[6\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[7\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[7\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[8\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[8\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[9\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[9\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[10\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[10\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[11\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[11\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802432 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[12\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[12\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[13\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[13\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[14\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[14\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[15\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[15\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[16\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[16\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[17\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[17\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[18\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[18\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[19\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[19\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[20\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[20\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[21\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[21\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[22\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[22\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[23\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[23\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[24\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[24\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[25\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[25\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[26\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[26\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802433 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[27\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[27\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802434 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[28\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[28\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802434 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[29\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[29\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802434 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[30\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[30\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802434 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_meta_fifo_data\[31\] fx3_gpif.vhd(214) " "Inferred latch for \"tx_meta_fifo_data\[31\]\" at fx3_gpif.vhd(214)" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339802434 "|bladerf|fx3_gpif:U_fx3_gpif"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvb_fifo_reader dvb_fifo_reader:fifo_reader " "Elaborating entity \"dvb_fifo_reader\" for hierarchy \"dvb_fifo_reader:fifo_reader\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "fifo_reader" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_data dvb_fifo_reader.v(36) " "Verilog HDL or VHDL warning at dvb_fifo_reader.v(36): object \"first_data\" assigned a value but never read" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339802474 "|bladerf|dvb_fifo_reader:fifo_reader"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i dvb_fifo_reader.v(56) " "Verilog HDL Always Construct warning at dvb_fifo_reader.v(56): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501339802490 "|bladerf|dvb_fifo_reader:fifo_reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_transmitter dvbs2_transmitter:my_dvb_tx " "Elaborating entity \"dvbs2_transmitter\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "my_dvb_tx" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_bbheader dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader " "Elaborating entity \"dvbs2_bbheader\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "bbheader" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dvbs2_bbheader.v(43) " "Verilog HDL assignment warning at dvbs2_bbheader.v(43): truncated value with size 32 to match size of target (16)" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339802753 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bbheader:bbheader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dvbs2_bbheader.v(50) " "Verilog HDL assignment warning at dvbs2_bbheader.v(50): truncated value with size 32 to match size of target (16)" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339802753 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bbheader:bbheader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_bbheader.v(56) " "Verilog HDL assignment warning at dvbs2_bbheader.v(56): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339802753 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bbheader:bbheader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dvbs2_bbheader.v(267) " "Verilog HDL assignment warning at dvbs2_bbheader.v(267): truncated value with size 32 to match size of target (16)" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339802755 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bbheader:bbheader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1bit_dual_clk_7bit dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo " "Elaborating entity \"fifo_1bit_dual_clk_7bit\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\"" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "data_in_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339802775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" "dcfifo_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803007 ""}  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339803007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_iaf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_iaf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_iaf1 " "Found entity 1: dcfifo_iaf1" {  } { { "db/dcfifo_iaf1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_iaf1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_iaf1 dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated " "Elaborating entity \"dcfifo_iaf1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_iaf1.tdf" "rdptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_iaf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_iaf1.tdf" "wrptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_iaf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k841 " "Found entity 1: altsyncram_k841" {  } { { "db/altsyncram_k841.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_k841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k841 dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|altsyncram_k841:fifo_ram " "Elaborating entity \"altsyncram_k841\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|altsyncram_k841:fifo_ram\"" {  } { { "db/dcfifo_iaf1.tdf" "fifo_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_iaf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_iaf1.tdf" "rs_dgwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_iaf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_iaf1.tdf" "ws_dgrp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_iaf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe15 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe15" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbheader:bbheader\|fifo_1bit_dual_clk_7bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_iaf1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_iaf1.tdf" "rdempty_eq_comp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_iaf1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_bbscrambler dvbs2_transmitter:my_dvb_tx\|dvbs2_bbscrambler:bbscrambler " "Elaborating entity \"dvbs2_bbscrambler\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bbscrambler:bbscrambler\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "bbscrambler" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_bchencoder dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder " "Elaborating entity \"dvbs2_bchencoder\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "bchencoder" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803268 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gen_poly dvbs2_bchencoder.v(98) " "Verilog HDL Always Construct warning at dvbs2_bchencoder.v(98): inferring latch(es) for variable \"gen_poly\", which holds its previous value in one or more paths through the always construct" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501339803273 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[0\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[0\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803280 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[1\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[1\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803280 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[2\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[2\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803280 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[3\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[3\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803280 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[4\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[4\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803280 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[5\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[5\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803280 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[6\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[6\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803280 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[7\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[7\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[8\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[8\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[9\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[9\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[10\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[10\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[11\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[11\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[12\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[12\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[13\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[13\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[14\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[14\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[15\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[15\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[16\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[16\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[17\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[17\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[18\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[18\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[19\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[19\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[20\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[20\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[21\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[21\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[22\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[22\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[23\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[23\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803281 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[24\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[24\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[25\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[25\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[26\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[26\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[27\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[27\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[28\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[28\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[29\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[29\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[30\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[30\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[31\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[31\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[32\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[32\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[33\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[33\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[34\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[34\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[35\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[35\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[36\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[36\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[37\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[37\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[38\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[38\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[39\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[39\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[40\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[40\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803282 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[41\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[41\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[42\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[42\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[43\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[43\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[44\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[44\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[45\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[45\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[46\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[46\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[47\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[47\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[48\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[48\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[49\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[49\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[50\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[50\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[51\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[51\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[52\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[52\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[53\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[53\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[54\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[54\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[55\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[55\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803283 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[56\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[56\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[57\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[57\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[58\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[58\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[59\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[59\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[60\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[60\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[61\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[61\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[62\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[62\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[63\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[63\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[64\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[64\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[65\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[65\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[66\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[66\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[67\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[67\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[68\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[68\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[69\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[69\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[70\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[70\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[71\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[71\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[72\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[72\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803284 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[73\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[73\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[74\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[74\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[75\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[75\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[76\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[76\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[77\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[77\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[78\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[78\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[79\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[79\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[80\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[80\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[81\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[81\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[82\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[82\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[83\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[83\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[84\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[84\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[85\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[85\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[86\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[86\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[87\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[87\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[88\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[88\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[89\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[89\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803285 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[90\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[90\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[91\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[91\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[92\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[92\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[93\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[93\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[94\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[94\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[95\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[95\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[96\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[96\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[97\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[97\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[98\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[98\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[99\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[99\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[100\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[100\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[101\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[101\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[102\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[102\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[103\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[103\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[104\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[104\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[105\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[105\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803286 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[106\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[106\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[107\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[107\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[108\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[108\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[109\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[109\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[110\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[110\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[111\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[111\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[112\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[112\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[113\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[113\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[114\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[114\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[115\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[115\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[116\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[116\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[117\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[117\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[118\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[118\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[119\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[119\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[120\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[120\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[121\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[121\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803287 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[122\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[122\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803288 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[123\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[123\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803288 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[124\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[124\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803288 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[125\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[125\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803288 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[126\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[126\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803288 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_poly\[127\] dvbs2_bchencoder.v(98) " "Inferred latch for \"gen_poly\[127\]\" at dvbs2_bchencoder.v(98)" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803288 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_bchencoder:bchencoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1bit_dual_clk_8bit dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo " "Elaborating entity \"fifo_1bit_dual_clk_8bit\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\"" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "data_in_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" "dcfifo_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339803544 ""}  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339803544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_maf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_maf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_maf1 " "Found entity 1: dcfifo_maf1" {  } { { "db/dcfifo_maf1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_maf1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_maf1 dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated " "Elaborating entity \"dcfifo_maf1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_maf1.tdf" "rdptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_maf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_maf1.tdf" "wrptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_maf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m841 " "Found entity 1: altsyncram_m841" {  } { { "db/altsyncram_m841.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_m841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m841 dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|altsyncram_m841:fifo_ram " "Elaborating entity \"altsyncram_m841\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|altsyncram_m841:fifo_ram\"" {  } { { "db/dcfifo_maf1.tdf" "fifo_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_maf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_maf1.tdf" "rs_dgwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_maf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe12 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe12" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_maf1.tdf" "ws_dgrp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_maf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe15 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe15" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339803797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339803797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bchencoder:bchencoder\|fifo_1bit_dual_clk_8bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_maf1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_maf1.tdf" "rdempty_eq_comp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_maf1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_ldpcencoder dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder " "Elaborating entity \"dvbs2_ldpcencoder\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "ldpcencoder" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(492) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(492): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803809 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(493) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(493): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803810 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(494) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(494): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803810 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(498) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(498): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803810 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(501) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(501): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803810 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(504) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(504): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803810 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(509) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(509): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803810 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dvbs2_ldpcencoder.v(511) " "Verilog HDL assignment warning at dvbs2_ldpcencoder.v(511): truncated value with size 32 to match size of target (13)" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339803811 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_ldpcencoder:ldpcencoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1bit_dual_clk_13bit dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo " "Elaborating entity \"fifo_1bit_dual_clk_13bit\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "data_in_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339803864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" "dcfifo_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804096 ""}  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339804096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5ff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5ff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5ff1 " "Found entity 1: dcfifo_5ff1" {  } { { "db/dcfifo_5ff1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_5ff1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5ff1 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated " "Elaborating entity \"dcfifo_5ff1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_7p6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_5ff1.tdf" "rdptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_5ff1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_37c " "Found entity 1: a_graycounter_37c" {  } { { "db/a_graycounter_37c.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_37c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_37c dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|a_graycounter_37c:wrptr_g1p " "Elaborating entity \"a_graycounter_37c\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|a_graycounter_37c:wrptr_g1p\"" {  } { { "db/dcfifo_5ff1.tdf" "wrptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_5ff1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb41 " "Found entity 1: altsyncram_eb41" {  } { { "db/altsyncram_eb41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_eb41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eb41 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|altsyncram_eb41:fifo_ram " "Elaborating entity \"altsyncram_eb41\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|altsyncram_eb41:fifo_ram\"" {  } { { "db/dcfifo_5ff1.tdf" "fifo_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_5ff1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_tal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_tal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\"" {  } { { "db/dcfifo_5ff1.tdf" "rs_dgwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_5ff1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_e09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe12 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe12\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe12" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_tal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_ual.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_ual:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\"" {  } { { "db/dcfifo_5ff1.tdf" "ws_dgrp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_5ff1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_f09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe15 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe15" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_ual.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_r76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|fifo_1bit_dual_clk_13bit:data_in_fifo\|dcfifo:dcfifo_component\|dcfifo_5ff1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_5ff1.tdf" "rdempty_eq_comp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_5ff1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_mem1 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1 " "Elaborating entity \"parity_mem1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "address_mem1" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem1.v" "altsyncram_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem1.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dvbs2_ldpc_addresses1.mif " "Parameter \"init_file\" = \"dvbs2_ldpc_addresses1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804354 ""}  } { { "../../fpga/ip/rit/parity_mem1.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339804354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tma1 " "Found entity 1: altsyncram_tma1" {  } { { "db/altsyncram_tma1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_tma1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tma1 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component\|altsyncram_tma1:auto_generated " "Elaborating entity \"altsyncram_tma1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem1:address_mem1\|altsyncram:altsyncram_component\|altsyncram_tma1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804393 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "94 256 0 1 1 " "94 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "162 255 " "Addresses ranging from 162 to 255 are not initialized" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses1.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses1.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1501339804397 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses1.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses1.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1501339804397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_mem2 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2 " "Elaborating entity \"parity_mem2\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "address_mem2" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem2.v" "altsyncram_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem2.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dvbs2_ldpc_addresses2.mif " "Parameter \"init_file\" = \"dvbs2_ldpc_addresses2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804432 ""}  } { { "../../fpga/ip/rit/parity_mem2.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339804432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uma1 " "Found entity 1: altsyncram_uma1" {  } { { "db/altsyncram_uma1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_uma1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uma1 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component\|altsyncram_uma1:auto_generated " "Elaborating entity \"altsyncram_uma1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem2:address_mem2\|altsyncram:altsyncram_component\|altsyncram_uma1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804472 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "94 256 0 1 1 " "94 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "162 255 " "Addresses ranging from 162 to 255 are not initialized" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses2.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses2.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1501339804474 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses2.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses2.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1501339804474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_mem3 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3 " "Elaborating entity \"parity_mem3\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "address_mem3" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem3.v" "altsyncram_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem3.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dvbs2_ldpc_addresses3.mif " "Parameter \"init_file\" = \"dvbs2_ldpc_addresses3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804507 ""}  } { { "../../fpga/ip/rit/parity_mem3.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339804507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vma1 " "Found entity 1: altsyncram_vma1" {  } { { "db/altsyncram_vma1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_vma1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vma1 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component\|altsyncram_vma1:auto_generated " "Elaborating entity \"altsyncram_vma1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem3:address_mem3\|altsyncram:altsyncram_component\|altsyncram_vma1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804548 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "94 256 0 1 1 " "94 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "162 255 " "Addresses ranging from 162 to 255 are not initialized" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses3.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses3.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1501339804551 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses3.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses3.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1501339804551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_mem4 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4 " "Elaborating entity \"parity_mem4\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "address_mem4" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem4.v" "altsyncram_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_mem4.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dvbs2_ldpc_addresses4.mif " "Parameter \"init_file\" = \"dvbs2_ldpc_addresses4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804585 ""}  } { { "../../fpga/ip/rit/parity_mem4.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339804585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0na1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0na1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0na1 " "Found entity 1: altsyncram_0na1" {  } { { "db/altsyncram_0na1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_0na1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0na1 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component\|altsyncram_0na1:auto_generated " "Elaborating entity \"altsyncram_0na1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_mem4:address_mem4\|altsyncram:altsyncram_component\|altsyncram_0na1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804625 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "238 256 0 1 1 " "238 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 255 " "Addresses ranging from 18 to 255 are not initialized" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses4.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1501339804628 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses4.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpc_addresses4.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1501339804628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_bit_dualport_ram dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem " "Elaborating entity \"parity_bit_dualport_ram\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "parity_bit_mem" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_bit_dualport_ram.v" "altsyncram_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/parity_bit_dualport_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file parity_bits.mif " "Parameter \"init_file\" = \"parity_bits.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804662 ""}  } { { "../../fpga/ip/rit/parity_bit_dualport_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339804662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_85k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85k2 " "Found entity 1: altsyncram_85k2" {  } { { "db/altsyncram_85k2.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_85k2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_85k2 dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component\|altsyncram_85k2:auto_generated " "Elaborating entity \"altsyncram_85k2\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|parity_bit_dualport_ram:parity_bit_mem\|altsyncram:altsyncram_component\|altsyncram_85k2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804701 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1711 8192 0 1 1 " "1711 out of 8192 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6481 8191 " "Addresses ranging from 6481 to 8191 are not initialized" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bits.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bits.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1501339804727 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bits.mif" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bits.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1501339804727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_interleaver dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver " "Elaborating entity \"dvbs2_interleaver\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "interleaver" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dvbs2_interleaver.v(148) " "Verilog HDL assignment warning at dvbs2_interleaver.v(148): truncated value with size 32 to match size of target (16)" {  } { { "../../fpga/ip/rit/dvbs2_interleaver.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339804739 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_interleaver:interleaver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dvbs2_interleaver.v(149) " "Verilog HDL assignment warning at dvbs2_interleaver.v(149): truncated value with size 32 to match size of target (16)" {  } { { "../../fpga/ip/rit/dvbs2_interleaver.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339804739 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_interleaver:interleaver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dvbs2_interleaver.v(150) " "Verilog HDL assignment warning at dvbs2_interleaver.v(150): truncated value with size 32 to match size of target (16)" {  } { { "../../fpga/ip/rit/dvbs2_interleaver.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339804739 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_interleaver:interleaver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dvbs2_interleaver.v(151) " "Verilog HDL assignment warning at dvbs2_interleaver.v(151): truncated value with size 32 to match size of target (16)" {  } { { "../../fpga/ip/rit/dvbs2_interleaver.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339804739 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_interleaver:interleaver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16bits dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one " "Elaborating entity \"ram_16bits\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\"" {  } { { "../../fpga/ip/rit/dvbs2_interleaver.v" "memory_one" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/ram_16bits.v" "altsyncram_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\"" {  } { { "../../fpga/ip/rit/ram_16bits.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339804765 ""}  } { { "../../fpga/ip/rit/ram_16bits.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339804765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jf1 " "Found entity 1: altsyncram_6jf1" {  } { { "db/altsyncram_6jf1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_6jf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6jf1 dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated " "Elaborating entity \"altsyncram_6jf1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_6jf1.tdf" "decode3" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_6jf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_6jf1.tdf" "rden_decode" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_6jf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339804921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_interleaver:interleaver\|ram_16bits:memory_one\|altsyncram:altsyncram_component\|altsyncram_6jf1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_6jf1.tdf" "mux2" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_6jf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_bitmapper_q11 dvbs2_transmitter:my_dvb_tx\|dvbs2_bitmapper_q11:bitmapper " "Elaborating entity \"dvbs2_bitmapper_q11\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bitmapper_q11:bitmapper\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "bitmapper" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_phyframer_q11 dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer " "Elaborating entity \"dvbs2_phyframer_q11\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "phyframer" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804947 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dummy_symbol dvbs2_phyframer_q11.v(179) " "Verilog HDL Always Construct warning at dvbs2_phyframer_q11.v(179): inferring latch(es) for variable \"dummy_symbol\", which holds its previous value in one or more paths through the always construct" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501339804955 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dummy_symbol_not dvbs2_phyframer_q11.v(179) " "Verilog HDL Always Construct warning at dvbs2_phyframer_q11.v(179): inferring latch(es) for variable \"dummy_symbol_not\", which holds its previous value in one or more paths through the always construct" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501339804955 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[0\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[0\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[1\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[1\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[2\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[2\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[3\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[3\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[4\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[4\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[5\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[5\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[6\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[6\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[7\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[7\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[8\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[8\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[9\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[9\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[10\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[10\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol_not\[11\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol_not\[11\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[0\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[0\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[1\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[1\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804961 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[2\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[2\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[3\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[3\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[4\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[4\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[5\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[5\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[6\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[6\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[7\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[7\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[8\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[8\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[9\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[9\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[10\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[10\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_symbol\[11\] dvbs2_phyframer_q11.v(179) " "Inferred latch for \"dummy_symbol\[11\]\" at dvbs2_phyframer_q11.v(179)" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339804962 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_32bit_dual_clk_11bit dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo " "Elaborating entity \"fifo_32bit_dual_clk_11bit\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\"" {  } { { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "i_sym_in_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339804981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "dcfifo_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805219 ""}  } { { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339805219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3if1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3if1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3if1 " "Found entity 1: dcfifo_3if1" {  } { { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3if1 dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated " "Elaborating entity \"dcfifo_3if1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5p6 " "Found entity 1: a_graycounter_5p6" {  } { { "db/a_graycounter_5p6.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_5p6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5p6 dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|a_graycounter_5p6:rdptr_g1p " "Elaborating entity \"a_graycounter_5p6\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|a_graycounter_5p6:rdptr_g1p\"" {  } { { "db/dcfifo_3if1.tdf" "rdptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_17c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_17c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_17c " "Found entity 1: a_graycounter_17c" {  } { { "db/a_graycounter_17c.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_17c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_17c dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|a_graycounter_17c:wrptr_g1p " "Elaborating entity \"a_graycounter_17c\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|a_graycounter_17c:wrptr_g1p\"" {  } { { "db/dcfifo_3if1.tdf" "wrptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ie41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ie41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ie41 " "Found entity 1: altsyncram_ie41" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ie41 dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram " "Elaborating entity \"altsyncram_ie41\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\"" {  } { { "db/dcfifo_3if1.tdf" "fifo_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_ral.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_ral:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\"" {  } { { "db/dcfifo_3if1.tdf" "rs_dgwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_c09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\|dffpipe_c09:dffpipe12 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_ral:rs_dgwp\|dffpipe_c09:dffpipe12\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe12" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_ral.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_sal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_sal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\"" {  } { { "db/dcfifo_3if1.tdf" "ws_dgrp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_d09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\|dffpipe_d09:dffpipe15 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|alt_synch_pipe_sal:ws_dgrp\|dffpipe_d09:dffpipe15\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe15" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_sal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_p76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339805456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339805456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_3if1.tdf" "rdempty_eq_comp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvbs2_output_sync dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync " "Elaborating entity \"dvbs2_output_sync\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\"" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "output_sync" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_8bit_dual_clk_15bit dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero " "Elaborating entity \"fifo_8bit_dual_clk_15bit\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\"" {  } { { "../../fpga/ip/rit/dvbs2_output_sync.v" "sym_out_fifo_zero" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" "dcfifo_component" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\"" {  } { { "../../fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339805977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component " "Instantiated megafunction \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339805977 ""}  } { { "../../fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_8bit_dual_clk_15bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339805977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_rof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_rof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_rof1 " "Found entity 1: dcfifo_rof1" {  } { { "db/dcfifo_rof1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_rof1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_rof1 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated " "Elaborating entity \"dcfifo_rof1\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9p6 " "Found entity 1: a_graycounter_9p6" {  } { { "db/a_graycounter_9p6.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_9p6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9p6 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_9p6:rdptr_g1p " "Elaborating entity \"a_graycounter_9p6\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_9p6:rdptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "rdptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_rof1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_57c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_57c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_57c " "Found entity 1: a_graycounter_57c" {  } { { "db/a_graycounter_57c.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_57c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_57c dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_57c:wrptr_g1p " "Elaborating entity \"a_graycounter_57c\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_57c:wrptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "wrptr_g1p" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_rof1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c41 " "Found entity 1: altsyncram_0c41" {  } { { "db/altsyncram_0c41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_0c41.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0c41 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_0c41:fifo_ram " "Elaborating entity \"altsyncram_0c41\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_0c41:fifo_ram\"" {  } { { "db/dcfifo_rof1.tdf" "fifo_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_rof1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d87 " "Found entity 1: decode_d87" {  } { { "db/decode_d87.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/decode_d87.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d87 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_0c41:fifo_ram\|decode_d87:decode12 " "Elaborating entity \"decode_d87\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_0c41:fifo_ram\|decode_d87:decode12\"" {  } { { "db/altsyncram_0c41.tdf" "decode12" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_0c41.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t28 " "Found entity 1: mux_t28" {  } { { "db/mux_t28.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/mux_t28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t28 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_0c41:fifo_ram\|mux_t28:mux13 " "Elaborating entity \"mux_t28\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_0c41:fifo_ram\|mux_t28:mux13\"" {  } { { "db/altsyncram_0c41.tdf" "mux13" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_0c41.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_val.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_val:rs_dgwp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_val:rs_dgwp\"" {  } { { "db/dcfifo_rof1.tdf" "rs_dgwp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_rof1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_g09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_val:rs_dgwp\|dffpipe_g09:dffpipe14 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_val:rs_dgwp\|dffpipe_g09:dffpipe14\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe14" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_val.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0bl " "Found entity 1: alt_synch_pipe_0bl" {  } { { "db/alt_synch_pipe_0bl.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_0bl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0bl dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_0bl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0bl\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_0bl:ws_dgrp\"" {  } { { "db/dcfifo_rof1.tdf" "ws_dgrp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_rof1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_h09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_h09 " "Found entity 1: dffpipe_h09" {  } { { "db/dffpipe_h09.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dffpipe_h09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_h09 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_0bl:ws_dgrp\|dffpipe_h09:dffpipe17 " "Elaborating entity \"dffpipe_h09\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_0bl:ws_dgrp\|dffpipe_h09:dffpipe17\"" {  } { { "db/alt_synch_pipe_0bl.tdf" "dffpipe17" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/alt_synch_pipe_0bl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t76 " "Found entity 1: cmpr_t76" {  } { { "db/cmpr_t76.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cmpr_t76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339806300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339806300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t76 dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_t76:rdempty_eq_comp " "Elaborating entity \"cmpr_t76\" for hierarchy \"dvbs2_transmitter:my_dvb_tx\|dvbs2_output_sync:output_sync\|fifo_8bit_dual_clk_15bit:sym_out_fifo_zero\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_t76:rdempty_eq_comp\"" {  } { { "db/dcfifo_rof1.tdf" "rdempty_eq_comp" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_rof1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "iq_correction iq_correction:U_tx_iq_correction A:tx " "Elaborating entity \"iq_correction\" using architecture \"A:tx\" for hierarchy \"iq_correction:U_tx_iq_correction\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_tx_iq_correction" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 677 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tan_table iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup " "Elaborating entity \"tan_table\" for hierarchy \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\"" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "U_phase_correction_lookup" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339806574 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3246) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3246): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3246 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1501339806578 "|bladerf|iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1501339806582 "|bladerf|iq_correction:U_tx_iq_correction|tan_table:U_phase_correction_lookup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synchronizer reset_synchronizer:U_tx_arm_sync " "Elaborating entity \"reset_synchronizer\" for hierarchy \"reset_synchronizer:U_tx_arm_sync\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_tx_arm_sync" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339818968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "trigger trigger:txtrig A:async " "Elaborating entity \"trigger\" using architecture \"A:async\" for hierarchy \"trigger:txtrig\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "txtrig" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 710 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339818970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms6002d lms6002d:U_lms6002d " "Elaborating entity \"lms6002d\" for hierarchy \"lms6002d:U_lms6002d\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_lms6002d" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339818972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:U_nios_system " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:U_nios_system\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_nios_system" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339818980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_uart nios_system:U_nios_system\|command_uart:command_uart " "Elaborating entity \"command_uart\" for hierarchy \"nios_system:U_nios_system\|command_uart:command_uart\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "command_uart" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_control nios_system:U_nios_system\|nios_system_control:control " "Elaborating entity \"nios_system_control\" for hierarchy \"nios_system:U_nios_system\|nios_system_control:control\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "control" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vctcxo_tamer nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0 " "Elaborating entity \"vctcxo_tamer\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "vctcxo_tamer_0" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|synchronizer:U_pps_sync " "Elaborating entity \"synchronizer\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|synchronizer:U_pps_sync\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_sync" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pulse_gen:U_pulse_gen_pps " "Elaborating entity \"pulse_gen\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pulse_gen:U_pulse_gen_pps\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "U_pulse_gen_pps" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_counter nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s " "Elaborating entity \"pps_counter\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_counter_1s" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake " "Elaborating entity \"handshake\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" "U_handshake" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_counter nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s " "Elaborating entity \"pps_counter\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_counter_10s" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_counter nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_100s " "Elaborating entity \"pps_counter\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_100s\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_counter_100s" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synchronizer nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|reset_synchronizer:U_reset_sync_vctcxo " "Elaborating entity \"reset_synchronizer\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|reset_synchronizer:U_reset_sync_vctcxo\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "U_reset_sync_vctcxo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode " "Elaborating entity \"handshake\" for hierarchy \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "U_handshake_tune_mode" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_iq_corr_rx_phase_gain nios_system:U_nios_system\|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain " "Elaborating entity \"nios_system_iq_corr_rx_phase_gain\" for hierarchy \"nios_system:U_nios_system\|nios_system_iq_corr_rx_phase_gain:iq_corr_rx_phase_gain\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "iq_corr_rx_phase_gain" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_iq_corr_tx_phase_gain nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain " "Elaborating entity \"nios_system_iq_corr_tx_phase_gain\" for hierarchy \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "iq_corr_tx_phase_gain" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_jtag_uart\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "jtag_uart" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_w nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_scfifo_w\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_w" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "wfifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819498 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339819498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339819533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339819533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339819539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339819539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339819545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339819545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339819584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339819584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339819625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339819625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339819667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339819667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_r nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_scfifo_r\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_r" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "nios_system_jtag_uart_alt_jtag_atlantic" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339819960 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339819960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339819999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms6_spi_controller nios_system:U_nios_system\|lms6_spi_controller:lms_spi " "Elaborating entity \"lms6_spi_controller\" for hierarchy \"nios_system:U_nios_system\|lms6_spi_controller:lms_spi\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "lms_spi" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2 nios_system:U_nios_system\|nios_system_nios2:nios2 " "Elaborating entity \"nios_system_nios2\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "nios2" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu " "Elaborating entity \"nios_system_nios2_cpu\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" "cpu" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_test_bench nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_test_bench:the_nios_system_nios2_cpu_test_bench " "Elaborating entity \"nios_system_nios2_cpu_test_bench\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_test_bench:the_nios_system_nios2_cpu_test_bench\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_test_bench" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_register_bank_a_module nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a " "Elaborating entity \"nios_system_nios2_cpu_register_bank_a_module\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "nios_system_nios2_cpu_register_bank_a" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_altsyncram" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820194 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339820194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339820237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339820237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_a_module:nios_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_register_bank_b_module nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_b_module:nios_system_nios2_cpu_register_bank_b " "Elaborating entity \"nios_system_nios2_cpu_register_bank_b_module\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_register_bank_b_module:nios_system_nios2_cpu_register_bank_b\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "nios_system_nios2_cpu_register_bank_b" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_debug nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_debug\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_debug" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_debug:the_nios_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820309 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339820309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_break nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_break:the_nios_system_nios2_cpu_nios2_oci_break " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_break\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_break:the_nios_system_nios2_cpu_nios2_oci_break\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_break" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_xbrk nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_xbrk:the_nios_system_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_xbrk:the_nios_system_nios2_cpu_nios2_oci_xbrk\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_xbrk" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_dbrk nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_dbrk:the_nios_system_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_dbrk:the_nios_system_nios2_cpu_nios2_oci_dbrk\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_dbrk" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_itrace nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_itrace:the_nios_system_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_itrace:the_nios_system_nios2_cpu_nios2_oci_itrace\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_itrace" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_dtrace nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_dtrace:the_nios_system_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_dtrace:the_nios_system_nios2_cpu_nios2_oci_dtrace\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_dtrace" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_td_mode nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_dtrace:the_nios_system_nios2_cpu_nios2_oci_dtrace\|nios_system_nios2_cpu_nios2_oci_td_mode:nios_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_dtrace:the_nios_system_nios2_cpu_nios2_oci_dtrace\|nios_system_nios2_cpu_nios2_oci_td_mode:nios_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "nios_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_fifo nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo\|nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo\|nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo\|nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo\|nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo\|nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_fifo:the_nios_system_nios2_cpu_nios2_oci_fifo\|nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_pib nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_pib:the_nios_system_nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_pib\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_pib:the_nios_system_nios2_cpu_nios2_oci_pib\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_pib" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_oci_im nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_im:the_nios_system_nios2_cpu_nios2_oci_im " "Elaborating entity \"nios_system_nios2_cpu_nios2_oci_im\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_oci_im:the_nios_system_nios2_cpu_nios2_oci_im\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_oci_im" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_avalon_reg nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_avalon_reg:the_nios_system_nios2_cpu_nios2_avalon_reg\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_avalon_reg" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_nios2_ocimem nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem " "Elaborating entity \"nios_system_nios2_cpu_nios2_ocimem\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_nios2_ocimem" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_ociram_sp_ram_module nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "nios_system_nios2_cpu_ociram_sp_ram" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_altsyncram" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820529 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339820529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339820571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339820571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|nios_system_nios2_cpu_ociram_sp_ram_module:nios_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_debug_slave_wrapper nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "the_nios_system_nios2_cpu_debug_slave_wrapper" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_debug_slave_tck nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|nios_system_nios2_cpu_debug_slave_tck:the_nios_system_nios2_cpu_debug_slave_tck " "Elaborating entity \"nios_system_nios2_cpu_debug_slave_tck\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|nios_system_nios2_cpu_debug_slave_tck:the_nios_system_nios2_cpu_debug_slave_tck\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_cpu_debug_slave_tck" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_cpu_debug_slave_sysclk nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|nios_system_nios2_cpu_debug_slave_sysclk:the_nios_system_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|nios_system_nios2_cpu_debug_slave_sysclk:the_nios_system_nios2_cpu_debug_slave_sysclk\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_cpu_debug_slave_sysclk" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "nios_system_nios2_cpu_debug_slave_phy" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820670 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339820670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top nios_system:U_nios_system\|i2c_master_top:opencores_i2c " "Elaborating entity \"i2c_master_top\" for hierarchy \"nios_system:U_nios_system\|i2c_master_top:opencores_i2c\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "opencores_i2c" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(257) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339820923 "|bladerf|nios_system:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(258) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501339820923 "|bladerf|nios_system:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1501339820924 "|bladerf|nios_system:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1501339820924 "|bladerf|nios_system:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1501339820924 "|bladerf|nios_system:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_peripheral_spi nios_system:U_nios_system\|nios_system_peripheral_spi:peripheral_spi " "Elaborating entity \"nios_system_peripheral_spi\" for hierarchy \"nios_system:U_nios_system\|nios_system_peripheral_spi:peripheral_spi\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "peripheral_spi" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_ram nios_system:U_nios_system\|nios_system_ram:ram " "Elaborating entity \"nios_system_ram\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "ram" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" "the_altsyncram" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339820971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_ram.hex " "Parameter \"init_file\" = \"nios_system_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=MED " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=MED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339820971 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339820971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agk1 " "Found entity 1: altsyncram_agk1" {  } { { "db/altsyncram_agk1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_agk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339821008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339821008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agk1 nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated " "Elaborating entity \"altsyncram_agk1\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0f2 " "Found entity 1: altsyncram_k0f2" {  } { { "db/altsyncram_k0f2.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_k0f2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339821055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339821055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0f2 nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|altsyncram_k0f2:altsyncram1 " "Elaborating entity \"altsyncram_k0f2\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|altsyncram_k0f2:altsyncram1\"" {  } { { "db/altsyncram_agk1.tdf" "altsyncram1" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_agk1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821057 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "nios_system_ram.hex 512 10 " "Width of data items in \"nios_system_ram.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 nios_system_ram.hex " "Data at line (2) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 nios_system_ram.hex " "Data at line (3) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 nios_system_ram.hex " "Data at line (4) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 nios_system_ram.hex " "Data at line (5) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 nios_system_ram.hex " "Data at line (6) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 nios_system_ram.hex " "Data at line (7) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 nios_system_ram.hex " "Data at line (8) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 nios_system_ram.hex " "Data at line (9) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 nios_system_ram.hex " "Data at line (10) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 nios_system_ram.hex " "Data at line (11) of memory initialization file \"nios_system_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1501339821075 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/software/bladeRF_nios/mem_init/nios_system_ram.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1501339821075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_agk1.tdf" "mgl_prim2" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_agk1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_agk1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_agk1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1296385024 " "Parameter \"NODE_NAME\" = \"1296385024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339821356 ""}  } { { "db/altsyncram_agk1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_agk1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339821356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"nios_system:U_nios_system\|nios_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_agk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_tamer nios_system:U_nios_system\|time_tamer:rx_tamer " "Elaborating entity \"time_tamer\" for hierarchy \"nios_system:U_nios_system\|time_tamer:rx_tamer\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "rx_tamer" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer nios_system:U_nios_system\|time_tamer:rx_tamer\|synchronizer:U_sync_ts_reset " "Elaborating entity \"synchronizer\" for hierarchy \"nios_system:U_nios_system\|time_tamer:rx_tamer\|synchronizer:U_sync_ts_reset\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "U_sync_ts_reset" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rx_trigger_ctl nios_system:U_nios_system\|nios_system_rx_trigger_ctl:rx_trigger_ctl " "Elaborating entity \"nios_system_rx_trigger_ctl\" for hierarchy \"nios_system:U_nios_system\|nios_system_rx_trigger_ctl:rx_trigger_ctl\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "rx_trigger_ctl" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_xb_gpio nios_system:U_nios_system\|nios_system_xb_gpio:xb_gpio " "Elaborating entity \"nios_system_xb_gpio\" for hierarchy \"nios_system:U_nios_system\|nios_system_xb_gpio:xb_gpio\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "xb_gpio" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339821606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:command_uart_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:command_uart_avalon_slave_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "command_uart_avalon_slave_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_tamer_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_tamer_avalon_slave_0_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tx_tamer_avalon_slave_0_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_spi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_spi_avalon_slave_0_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "lms_spi_avalon_slave_0_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "ram_s1_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:control_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:control_s1_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "control_s1_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:iq_corr_rx_phase_gain_s1_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "iq_corr_rx_phase_gain_s1_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "peripheral_spi_spi_control_port_translator" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tx_tamer_avalon_slave_0_agent" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_tamer_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_tamer_avalon_slave_0_agent_rsp_fifo\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tx_tamer_avalon_slave_0_agent_rsp_fifo" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_system_mm_interconnect_0_router_004\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_004" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004_default_decode nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_009 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios_system_mm_interconnect_0_router_009\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_009" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_009_default_decode nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\|nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\|nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:command_uart_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:command_uart_avalon_slave_burst_adapter\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "command_uart_avalon_slave_burst_adapter" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:command_uart_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:command_uart_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:tx_tamer_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:tx_tamer_avalon_slave_0_burst_adapter\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tx_tamer_avalon_slave_0_burst_adapter" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:tx_tamer_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:tx_tamer_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_007 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_007" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tx_tamer_avalon_slave_0_rsp_width_adapter" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339822885 "|bladerf|nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339822886 "|bladerf|nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501339822886 "|bladerf|nios_system:U_nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:tx_tamer_avalon_slave_0_cmd_width_adapter\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tx_tamer_avalon_slave_0_cmd_width_adapter" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_002 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339822993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:U_nios_system\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:U_nios_system\|nios_system_irq_mapper:irq_mapper\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "irq_mapper" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339823036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:U_nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "rst_controller" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339823040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:U_nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339823046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:U_nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339823050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake handshake:U_timestamp_handshake " "Elaborating entity \"handshake\" for hierarchy \"handshake:U_timestamp_handshake\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "U_timestamp_handshake" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339823053 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501339826497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.29.10:50:30 Progress: Loading slddf24ab46/alt_sld_fab_wrapper_hw.tcl " "2017.07.29.10:50:30 Progress: Loading slddf24ab46/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339830931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339832890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339833064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339833915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339834011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339834114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339834242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339834253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339834254 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501339834925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddf24ab46/alt_sld_fab.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/ip/slddf24ab46/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339835198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339835198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339835300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339835300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339835302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339835302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339835363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339835363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339835453 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339835453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339835453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339835523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339835523 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[12\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 425 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[13\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 457 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[14\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 489 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[15\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 521 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[16\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 553 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[17\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 585 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[18\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 617 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[19\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 649 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[20\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 681 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[21\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 713 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[22\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 745 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[23\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 777 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[24\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 809 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[25\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 841 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[26\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 873 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[27\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 905 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[28\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 937 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[29\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 969 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[30\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 1001 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[31\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 1033 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[12\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 425 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[13\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 457 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[14\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 489 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[15\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 521 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[16\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 553 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[17\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 585 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[18\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 617 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[19\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 649 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[20\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 681 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[21\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 713 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[22\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 745 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[23\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 777 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[24\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 809 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[25\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 841 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[26\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 873 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[27\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 905 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[28\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 937 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[29\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 969 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[30\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 1001 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[31\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 1033 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[0\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 41 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[1\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 73 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[2\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 105 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[3\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 137 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[4\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 169 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[5\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 201 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[6\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 233 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[7\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 265 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[8\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 297 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[9\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 329 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[10\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 361 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[11\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 393 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[12\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 425 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[13\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 457 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[14\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 489 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[15\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 521 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[16\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 553 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[17\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 585 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[18\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 617 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[19\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 649 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[20\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 681 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[21\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 713 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[22\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 745 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[23\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 777 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[24\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 809 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[25\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 841 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[26\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 873 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[27\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 905 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[28\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 937 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[29\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 969 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[30\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 1001 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[31\] " "Synthesized away node \"tx_meta_fifo:U_tx_meta_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_50n1:auto_generated\|altsyncram_td11:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_td11.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_td11.tdf" 1033 2 0 } } { "db/dcfifo_50n1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_50n1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 119 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339837043 "|bladerf|tx_meta_fifo:U_tx_meta_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_50n1:auto_generated|altsyncram_td11:fifo_ram|ram_block9a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1501339837043 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1501339837043 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "trigger:txtrig\|trigger_out " "Converted tri-state buffer \"trigger:txtrig\|trigger_out\" feeding internal logic into a wire" {  } { { "../../fpga/ip/nuand/trigger/trigger.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1501339838166 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1501339838166 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[4\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 169 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[5\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 201 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[6\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 233 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[7\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 265 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[8\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 297 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[9\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 329 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[10\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 361 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[11\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:q_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 393 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 117 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:q_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[4\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 169 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[5\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 201 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[6\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 233 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[7\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 265 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[8\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 297 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[9\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 329 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[10\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 361 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[11\] " "Synthesized away node \"dvbs2_transmitter:my_dvb_tx\|dvbs2_phyframer_q11:phyframer\|fifo_32bit_dual_clk_11bit:i_sym_in_fifo\|dcfifo:dcfifo_component\|dcfifo_3if1:auto_generated\|altsyncram_ie41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_ie41.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/altsyncram_ie41.tdf" 393 2 0 } } { "db/dcfifo_3if1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_3if1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 80 0 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 107 0 0 } } { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 145 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 657 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339838562 "|bladerf|dvbs2_transmitter:my_dvb_tx|dvbs2_phyframer_q11:phyframer|fifo_32bit_dual_clk_11bit:i_sym_in_fifo|dcfifo:dcfifo_component|dcfifo_3if1:auto_generated|altsyncram_ie41:fifo_ram|ram_block11a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1501339838562 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1501339838562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339844793 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "iq_correction:U_tx_iq_correction\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iq_correction:U_tx_iq_correction\|Mult1\"" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "Mult1" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339852438 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "iq_correction:U_tx_iq_correction\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iq_correction:U_tx_iq_correction\|Mult0\"" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "Mult0" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339852438 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "iq_correction:U_tx_iq_correction\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iq_correction:U_tx_iq_correction\|Mult2\"" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "Mult2" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 244 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339852438 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1501339852438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iq_correction:U_tx_iq_correction\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iq_correction:U_tx_iq_correction\|lpm_mult:Mult1\"" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339852471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iq_correction:U_tx_iq_correction\|lpm_mult:Mult1 " "Instantiated megafunction \"iq_correction:U_tx_iq_correction\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852471 ""}  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339852471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339852509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339852509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iq_correction:U_tx_iq_correction\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iq_correction:U_tx_iq_correction\|lpm_mult:Mult0\"" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339852521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iq_correction:U_tx_iq_correction\|lpm_mult:Mult0 " "Instantiated megafunction \"iq_correction:U_tx_iq_correction\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501339852521 ""}  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501339852521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501339852557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339852557 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501339853724 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 36 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 36 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1501339853857 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mini_exp1 " "Inserted always-enabled tri-state buffer between \"mini_exp1\" and its non-tri-state driver." {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1501339854018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mini_exp2 " "Inserted always-enabled tri-state buffer between \"mini_exp2\" and its non-tri-state driver." {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1501339854018 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1501339854018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" 354 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" 244 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" 132 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" 100 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" 254 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 157 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" 32 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2878 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3896 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3500 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" 12 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 88 -1 0 } } { "../../fpga/ip/rit/dvbs2_output_sync.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 51 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 398 -1 0 } } { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 18 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2099 -1 0 } } { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 81 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 204 -1 0 } } { "../../fpga/ip/rit/dvbs2_output_sync.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 203 -1 0 } } { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 28 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 159 -1 0 } } { "../../fpga/ip/rit/dvbs2_phyframer_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer_q11.v" 126 -1 0 } } { "../../fpga/ip/rit/dvbs2_output_sync.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 77 -1 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 288 -1 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 287 -1 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" 66 -1 0 } } { "db/dcfifo_nan1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 74 2 0 } } { "db/dcfifo_nan1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 78 2 0 } } { "../../fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" 12 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_877.tdf" 33 2 0 } } { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 81 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_877.tdf" 49 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_4lc.tdf" 33 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/a_graycounter_4lc.tdf" 49 2 0 } } { "../../fpga/ip/rit/dvbs2_bbscrambler.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbscrambler.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501339854155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501339854155 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "fx3_ctl\[0\]~synth " "Node \"fx3_ctl\[0\]~synth\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339859723 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fx3_ctl\[3\]~synth " "Node \"fx3_ctl\[3\]~synth\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339859723 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mini_exp1~synth " "Node \"mini_exp1~synth\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339859723 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mini_exp2~synth " "Node \"mini_exp2~synth\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339859723 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1501339859723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501339859724 "|bladerf|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501339859724 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "628 " "628 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501339880510 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339881039 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1501339882932 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041     c4_clock " "  26.041     c4_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500  c4_tx_clock " "  12.500  c4_tx_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 c4_tx_virtual " "  12.500 c4_tx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     fx3_pclk " "  10.000     fx3_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  fx3_virtual " "  10.000  fx3_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041  lms_pll_out " "  26.041  lms_pll_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_clock_out " "  31.250 lms_rx_clock_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_virtual " "  31.250 lms_rx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_pin " "  49.998 lms_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_reg " "  49.998 lms_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ref_vctcxo_tune " " 100.000 ref_vctcxo_tune" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339882933 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339882933 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339883581 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1501339884832 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339884844 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 631 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 631 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1501339887450 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339887475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.map.smsg " "Generated suppressed messages file /home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339888388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501339892004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501339892004 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[0\] " "No output dependent on input pin \"lms_rx_data\[0\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[1\] " "No output dependent on input pin \"lms_rx_data\[1\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[2\] " "No output dependent on input pin \"lms_rx_data\[2\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[3\] " "No output dependent on input pin \"lms_rx_data\[3\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[4\] " "No output dependent on input pin \"lms_rx_data\[4\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[5\] " "No output dependent on input pin \"lms_rx_data\[5\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[6\] " "No output dependent on input pin \"lms_rx_data\[6\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[7\] " "No output dependent on input pin \"lms_rx_data\[7\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[8\] " "No output dependent on input pin \"lms_rx_data\[8\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[9\] " "No output dependent on input pin \"lms_rx_data\[9\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[10\] " "No output dependent on input pin \"lms_rx_data\[10\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_data\[11\] " "No output dependent on input pin \"lms_rx_data\[11\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_rx_iq_select " "No output dependent on input pin \"lms_rx_iq_select\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_rx_iq_select"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lms_pll_out " "No output dependent on input pin \"lms_pll_out\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|lms_pll_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ref_sma_clock " "No output dependent on input pin \"ref_sma_clock\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|ref_sma_clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exp_present " "No output dependent on input pin \"exp_present\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|exp_present"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exp_spi_miso " "No output dependent on input pin \"exp_spi_miso\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501339893490 "|bladerf|exp_spi_miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501339893490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15404 " "Implemented 15404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501339893491 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501339893491 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501339893491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14931 " "Implemented 14931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501339893491 ""} { "Info" "ICUT_CUT_TM_RAMS" "321 " "Implemented 321 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501339893491 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501339893491 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1501339893491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501339893491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1386 " "Peak virtual memory: 1386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501339893618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 10:51:33 2017 " "Processing ended: Sat Jul 29 10:51:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501339893618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501339893618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501339893618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501339893618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1501339894691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501339894692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 10:51:34 2017 " "Processing started: Sat Jul 29 10:51:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501339894692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501339894692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bladerf -c withdvb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bladerf -c withdvb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501339894692 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501339894726 ""}
{ "Info" "0" "" "Project  = bladerf" {  } {  } 0 0 "Project  = bladerf" 0 0 "Fitter" 0 0 1501339894727 ""}
{ "Info" "0" "" "Revision = withdvb" {  } {  } 0 0 "Revision = withdvb" 0 0 "Fitter" 0 0 1501339894727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1501339894970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1501339894971 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "withdvb EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"withdvb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501339895073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501339895108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501339895108 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501339895157 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501339895157 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 5 12 0 0 " "Implementing clock multiplication of 5, clock division of 12, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501339895157 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 5 48 0 0 " "Implementing clock multiplication of 5, clock division of 48, and phase shift of 0 degrees (0 ps) for pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501339895157 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1501339895157 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_ctl\[6\] " "Input \"fx3_ctl\[6\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_ctl\[5\] " "Input \"fx3_ctl\[5\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[3\] " "Input \"fx3_gpif\[3\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[2\] " "Input \"fx3_gpif\[2\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[1\] " "Input \"fx3_gpif\[1\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[0\] " "Input \"fx3_gpif\[0\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[7\] " "Input \"fx3_gpif\[7\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[6\] " "Input \"fx3_gpif\[6\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[5\] " "Input \"fx3_gpif\[5\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[4\] " "Input \"fx3_gpif\[4\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[11\] " "Input \"fx3_gpif\[11\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[10\] " "Input \"fx3_gpif\[10\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[9\] " "Input \"fx3_gpif\[9\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[8\] " "Input \"fx3_gpif\[8\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[31\] " "Input \"fx3_gpif\[31\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[14\] " "Input \"fx3_gpif\[14\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[13\] " "Input \"fx3_gpif\[13\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[12\] " "Input \"fx3_gpif\[12\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[30\] " "Input \"fx3_gpif\[30\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[29\] " "Input \"fx3_gpif\[29\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[28\] " "Input \"fx3_gpif\[28\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[27\] " "Input \"fx3_gpif\[27\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[26\] " "Input \"fx3_gpif\[26\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[25\] " "Input \"fx3_gpif\[25\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[24\] " "Input \"fx3_gpif\[24\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[22\] " "Input \"fx3_gpif\[22\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[23\] " "Input \"fx3_gpif\[23\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[17\] " "Input \"fx3_gpif\[17\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[16\] " "Input \"fx3_gpif\[16\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[15\] " "Input \"fx3_gpif\[15\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[21\] " "Input \"fx3_gpif\[21\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[20\] " "Input \"fx3_gpif\[20\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[19\] " "Input \"fx3_gpif\[19\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 fx3_gpif\[18\] " "Input \"fx3_gpif\[18\]\" that is fed by the compensated output clock of PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1501339895159 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 139 0 0 } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 386 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1501339895159 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -18 -500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-500 ps) for fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501339895162 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1501339895162 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1501339895557 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501339895564 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501339896153 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501339896153 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501339896153 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501339896153 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501339896153 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501339896153 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501339896189 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1501339896189 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501339896189 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501339896189 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501339896189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501339896198 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1501339898173 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_50n1 " "Entity dcfifo_50n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501339901310 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1501339901310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501339901480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501339901480 ""}  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501339901480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501339901488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501339901489 ""}  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501339901489 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501339901514 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501339901532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501339901532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501339901532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501339901532 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501339901532 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1501339901532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1501339901533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501339901558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501339901560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501339901560 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501339901560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501339901560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501339901561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501339901562 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501339901562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501339901562 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501339901562 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501339901594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1501339901942 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1501339901948 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041     c4_clock " "  26.041     c4_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500  c4_tx_clock " "  12.500  c4_tx_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 c4_tx_virtual " "  12.500 c4_tx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     fx3_pclk " "  10.000     fx3_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  fx3_virtual " "  10.000  fx3_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041  lms_pll_out " "  26.041  lms_pll_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_clock_out " "  31.250 lms_rx_clock_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_virtual " "  31.250 lms_rx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_pin " "  49.998 lms_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_reg " "  49.998 lms_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ref_vctcxo_tune " " 100.000 ref_vctcxo_tune" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501339901948 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1501339901948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c4_clock~input (placed in PIN A11 (CLK10, DIFFCLK_4n)) " "Automatically promoted node c4_clock~input (placed in PIN A11 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_3) " "Automatically promoted node pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c4_tx_clock~input (placed in PIN G22 (CLK5, DIFFCLK_2n)) " "Automatically promoted node c4_tx_clock~input (placed in PIN G22 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lms_rx_clock_out~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node lms_rx_clock_out~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ref_vctcxo_tune~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node ref_vctcxo_tune~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_1pps~0 " "Destination node nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_1pps~0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 132 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 22313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904802 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501339904802 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904803 ""}  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 32706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_synchronizer:U_tx_reset\|sync  " "Automatically promoted node reset_synchronizer:U_tx_reset\|sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\tx_view_data:number_sent\[3\] " "Destination node \\tx_view_data:number_sent\[3\]" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\tx_view_data:number_sent\[2\] " "Destination node \\tx_view_data:number_sent\[2\]" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\tx_view_data:number_sent\[0\] " "Destination node \\tx_view_data:number_sent\[0\]" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\tx_view_data:number_sent\[1\] " "Destination node \\tx_view_data:number_sent\[1\]" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\tx_view_data:number_sent\[4\] " "Destination node \\tx_view_data:number_sent\[4\]" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "save_sample\[0\]~0 " "Destination node save_sample\[0\]~0" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 903 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 15929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501339904803 ""}  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[5\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[5\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[4\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[4\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[6\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[6\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[7\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|cr\[7\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 309 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 339 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node nios_system:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1501339904803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501339904803 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904804 ""}  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_ts_reset  " "Automatically promoted node rx_ts_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:rx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0 " "Destination node nios_system:U_nios_system\|time_tamer:rx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:rx_tamer\|compare_time\[63\]~1 " "Destination node nios_system:U_nios_system\|time_tamer:rx_tamer\|compare_time\[63\]~1" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 22113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501339904804 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_ts_reset  " "Automatically promoted node tx_ts_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:tx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0 " "Destination node nios_system:U_nios_system\|time_tamer:tx_tamer\|synchronizer:U_sync_ts_reset\|\\synchronize:reg0" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|time_tamer:tx_tamer\|compare_time\[63\]~1 " "Destination node nios_system:U_nios_system\|time_tamer:tx_tamer\|compare_time\[63\]~1" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 22120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501339904804 ""}  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_synchronizer:U_sys_reset_sync\|sync  " "Automatically promoted node reset_synchronizer:U_sys_reset_sync\|sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_uart_cts~output " "Destination node fx3_uart_cts~output" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 25946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[3\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[3\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[2\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[2\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[1\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[1\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[0\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[0\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[7\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[7\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[6\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[6\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[5\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[5\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[4\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[4\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fx3_gpif:U_fx3_gpif\|meta_buffer\[11\] " "Destination node fx3_gpif:U_fx3_gpif\|meta_buffer\[11\]" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1501339904804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501339904804 ""}  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\]  " "Automatically promoted node nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|read_mux_out\[0\] " "Destination node nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|read_mux_out\[0\]" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out~8 " "Destination node nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out~8" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 21136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501339904804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501339904804 ""}  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501339904804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501339907228 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501339907268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501339907270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501339907338 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501339907471 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON fx3_gpif\[*\] " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"fx3_gpif\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501339907471 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON fx3_ctl\[*\] " "Wildcard assignment \"Fast Output Register=ON\" to \"fx3_ctl\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501339907471 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1501339907471 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501339907471 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501339907552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501339910472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501339910530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501339910530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 I/O Input Buffer " "Packed 34 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501339910530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 I/O Output Buffer " "Packed 50 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501339910530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "26 " "Created 26 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1501339910530 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501339910530 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1501339912491 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1501339912818 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1501339915131 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1501339919627 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501339919993 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501339920024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501339922753 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1501339922943 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1501339923274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501339927230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501339927305 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501339973117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:46 " "Fitter placement operations ending: elapsed time is 00:00:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501339973117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501339976311 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1501339978163 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1501339978492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1501339989953 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501339989953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501340017890 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.22 " "Total time spent on timing analysis during the Fitter is 19.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1501340018481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501340018659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501340020202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501340020212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501340022391 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[0\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[0\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[0\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[0\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[1\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[1\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[1\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[1\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[2\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[2\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[2\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[2\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[3\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[3\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[3\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[3\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[4\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[4\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[6\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[6\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[7\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[7\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[8\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[8\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[9\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[9\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[10\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[10\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[11\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[11\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[12\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[12\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[13\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[13\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[14\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[14\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[15\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[15\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[16\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[16\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[17\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[17\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[18\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[18\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[19\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[19\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[20\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[20\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[21\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[21\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[22\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[22\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027009 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[23\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[23\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[24\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[24\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[25\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[25\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[26\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[26\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[27\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[27\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[28\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[28\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[29\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[29\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[30\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[30\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[31\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[31\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_ctl\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_ctl\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_ctl\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_ctl\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_ctl\[6\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_ctl\[6\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[5\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[5\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[4\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[4\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[6\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[6\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[3\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[3\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[11\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[11\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[9\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[9\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[7\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[7\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[10\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[10\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[2\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[2\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[1\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[1\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[16\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[16\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[15\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[15\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[14\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[14\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[13\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[13\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[12\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[12\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[8\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[8\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[31\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[31\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[0\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[0\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[18\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[18\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[17\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[17\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[19\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[19\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[20\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[20\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[29\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[29\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[30\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[30\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[28\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[28\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[22\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[22\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[23\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[23\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[21\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[21\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[24\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[24\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[25\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[25\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[27\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[27\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Info" "IFSAC_FSAC_AUTO_DELAY_CHAIN_CANT_OPTIMIZE_IO_TIMING_ON_PLL_COMPENSATED_PIN" "fx3_gpif\[26\] " "Auto delay chain can't change the delay chain setting on I/O pin fx3_gpif\[26\] since it's a PLL compensated pin" {  } {  } 0 176440 "Auto delay chain can't change the delay chain setting on I/O pin %1!s! since it's a PLL compensated pin" 0 0 "Fitter" 0 -1 1501340027010 ""}
{ "Warning" "WFSAC_FSAC_PLL_SOURCE_SYNC_COMPENSATED_INPUTS_ON_DIFFERENT_SIDES" "fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1 " "Input pins that are compensated by the source-synchronous PLL \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|pll1\" are spread across multiple edges" { { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_ctl\[6\] top " "Input pin \"fx3_ctl\[6\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[6\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[18\] left " "Input pin \"fx3_gpif\[18\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[18] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[18\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[19\] left " "Input pin \"fx3_gpif\[19\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[19] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[19\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[20\] left " "Input pin \"fx3_gpif\[20\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[20] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[20\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[21\] left " "Input pin \"fx3_gpif\[21\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[21] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[21\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[15\] left " "Input pin \"fx3_gpif\[15\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[15] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[15\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[16\] left " "Input pin \"fx3_gpif\[16\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[16] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[16\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[17\] left " "Input pin \"fx3_gpif\[17\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[17] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[17\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[23\] left " "Input pin \"fx3_gpif\[23\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[23] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[23\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[22\] bottom " "Input pin \"fx3_gpif\[22\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[22] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[22\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[24\] left " "Input pin \"fx3_gpif\[24\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[24] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[24\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[25\] bottom " "Input pin \"fx3_gpif\[25\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[25] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[25\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[26\] left " "Input pin \"fx3_gpif\[26\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[26] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[26\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[27\] bottom " "Input pin \"fx3_gpif\[27\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[27] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[27\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[28\] left " "Input pin \"fx3_gpif\[28\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[28] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[28\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[29\] bottom " "Input pin \"fx3_gpif\[29\]\" is on the bottom edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[29] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[29\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[30\] left " "Input pin \"fx3_gpif\[30\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[30] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[30\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[12\] top " "Input pin \"fx3_gpif\[12\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[12] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[12\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[13\] top " "Input pin \"fx3_gpif\[13\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[13] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[13\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[14\] top " "Input pin \"fx3_gpif\[14\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[14] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[14\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[31\] left " "Input pin \"fx3_gpif\[31\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[31] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[31\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[8\] top " "Input pin \"fx3_gpif\[8\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[8] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[8\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[9\] top " "Input pin \"fx3_gpif\[9\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[9] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[9\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[10\] top " "Input pin \"fx3_gpif\[10\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[10] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[10\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[11\] top " "Input pin \"fx3_gpif\[11\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[11] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[11\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[4\] top " "Input pin \"fx3_gpif\[4\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[4] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[4\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[5\] top " "Input pin \"fx3_gpif\[5\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[5\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[6\] top " "Input pin \"fx3_gpif\[6\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[6\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[7\] left " "Input pin \"fx3_gpif\[7\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[7] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[7\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[0\] top " "Input pin \"fx3_gpif\[0\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[0] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[0\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[1\] top " "Input pin \"fx3_gpif\[1\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[1] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[1\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[2\] top " "Input pin \"fx3_gpif\[2\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[2] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[2\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_gpif\[3\] top " "Input pin \"fx3_gpif\[3\]\" is on the top edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[3] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_gpif\[3\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "fx3_ctl\[5\] left " "Input pin \"fx3_ctl\[5\]\" is on the left edge" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[5\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1501340027377 ""}  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[6\]" } { 0 "fx3_gpif\[18\]" } { 0 "fx3_gpif\[19\]" } { 0 "fx3_gpif\[20\]" } { 0 "fx3_gpif\[21\]" } { 0 "fx3_gpif\[15\]" } { 0 "fx3_gpif\[16\]" } { 0 "fx3_gpif\[17\]" } { 0 "fx3_gpif\[23\]" } { 0 "fx3_gpif\[22\]" } { 0 "fx3_gpif\[24\]" } { 0 "fx3_gpif\[25\]" } { 0 "fx3_gpif\[26\]" } { 0 "fx3_gpif\[27\]" } { 0 "fx3_gpif\[28\]" } { 0 "fx3_gpif\[29\]" } { 0 "fx3_gpif\[30\]" } { 0 "fx3_gpif\[12\]" } { 0 "fx3_gpif\[13\]" } { 0 "fx3_gpif\[14\]" } { 0 "fx3_gpif\[31\]" } { 0 "fx3_gpif\[8\]" } { 0 "fx3_gpif\[9\]" } { 0 "fx3_gpif\[10\]" } { 0 "fx3_gpif\[11\]" } { 0 "fx3_gpif\[4\]" } { 0 "fx3_gpif\[5\]" } { 0 "fx3_gpif\[6\]" } { 0 "fx3_gpif\[7\]" } { 0 "fx3_gpif\[0\]" } { 0 "fx3_gpif\[1\]" } { 0 "fx3_gpif\[2\]" } { 0 "fx3_gpif\[3\]" } { 0 "fx3_ctl\[5\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[18] } } } { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 763 0 0 } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[19] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[20] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[21] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[15] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[16] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[17] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[23] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[22] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[24] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[25] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[26] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[27] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[28] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[29] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[30] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[12] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[13] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[14] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[31] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[8] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[9] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[10] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[11] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[4] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[7] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[0] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[1] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[2] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_gpif[3] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[5] } } }  } 0 176678 "Input pins that are compensated by the source-synchronous PLL \"%1!s!\" are spread across multiple edges" 0 0 "Fitter" 0 -1 1501340027377 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501340027387 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501340029959 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "15 " "Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[0\] a permanently enabled " "Pin fx3_ctl\[0\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[0] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[0\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[1\] a permanently enabled " "Pin fx3_ctl\[1\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[1] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[1\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[2\] a permanently enabled " "Pin fx3_ctl\[2\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[2] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[2\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[3\] a permanently enabled " "Pin fx3_ctl\[3\] has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[3] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[3\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[4\] a permanently disabled " "Pin fx3_ctl\[4\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[4] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[4\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[5\] a permanently disabled " "Pin fx3_ctl\[5\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[5] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[5\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[6\] a permanently disabled " "Pin fx3_ctl\[6\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[6] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[6\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[7\] a permanently disabled " "Pin fx3_ctl\[7\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[7] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[7\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[8\] a permanently disabled " "Pin fx3_ctl\[8\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[8] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[8\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[9\] a permanently disabled " "Pin fx3_ctl\[9\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[9] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[9\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[10\] a permanently disabled " "Pin fx3_ctl\[10\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[10] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[10\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[11\] a permanently disabled " "Pin fx3_ctl\[11\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[11] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[11\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fx3_ctl\[12\] a permanently disabled " "Pin fx3_ctl\[12\] has a permanently disabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { fx3_ctl[12] } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fx3_ctl\[12\]" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mini_exp1 a permanently enabled " "Pin mini_exp1 has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { mini_exp1 } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mini_exp1" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mini_exp2 a permanently enabled " "Pin mini_exp2 has a permanently enabled output enable" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/spex/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { mini_exp2 } } } { "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/spex/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mini_exp2" } } } } { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501340030213 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1501340030213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.fit.smsg " "Generated suppressed messages file /home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501340031447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1525 " "Peak virtual memory: 1525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501340034470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 10:53:54 2017 " "Processing ended: Sat Jul 29 10:53:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501340034470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501340034470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501340034470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501340034470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1501340035531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501340035532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 10:53:55 2017 " "Processing started: Sat Jul 29 10:53:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501340035532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1501340035532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bladerf -c withdvb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bladerf -c withdvb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1501340035532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1501340036053 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_50n1 " "Entity dcfifo_50n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340039078 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Assembler" 0 -1 1501340039078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Assembler" 0 -1 1501340039235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Assembler" 0 -1 1501340039236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Assembler" 0 -1 1501340039244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Assembler" 0 -1 1501340039244 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1501340039266 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340039272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340039272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340039272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340039272 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340039272 ""}  } {  } 0 332110 "%1!s!" 0 0 "Assembler" 0 -1 1501340039272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Assembler" 0 -1 1501340039272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1501340039296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1501340039297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340039297 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1501340039297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1501340039297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1501340039299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340039299 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1501340039299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1501340039299 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1501340039300 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1501340039336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Assembler" 0 -1 1501340039656 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Assembler" 0 -1 1501340039661 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041     c4_clock " "  26.041     c4_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500  c4_tx_clock " "  12.500  c4_tx_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 c4_tx_virtual " "  12.500 c4_tx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     fx3_pclk " "  10.000     fx3_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  fx3_virtual " "  10.000  fx3_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041  lms_pll_out " "  26.041  lms_pll_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_clock_out " "  31.250 lms_rx_clock_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 lms_rx_virtual " "  31.250 lms_rx_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_pin " "  49.998 lms_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.998 lms_sclk_reg " "  49.998 lms_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ref_vctcxo_tune " " 100.000 ref_vctcxo_tune" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  12.499 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.416 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  62.498 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 249.993 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501340039661 ""}  } {  } 0 332111 "%1!s!" 0 0 "Assembler" 0 -1 1501340039661 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1501340039874 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1501340040210 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1501340040882 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1501340040936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 12 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501340041551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 10:54:01 2017 " "Processing ended: Sat Jul 29 10:54:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501340041551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501340041551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501340041551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1501340041551 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1501340041817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1501340042577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501340042578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 10:54:02 2017 " "Processing started: Sat Jul 29 10:54:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501340042578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340042578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bladerf -c withdvb " "Command: quartus_sta bladerf -c withdvb" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340042578 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501340042613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340043111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340043111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340043146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340043146 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_50n1 " "Entity dcfifo_50n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340044287 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340044447 ""}  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340044457 ""}  } { { "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044457 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044479 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340044485 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340044485 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340044485 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340044485 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340044485 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340044512 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340044515 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044515 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044516 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340044829 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501340044835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501340044859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1501340045212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340045212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.281 " "Worst-case setup slack is -4.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.281           -5714.612 c4_tx_clock  " "   -4.281           -5714.612 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.156              -2.790 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.156              -2.790 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 fx3_virtual  " "    0.218               0.000 fx3_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.449               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.031               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.766               0.000 c4_tx_virtual  " "    1.766               0.000 c4_tx_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.840               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.840               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.520               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.520               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.202               0.000 c4_clock  " "   16.202               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.428               0.000 altera_reserved_tck  " "   16.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.322               0.000 lms_sclk_pin  " "   21.322               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.376               0.000 lms_rx_clock_out  " "   21.376               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.347               0.000 ref_vctcxo_tune  " "   93.347               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340045213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.426               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 c4_tx_clock  " "    0.431               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.449               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.450               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.451               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.451               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 c4_clock  " "    0.451               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 lms_rx_clock_out  " "    0.451               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 ref_vctcxo_tune  " "    0.464               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.382               0.000 fx3_virtual  " "    6.382               0.000 fx3_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.578               0.000 c4_tx_virtual  " "    7.578               0.000 c4_tx_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.255               0.000 lms_sclk_pin  " "   13.255               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340045289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.389 " "Worst-case recovery slack is 2.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.389               0.000 c4_tx_clock  " "    2.389               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.603               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.603               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.200               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.200               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.442               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.442               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.640               0.000 c4_clock  " "   22.640               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.740               0.000 lms_rx_clock_out  " "   25.740               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.986               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   26.986               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.228               0.000 altera_reserved_tck  " "   47.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.704               0.000 ref_vctcxo_tune  " "   97.704               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  245.883               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  245.883               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340045312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.141 " "Worst-case removal slack is 1.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.141               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 ref_vctcxo_tune  " "    1.147               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 c4_tx_clock  " "    1.207               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 c4_clock  " "    1.405               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.608               0.000 altera_reserved_tck  " "    1.608               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.623               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 lms_rx_clock_out  " "    1.659               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.445               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.445               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.309               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.309               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.437               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.437               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340045335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.669 " "Worst-case minimum pulse width slack is 4.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.669               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.669               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.807               0.000 fx3_pclk  " "    4.807               0.000 fx3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.893               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.893               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.731               0.000 c4_tx_clock  " "    5.731               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.910               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.910               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.568               0.000 c4_clock  " "   12.568               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.174               0.000 lms_rx_clock_out  " "   15.174               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.041               0.000 lms_pll_out  " "   22.041               0.000 lms_pll_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.896               0.000 lms_sclk_reg  " "   24.896               0.000 lms_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.934               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   30.934               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.295               0.000 lms_sclk_pin  " "   46.295               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 ref_vctcxo_tune  " "   49.548               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.699               0.000 altera_reserved_tck  " "   49.699               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.682               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  124.682               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340045342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340045342 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 318 synchronizer chains. " "Report Metastability: Found 318 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 318 " "Number of Synchronizer Chains Found: 318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.355 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.355" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.702 ns " "Worst Case Available Settling Time: 17.702 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340046001 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340046001 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501340046019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340046072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340048375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340049166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1501340049350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340049350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.370 " "Worst-case setup slack is -4.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.370           -5815.977 c4_tx_clock  " "   -4.370           -5815.977 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -1.343 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.680              -1.343 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 fx3_virtual  " "    0.906               0.000 fx3_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.074               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.074               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.543               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.543               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.555               0.000 c4_tx_virtual  " "    2.555               0.000 c4_tx_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.164               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.773               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.773               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.091               0.000 c4_clock  " "   17.091               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.227               0.000 altera_reserved_tck  " "   17.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.352               0.000 lms_sclk_pin  " "   21.352               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.433               0.000 lms_rx_clock_out  " "   22.433               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.891               0.000 ref_vctcxo_tune  " "   93.891               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340049359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.381 " "Worst-case hold slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 c4_tx_clock  " "    0.381               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.398               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.399               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.399               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.399               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.399               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 c4_clock  " "    0.399               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 lms_rx_clock_out  " "    0.400               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 ref_vctcxo_tune  " "    0.415               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.880               0.000 fx3_virtual  " "    5.880               0.000 fx3_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.863               0.000 c4_tx_virtual  " "    6.863               0.000 c4_tx_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.137               0.000 lms_sclk_pin  " "   13.137               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340049433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.712 " "Worst-case recovery slack is 2.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.712               0.000 c4_tx_clock  " "    2.712               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.975               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.588               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.588               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.758               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.758               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.835               0.000 c4_clock  " "   22.835               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.128               0.000 lms_rx_clock_out  " "   26.128               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.367               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   27.367               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.543               0.000 altera_reserved_tck  " "   47.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.851               0.000 ref_vctcxo_tune  " "   97.851               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  246.260               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  246.260               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340049465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.046 " "Worst-case removal slack is 1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.046               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 ref_vctcxo_tune  " "    1.052               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 c4_tx_clock  " "    1.054               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.257               0.000 c4_clock  " "    1.257               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.445               0.000 altera_reserved_tck  " "    1.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.461               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 lms_rx_clock_out  " "    1.481               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.225               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.225               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.985               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.985               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.094               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.094               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340049494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.651 " "Worst-case minimum pulse width slack is 4.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.651               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 fx3_pclk  " "    4.811               0.000 fx3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.901               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.901               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.761               0.000 c4_tx_clock  " "    5.761               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.891               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.891               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.574               0.000 c4_clock  " "   12.574               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.183               0.000 lms_rx_clock_out  " "   15.183               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.041               0.000 lms_pll_out  " "   22.041               0.000 lms_pll_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.798               0.000 lms_sclk_reg  " "   24.798               0.000 lms_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.942               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   30.942               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.295               0.000 lms_sclk_pin  " "   46.295               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.530               0.000 altera_reserved_tck  " "   49.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.555               0.000 ref_vctcxo_tune  " "   49.555               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.688               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  124.688               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340049511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340049511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 318 synchronizer chains. " "Report Metastability: Found 318 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 318 " "Number of Synchronizer Chains Found: 318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.355 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.355" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.164 ns " "Worst Case Available Settling Time: 18.164 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340050577 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340050577 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501340050603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340051135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1501340051205 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340051205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.816 " "Worst-case setup slack is -1.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816           -2312.858 c4_tx_clock  " "   -1.816           -2312.858 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.388               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.647               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.647               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.813               0.000 fx3_virtual  " "    3.813               0.000 fx3_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.117               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.117               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.473               0.000 c4_tx_virtual  " "    6.473               0.000 c4_tx_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.387               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.387               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.131               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.131               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.608               0.000 c4_clock  " "   21.608               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.125               0.000 lms_sclk_pin  " "   22.125               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.610               0.000 altera_reserved_tck  " "   23.610               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.821               0.000 lms_rx_clock_out  " "   26.821               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.099               0.000 ref_vctcxo_tune  " "   97.099               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340051225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.150               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 c4_tx_clock  " "    0.166               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.183               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.185               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.185               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 c4_clock  " "    0.185               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 lms_rx_clock_out  " "    0.186               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ref_vctcxo_tune  " "    0.193               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.568               0.000 fx3_virtual  " "    3.568               0.000 fx3_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.916               0.000 c4_tx_virtual  " "    3.916               0.000 c4_tx_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.379               0.000 lms_sclk_pin  " "   13.379               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340051311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.563 " "Worst-case recovery slack is 4.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.563               0.000 c4_tx_clock  " "    4.563               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.502               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.502               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.496               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.496               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.650               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.432               0.000 c4_clock  " "   24.432               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.678               0.000 lms_rx_clock_out  " "   28.678               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.344               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   29.344               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.669               0.000 altera_reserved_tck  " "   48.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.945               0.000 ref_vctcxo_tune  " "   98.945               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.128               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  248.128               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340051350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.486               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 ref_vctcxo_tune  " "    0.488               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 c4_tx_clock  " "    0.517               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 c4_clock  " "    0.574               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.663               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 altera_reserved_tck  " "    0.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 lms_rx_clock_out  " "    0.692               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.059               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.532               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.532               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.598               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340051389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.748 " "Worst-case minimum pulse width slack is 4.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.748               0.000 U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.950               0.000 fx3_pclk  " "    4.950               0.000 fx3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.971               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.971               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.990               0.000 c4_tx_clock  " "    5.990               0.000 c4_tx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.001               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.001               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.810               0.000 c4_clock  " "   12.810               0.000 c4_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.417               0.000 lms_rx_clock_out  " "   15.417               0.000 lms_rx_clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.041               0.000 lms_pll_out  " "   22.041               0.000 lms_pll_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.873               0.000 lms_sclk_reg  " "   24.873               0.000 lms_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.998               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   30.998               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.665               0.000 lms_sclk_pin  " "   46.665               0.000 lms_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.711               0.000 altera_reserved_tck  " "   49.711               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.791               0.000 ref_vctcxo_tune  " "   49.791               0.000 ref_vctcxo_tune " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.750               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  124.750               0.000 U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501340051415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340051415 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 318 synchronizer chains. " "Report Metastability: Found 318 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 318 " "Number of Synchronizer Chains Found: 318" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.355 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.355" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.719 ns " "Worst Case Available Settling Time: 21.719 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501340052950 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340052950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340053570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340053572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1036 " "Peak virtual memory: 1036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501340053952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 10:54:13 2017 " "Processing ended: Sat Jul 29 10:54:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501340053952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501340053952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501340053952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340053952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501340055022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501340055023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 10:54:14 2017 " "Processing started: Sat Jul 29 10:54:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501340055023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1501340055023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc bladerf -c withdvb " "Command: quartus_drc bladerf -c withdvb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1501340055023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1501340055653 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3if1 " "Entity dcfifo_3if1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_d09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_c09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_50n1 " "Entity dcfifo_50n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5ff1 " "Entity dcfifo_5ff1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_iaf1 " "Entity dcfifo_iaf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_maf1 " "Entity dcfifo_maf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nan1 " "Entity dcfifo_nan1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501340056357 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1501340056357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Design Assistant" 0 -1 1501340056520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Design Assistant" 0 -1 1501340056520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_cd9:dffpipe11\|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "Design Assistant" 0 -1 1501340056528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "Design Assistant" 0 -1 1501340056529 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/platforms/bladerf/constraints/bladerf.sdc " "Reading SDC File: '../../fpga/platforms/bladerf/constraints/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1501340056553 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_fx3_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340056560 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340056560 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340056560 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340056560 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 5 -duty_cycle 50.00 -name \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501340056560 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1501340056560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1501340056560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 fx3_gpif*rx_enable clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): fx3_gpif*rx_enable could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1501340056585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 115 rx_meta_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(115): rx_meta_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1501340056587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_meta_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340056587 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1501340056587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(115): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1501340056587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 116 rx_fifo*:wraclr\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(116): rx_fifo*:wraclr\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1501340056589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\} " "set_false_path -from \{fx3_gpif*rx_enable\} -to \{rx_fifo*:wraclr\|*\}" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501340056589 ""}  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1501340056589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 116 Argument <to> is not an object ID " "Ignored set_false_path at bladerf.sdc(116): Argument <to> is not an object ID" {  } { { "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/constraints/bladerf.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1501340056589 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1501340056590 ""}
{ "Info" "ISTA_SDC_FOUND" "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc " "Reading SDC File: '../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1501340056625 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1501340056944 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 2 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060352 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|comb~0 " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 18126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060352 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1501340060352 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 416 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 416 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[0\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[13\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[13\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[14\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[14\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[15\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[15\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[16\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[16\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[17\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[17\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[18\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[18\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[19\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[19\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[20\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[20\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[21\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[21\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[22\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[22\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[23\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[23\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[24\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[24\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[25\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[25\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[26\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[26\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[27\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[27\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[28\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[28\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[29\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[29\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[30\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[30\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[59\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[59\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[60\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[60\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[61\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[61\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[62\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[62\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[63\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[63\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[1\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[2\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[3\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\|handshake:U_handshake\|source_holding\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060379 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1501340060379 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1501340060379 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 22 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 22 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[7\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[6\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg\[6\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_10mhz_pps " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|ref_10mhz_pps\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 136 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\] " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[7\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[15\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[15\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[14\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[14\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[13\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[13\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[12\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[12\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[11\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[11\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[10\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[10\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[9\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[9\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[8\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[8\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[6\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[6\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[5\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[5\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[4\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[4\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[3\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[2\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[1\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[1\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|final_parity_bit_out_valid " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|final_parity_bit_out_valid\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 6902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060384 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1501340060384 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ref_vctcxo_tune " "Node  \"ref_vctcxo_tune\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060386 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1501340060386 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 3 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060389 ""} { "Warning" "WDRC_NODES_WARNING" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060389 ""} { "Warning" "WDRC_NODES_WARNING" " c4_tx_clock " "Node  \"c4_tx_clock\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060389 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1501340060389 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " fx3_ctl\[7\] " "Node  \"fx3_ctl\[7\]\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060390 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1501340060390 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 3 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060391 ""} { "Warning" "WDRC_NODES_WARNING" " reset_synchronizer:U_sys_reset_sync\|sync " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060391 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_rx_trigger_ctl:tx_trigger_ctl\|data_out\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 11007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060391 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1501340060391 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 10 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 10 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " dvb_fifo_reader:fifo_reader\|send_fifo (Bus) " "Node  \"dvb_fifo_reader:fifo_reader\|send_fifo (Bus)\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_control:control\|data_out (Bus) " "Node  \"nios_system:U_nios_system\|nios_system_control:control\|data_out (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg (Bus) " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|mm_control_reg (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 380 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 4481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding (Bus) " "Node  \"nios_system:U_nios_system\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\|source_holding (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out (Bus) " "Node  \"nios_system:U_nios_system\|nios_system_iq_corr_tx_phase_gain:iq_corr_tx_phase_gain\|data_out (Bus)\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_bitmapper_q11:bitmapper\|final_collected_input (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_bitmapper_q11:bitmapper\|final_collected_input (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_bitmapper_q11.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper_q11.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 6105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[3\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[3\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 6659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[1\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[1\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 6631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[2\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[2\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 6645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""} { "Warning" "WDRC_NODES_WARNING" " dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[0\] (Bus) " "Node  \"dvbs2_transmitter:my_dvb_tx\|dvbs2_ldpcencoder:ldpcencoder\|current_addresses\[0\] (Bus)\"" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 428 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 6617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060392 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1501340060392 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 321 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 321 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|valid_bit " "Node  \"dvb_fifo_reader:fifo_reader\|valid_bit\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_dvb_reset\|sync " "Node  \"reset_synchronizer:U_dvb_reset\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_sys_reset_sync\|sync~clkctrl " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_sys_reset_sync\|sync " "Node  \"reset_synchronizer:U_sys_reset_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 10029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " comb~0clkctrl " "Node  \"comb~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|send_fifo\[7\]~0 " "Node  \"dvb_fifo_reader:fifo_reader\|send_fifo\[7\]~0\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 16883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|fifo_filled_mff2 " "Node  \"dvb_fifo_reader:fifo_reader\|fifo_filled_mff2\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|Equal2~3 " "Node  \"dvb_fifo_reader:fifo_reader\|Equal2~3\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_tx_reset\|sync~clkctrl " "Node  \"reset_synchronizer:U_tx_reset\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " c4_tx_clock~inputclkctrl " "Node  \"c4_tx_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|valid_wrreq~0 " "Node  \"tx_fifo:U_tx_sample_fifo\|dcfifo:dcfifo_component\|dcfifo_nan1:auto_generated\|valid_wrreq~0\"" {  } { { "db/dcfifo_nan1.tdf" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/dcfifo_nan1.tdf" 125 2 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 19997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " fx3_gpif:U_fx3_gpif\|state.SAMPLE_WRITE " "Node  \"fx3_gpif:U_fx3_gpif\|state.SAMPLE_WRITE\"" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " handshake:U_timestamp_handshake\|grab_source~0 " "Node  \"handshake:U_timestamp_handshake\|grab_source~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 17511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_control:control\|wr_strobe~1 " "Node  \"nios_system:U_nios_system\|nios_system_control:control\|wr_strobe~1\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|rst1 " "Node  \"nios_system:U_nios_system\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|rst1\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst " "Node  \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|R_ctrl_shift_rot " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|R_ctrl_shift_rot\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3390 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|F_valid~0 " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|F_valid~0\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 3313 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 13779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|address\[8\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|address\[8\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2721 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|saved_grant\[0\] " "Node  \"nios_system:U_nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|saved_grant\[0\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|jtag_ram_access " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_nios2_ocimem:the_nios_system_nios2_cpu_nios2_ocimem\|jtag_ram_access\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2229 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|nios_system_nios2_cpu_debug_slave_sysclk:the_nios_system_nios2_cpu_debug_slave_sysclk\|update_jdo_strobe " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|nios_system_nios2_cpu_nios2_oci:the_nios_system_nios2_cpu_nios2_oci\|nios_system_nios2_cpu_debug_slave_wrapper:the_nios_system_nios2_cpu_debug_slave_wrapper\|nios_system_nios2_cpu_debug_slave_sysclk:the_nios_system_nios2_cpu_debug_slave_sysclk\|update_jdo_strobe\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 2212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 32833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "/home/spex/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 32733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060399 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1501340060399 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1501340060399 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " c4_tx_clock~inputclkctrl " "Node  \"c4_tx_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " reset_synchronizer:U_tx_reset\|sync~clkctrl " "Node  \"reset_synchronizer:U_tx_reset\|sync~clkctrl\"" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"nios_system:U_nios_system\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " comb~0clkctrl " "Node  \"comb~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " c4_clock~inputclkctrl " "Node  \"c4_clock~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " synchronizer:U_dvb_enable_sync\|sync " "Node  \"synchronizer:U_dvb_enable_sync\|sync\"" {  } { { "../../fpga/ip/nuand/synthesis/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 12538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"fx3_pll:U_fx3_pll\|altpll:altpll_component\|fx3_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/fx3_pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/fx3_pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[3\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[3\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[1\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[1\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[0\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[0\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " dvb_fifo_reader:fifo_reader\|packet_send_cnt\[2\] " "Node  \"dvb_fifo_reader:fifo_reader\|packet_send_cnt\[2\]\"" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 9287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~22 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~22\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~4 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~4\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " lms_rx_clock_out~inputclkctrl " "Node  \"lms_rx_clock_out~inputclkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[2\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[2\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[3\] " "Node  \"nios_system:U_nios_system\|nios_system_nios2:nios2\|nios_system_nios2_cpu:cpu\|W_alu_result\[3\]\"" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 4445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 3176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~12 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~12\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~6 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~6\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~20 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~20\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " tx_ts_reset~clkctrl " "Node  \"tx_ts_reset~clkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " rx_ts_reset~clkctrl " "Node  \"rx_ts_reset~clkctrl\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~16 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~16\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~2 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~2\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~8 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~8\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~18 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~18\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Node  \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/quartus/work/db/pll_altpll.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 33490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_NODES_INFO" " iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~0 " "Node  \"iq_correction:U_tx_iq_correction\|tan_table:U_phase_correction_lookup\|Add0~0\"" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/spex/Downloads/bladerf-dvbs2/quartus/work/" { { 0 { 0 ""} 0 20068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1501340060401 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1501340060401 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1501340060401 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "371 458 " "Design Assistant information: finished post-fitting analysis of current design -- generated 371 information messages and 458 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1501340060403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 92 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1117 " "Peak virtual memory: 1117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501340060596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 10:54:20 2017 " "Processing ended: Sat Jul 29 10:54:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501340060596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501340060596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501340060596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1501340060596 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 340 s " "Quartus Prime Full Compilation was successful. 0 errors, 340 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1501340060910 ""}
