Analysis & Synthesis report for RecopPipe
Mon May  3 21:06:01 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |recop|controlunit:inst11|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated
 16. Source assignments for ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated
 17. Parameter Settings for User Entity Instance: recop_pll:inst7|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: DataMeme:inst6|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: ProgMeme:inst5|altsyncram:altsyncram_component
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May  3 21:06:01 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; RecopPipe                                   ;
; Top-level Entity Name           ; recop                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 367                                         ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 589,824                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; recop              ; RecopPipe          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-12       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+-----------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                       ; Library ;
+-----------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ../recopStuff/Recop1/ReCOP provided/recop.bdf             ; yes             ; User Block Diagram/Schematic File  ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop.bdf             ;         ;
; ../recopStuff/Recop1/ReCOP provided/various_constants.vhd ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/various_constants.vhd ;         ;
; ../recopStuff/Recop1/ReCOP provided/registers.vhd         ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registers.vhd         ;         ;
; ../recopStuff/Recop1/ReCOP provided/regfile.vhd           ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/regfile.vhd           ;         ;
; ../recopStuff/Recop1/ReCOP provided/recop_types.vhd       ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_types.vhd       ;         ;
; ../recopStuff/Recop1/ReCOP provided/recop_pll.vhd         ; yes             ; User Wizard-Generated File         ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd         ;         ;
; ../recopStuff/Recop1/ReCOP provided/opcodes.vhd           ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/opcodes.vhd           ;         ;
; ../recopStuff/Recop1/ReCOP provided/mem_mux.vhd           ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/mem_mux.vhd           ;         ;
; ../recopStuff/Recop1/ReCOP provided/max.vhd               ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/max.vhd               ;         ;
; ../recopStuff/Recop1/ReCOP provided/dm_data_mux.vhd       ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/dm_data_mux.vhd       ;         ;
; ../recopStuff/Recop1/ReCOP provided/debug_button.vhd      ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/debug_button.vhd      ;         ;
; ../recopStuff/Recop1/ReCOP provided/control_unit.vhd      ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/control_unit.vhd      ;         ;
; ../recopStuff/Recop1/ReCOP provided/ALU.vhd               ; yes             ; User VHDL File                     ; /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/ALU.vhd               ;         ;
; RecopPipe.mif                                             ; yes             ; User Memory Initialization File    ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/RecopPipe.mif                             ;         ;
; ProgMeme.vhd                                              ; yes             ; User Wizard-Generated File         ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.vhd                              ;         ;
; DataMeme.vhd                                              ; yes             ; User Wizard-Generated File         ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.vhd                              ;         ;
; altpll.tdf                                                ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; aglobal201.inc                                            ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                    ;         ;
; stratix_pll.inc                                           ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/recop_pll_altpll.v                                     ; yes             ; Auto-Generated Megafunction        ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/recop_pll_altpll.v                     ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                                ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                                ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                       ; /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_7sv3.tdf                                    ; yes             ; Auto-Generated Megafunction        ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_7sv3.tdf                    ;         ;
; db/altsyncram_0c24.tdf                                    ; yes             ; Auto-Generated Megafunction        ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_0c24.tdf                    ;         ;
; db/decode_8la.tdf                                         ; yes             ; Auto-Generated Megafunction        ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/decode_8la.tdf                         ;         ;
; db/decode_11a.tdf                                         ; yes             ; Auto-Generated Megafunction        ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/decode_11a.tdf                         ;         ;
; db/mux_7hb.tdf                                            ; yes             ; Auto-Generated Megafunction        ; /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/mux_7hb.tdf                            ;         ;
+-----------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 400                                                                                              ;
;                                             ;                                                                                                  ;
; Combinational ALUT usage for logic          ; 504                                                                                              ;
;     -- 7 input functions                    ; 1                                                                                                ;
;     -- 6 input functions                    ; 263                                                                                              ;
;     -- 5 input functions                    ; 74                                                                                               ;
;     -- 4 input functions                    ; 49                                                                                               ;
;     -- <=3 input functions                  ; 117                                                                                              ;
;                                             ;                                                                                                  ;
; Dedicated logic registers                   ; 367                                                                                              ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 45                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                ;
; Total block memory bits                     ; 589824                                                                                           ;
;                                             ;                                                                                                  ;
; Total DSP Blocks                            ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; recop_pll:inst7|altpll:altpll_component|recop_pll_altpll:auto_generated|wire_generic_pll1_outclk ;
; Maximum fan-out                             ; 448                                                                                              ;
; Total fan-out                               ; 5217                                                                                             ;
; Average fan-out                             ; 5.01                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name      ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |recop                                     ; 504 (1)             ; 367 (0)                   ; 589824            ; 0          ; 45   ; 0            ; |recop                                                                                                        ; recop            ; work         ;
;    |DataMeme:inst6|                        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |recop|DataMeme:inst6                                                                                         ; DataMeme         ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |recop|DataMeme:inst6|altsyncram:altsyncram_component                                                         ; altsyncram       ; work         ;
;          |altsyncram_7sv3:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |recop|DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated                          ; altsyncram_7sv3  ; work         ;
;    |ProgMeme:inst5|                        ; 20 (0)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |recop|ProgMeme:inst5                                                                                         ; ProgMeme         ; work         ;
;       |altsyncram:altsyncram_component|    ; 20 (0)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |recop|ProgMeme:inst5|altsyncram:altsyncram_component                                                         ; altsyncram       ; work         ;
;          |altsyncram_0c24:auto_generated|  ; 20 (0)              ; 4 (4)                     ; 524288            ; 0          ; 0    ; 0            ; |recop|ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated                          ; altsyncram_0c24  ; work         ;
;             |decode_11a:rden_decode_a|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|decode_11a:rden_decode_a ; decode_11a       ; work         ;
;             |mux_7hb:mux4|                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|mux_7hb:mux4             ; mux_7hb          ; work         ;
;    |alu:inst3|                             ; 79 (79)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|alu:inst3                                                                                              ; alu              ; work         ;
;    |continue_button:inst15|                ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|continue_button:inst15                                                                                 ; continue_button  ; work         ;
;    |continue_button:inst16|                ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|continue_button:inst16                                                                                 ; continue_button  ; work         ;
;    |controlunit:inst11|                    ; 78 (78)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |recop|controlunit:inst11                                                                                     ; controlunit      ; work         ;
;    |dm_data_mux:inst9|                     ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|dm_data_mux:inst9                                                                                      ; dm_data_mux      ; work         ;
;    |max:inst2|                             ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|max:inst2                                                                                              ; max              ; work         ;
;    |mem_mux:inst10|                        ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|mem_mux:inst10                                                                                         ; mem_mux          ; work         ;
;    |recop_pll:inst7|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|recop_pll:inst7                                                                                        ; recop_pll        ; work         ;
;       |altpll:altpll_component|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|recop_pll:inst7|altpll:altpll_component                                                                ; altpll           ; work         ;
;          |recop_pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |recop|recop_pll:inst7|altpll:altpll_component|recop_pll_altpll:auto_generated                                ; recop_pll_altpll ; work         ;
;    |regfile:inst1|                         ; 246 (246)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |recop|regfile:inst1                                                                                          ; regfile          ; work         ;
;    |registers:inst|                        ; 3 (3)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |recop|registers:inst                                                                                         ; registers        ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------+
; DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None          ;
; ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; RecopPipe.mif ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |recop|ProgMeme:inst5 ; ProgMeme.vhd    ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |recop|DataMeme:inst6 ; DataMeme.vhd    ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |recop|controlunit:inst11|state                   ;
+-----------+----------+----------+----------+----------+-----------+
; Name      ; state.T2 ; state.T1 ; state.T0 ; state.E0 ; state.Ini ;
+-----------+----------+----------+----------+----------+-----------+
; state.Ini ; 0        ; 0        ; 0        ; 0        ; 0         ;
; state.E0  ; 0        ; 0        ; 0        ; 1        ; 1         ;
; state.T0  ; 0        ; 0        ; 1        ; 0        ; 1         ;
; state.T1  ; 0        ; 1        ; 0        ; 0        ; 1         ;
; state.T2  ; 1        ; 0        ; 0        ; 0        ; 1         ;
+-----------+----------+----------+----------+----------+-----------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; registers:inst|dprr[0]                ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 1 ;                                             ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 367   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 292   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 320   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; registers:inst|dprr[1]                 ; 4       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |recop|controlunit:inst11|instr_reg[16]                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |recop|controlunit:inst11|instr_reg[7]                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |recop|continue_button:inst15|counter[3]                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |recop|continue_button:inst16|counter[4]                                                                               ;
; 74:1               ; 16 bits   ; 784 LEs       ; 32 LEs               ; 752 LEs                ; Yes        ; |recop|controlunit:inst11|pc[15]                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |recop|ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|mux_7hb:mux4|l2_w5_n0_mux_dataout ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |recop|dm_data_mux:inst9|Mux11                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |recop|mem_mux:inst10|Mux13                                                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |recop|alu:inst3|Mux16                                                                                                 ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |recop|regfile:inst1|Mux46                                                                                             ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |recop|regfile:inst1|Mux30                                                                                             ;
; 9:1                ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; No         ; |recop|regfile:inst1|Mux13                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recop_pll:inst7|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=recop_pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 8                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; recop_pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMeme:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_7sv3      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgMeme:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; RecopPipe.mif        ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_0c24      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; recop_pll:inst7|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; DataMeme:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 4096                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 16                                             ;
;     -- NUMWORDS_B                         ; 4096                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; ProgMeme:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 16                                             ;
;     -- NUMWORDS_B                         ; 32768                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 367                         ;
;     CLR               ; 20                          ;
;     ENA CLR           ; 272                         ;
;     ENA SCLR          ; 48                          ;
;     SCLR              ; 15                          ;
;     plain             ; 12                          ;
; arriav_lcell_comb     ; 505                         ;
;     arith             ; 47                          ;
;         1 data inputs ; 30                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 457                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 58                          ;
;         6 data inputs ; 263                         ;
; boundary_port         ; 45                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 5.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May  3 21:05:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RecopPipe -c RecopPipe
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop.bdf
    Info (12023): Found entity 1: recop
Info (12021): Found 1 design units, including 0 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/various_constants.vhd
    Info (12022): Found design unit 1: various_constants File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/various_constants.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/uart.vhd
    Info (12022): Found design unit 1: uart-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/uart.vhd Line: 22
    Info (12023): Found entity 1: uart File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/uart.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registers.vhd
    Info (12022): Found design unit 1: registers-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registers.vhd Line: 48
    Info (12023): Found entity 1: registers File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile_mux.vhd
    Info (12022): Found design unit 1: registerfile_mux-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile_mux.vhd Line: 29
    Info (12023): Found entity 1: registerfile_mux File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile_mux.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile.vhd
    Info (12022): Found design unit 1: registerfile-SYN File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile.vhd Line: 60
    Info (12023): Found entity 1: registerfile File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/registerfile.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/regfile.vhd
    Info (12022): Found design unit 1: regfile-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/regfile.vhd Line: 41
    Info (12023): Found entity 1: regfile File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/regfile.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_types.vhd
    Info (12022): Found design unit 1: recop_types File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_types.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd
    Info (12022): Found design unit 1: recop_pll-SYN File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd Line: 52
    Info (12023): Found entity 1: recop_pll File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/pll.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/opcodes.vhd
    Info (12022): Found design unit 1: opcodes File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/opcodes.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_model.vhd
    Info (12022): Found design unit 1: memory-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_model.vhd Line: 27
    Info (12023): Found entity 1: memory File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_model.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_arbiter.vhd
    Info (12022): Found design unit 1: memory_arbiter-behaviour File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_arbiter.vhd Line: 35
    Info (12023): Found entity 1: memory_arbiter File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/memory_arbiter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/mem_mux.vhd
    Info (12022): Found design unit 1: mem_mux-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/mem_mux.vhd Line: 25
    Info (12023): Found entity 1: mem_mux File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/mem_mux.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/max.vhd
    Info (12022): Found design unit 1: max-behavior File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/max.vhd Line: 24
    Info (12023): Found entity 1: max File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/max.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/dm_data_mux.vhd
    Info (12022): Found design unit 1: dm_data_mux-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/dm_data_mux.vhd Line: 24
    Info (12023): Found entity 1: dm_data_mux File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/dm_data_mux.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/debug_button.vhd
    Info (12022): Found design unit 1: continue_button-beh File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/debug_button.vhd Line: 17
    Info (12023): Found entity 1: continue_button File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/debug_button.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/control_unit.vhd
    Info (12022): Found design unit 1: controlunit-combined File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/control_unit.vhd Line: 53
    Info (12023): Found entity 1: controlunit File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/control_unit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/ALU.vhd
    Info (12022): Found design unit 1: alu-combined File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/ALU.vhd Line: 34
    Info (12023): Found entity 1: alu File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file progmem.vhd
    Info (12022): Found design unit 1: progmem-SYN File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/progmem.vhd Line: 55
    Info (12023): Found entity 1: progmem File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/progmem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ProgMeme.vhd
    Info (12022): Found design unit 1: progmeme-SYN File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.vhd Line: 59
    Info (12023): Found entity 1: ProgMeme File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file DataMeme.vhd
    Info (12022): Found design unit 1: datameme-SYN File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.vhd Line: 59
    Info (12023): Found entity 1: DataMeme File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.vhd Line: 43
Info (12127): Elaborating entity "recop" for the top level hierarchy
Warning (275043): Pin "dprr_result" is missing source
Warning (275043): Pin "dprr_wren" is missing source
Warning (275008): Primitive "NOT" of instance "inst20" not used
Info (12128): Elaborating entity "registers" for hierarchy "registers:inst"
Info (12128): Elaborating entity "recop_pll" for hierarchy "recop_pll:inst7"
Info (12128): Elaborating entity "altpll" for hierarchy "recop_pll:inst7|altpll:altpll_component" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd Line: 131
Info (12130): Elaborated megafunction instantiation "recop_pll:inst7|altpll:altpll_component" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd Line: 131
Info (12133): Instantiated megafunction "recop_pll:inst7|altpll:altpll_component" with the following parameter: File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/recop_pll.vhd Line: 131
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=recop_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/recop_pll_altpll.v
    Info (12023): Found entity 1: recop_pll_altpll File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/recop_pll_altpll.v Line: 30
Info (12128): Elaborating entity "recop_pll_altpll" for hierarchy "recop_pll:inst7|altpll:altpll_component|recop_pll_altpll:auto_generated" File: /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "controlunit" for hierarchy "controlunit:inst11"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst3"
Warning (10492): VHDL Process Statement warning at ALU.vhd(88): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/nikhil/Documents/edu/Edu2021/701Stuff/recopStuff/Recop1/ReCOP provided/ALU.vhd Line: 88
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:inst1"
Info (12128): Elaborating entity "DataMeme" for hierarchy "DataMeme:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMeme:inst6|altsyncram:altsyncram_component" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "DataMeme:inst6|altsyncram:altsyncram_component" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.vhd Line: 68
Info (12133): Instantiated megafunction "DataMeme:inst6|altsyncram:altsyncram_component" with the following parameter: File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/DataMeme.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7sv3.tdf
    Info (12023): Found entity 1: altsyncram_7sv3 File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_7sv3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7sv3" for hierarchy "DataMeme:inst6|altsyncram:altsyncram_component|altsyncram_7sv3:auto_generated" File: /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mem_mux" for hierarchy "mem_mux:inst10"
Info (12128): Elaborating entity "dm_data_mux" for hierarchy "dm_data_mux:inst9"
Info (12128): Elaborating entity "max" for hierarchy "max:inst2"
Info (12128): Elaborating entity "continue_button" for hierarchy "continue_button:inst15"
Info (12128): Elaborating entity "ProgMeme" for hierarchy "ProgMeme:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ProgMeme:inst5|altsyncram:altsyncram_component" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "ProgMeme:inst5|altsyncram:altsyncram_component" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.vhd Line: 68
Info (12133): Instantiated megafunction "ProgMeme:inst5|altsyncram:altsyncram_component" with the following parameter: File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/ProgMeme.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RecopPipe.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c24.tdf
    Info (12023): Found entity 1: altsyncram_0c24 File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_0c24.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0c24" for hierarchy "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated" File: /home/nikhil/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 32641 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/RecopPipe.mif Line: 1
    Warning (113026): Memory Initialization File Address 2 is not initialized File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/RecopPipe.mif Line: 1
    Warning (113027): Addresses ranging from 128 to 32767 are not initialized File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/RecopPipe.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|decode_8la:decode2" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_0c24.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|decode_11a:rden_decode_a" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_0c24.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "ProgMeme:inst5|altsyncram:altsyncram_component|altsyncram_0c24:auto_generated|mux_7hb:mux4" File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/altsyncram_0c24.tdf Line: 55
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dprr_result" is stuck at GND
    Warning (13410): Pin "dprr[0]" is stuck at GND
    Warning (13410): Pin "dprr_wren" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance recop_pll:inst7|altpll:altpll_component|recop_pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/nikhil/Documents/edu/Edu2021/701Stuff/RecopProject/db/recop_pll_altpll.v Line: 61
    Info: Must be connected
Info (21057): Implemented 955 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 829 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 572 megabytes
    Info: Processing ended: Mon May  3 21:06:01 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


