

================================================================
== Vivado HLS Report for 'apint_arith'
================================================================
* Date:           Wed Jun 27 16:28:45 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_apint_arith
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.37|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   36|   36|   36|   36|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|     20|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    3687|   2812|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    169|
|Register         |        -|      -|      37|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|    3724|   3001|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       3|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |apint_arith_sdiv_cud_U2  |apint_arith_sdiv_cud  |        0|      0|  1253|   958|
    |apint_arith_srem_bkb_U1  |apint_arith_srem_bkb  |        0|      0|  2434|  1854|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0|  3687|  2812|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |apint_arith_mul_mdEe_U3  |apint_arith_mul_mdEe  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |out2          |     +    |      0|  0|  20|          13|          13|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  20|          13|          13|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  37|   0|   37|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  37|   0|   37|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_done      | out |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  apint_arith | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  apint_arith | return value |
|inA          |  in |    6|   ap_none  |      inA     |    scalar    |
|inB          |  in |   12|   ap_none  |      inB     |    scalar    |
|inC          |  in |   22|   ap_none  |      inC     |    scalar    |
|inD          |  in |   33|   ap_none  |      inD     |    scalar    |
|out1         | out |   18|   ap_vld   |     out1     |    pointer   |
|out1_ap_vld  | out |    1|   ap_vld   |     out1     |    pointer   |
|out2         | out |   13|   ap_vld   |     out2     |    pointer   |
|out2_ap_vld  | out |    1|   ap_vld   |     out2     |    pointer   |
|out3         | out |   22|   ap_vld   |     out3     |    pointer   |
|out3_ap_vld  | out |    1|   ap_vld   |     out3     |    pointer   |
|out4         | out |    6|   ap_vld   |     out4     |    pointer   |
|out4_ap_vld  | out |    1|   ap_vld   |     out4     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

