,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/analogdevicesinc/hdl.git,2014-02-20 20:49:14+00:00,HDL libraries and projects,1458,analogdevicesinc/hdl,17035121,Verilog,hdl,32328,1361,2024-04-08 02:23:31+00:00,"['analog-devices', 'hdl', 'jesd204b', 'verilog', 'fpga', 'hacktoberfest']",
1,https://github.com/alexforencich/verilog-i2c.git,2014-05-05 08:49:01+00:00,Verilog I2C interface for FPGA implementation,158,alexforencich/verilog-i2c,19449788,Verilog,verilog-i2c,130,460,2024-04-08 14:17:28+00:00,[],https://api.github.com/licenses/mit
2,https://github.com/dawsonjon/fpu.git,2013-12-07 16:16:44+00:00,synthesiseable ieee 754 floating point library in verilog ,133,dawsonjon/fpu,15008590,Verilog,fpu,102,459,2024-04-11 20:24:41+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/secworks/aes.git,2014-02-21 12:36:46+00:00,Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.,117,secworks/aes,17055791,Verilog,aes,1057,305,2024-04-11 01:50:06+00:00,"['aes', 'encryption', 'asic', 'fpga', 'block-cipher']",https://api.github.com/licenses/bsd-2-clause
4,https://github.com/secworks/sha256.git,2013-12-21 16:18:17+00:00,Hardware implementation of the SHA-256 cryptographic hash function,88,secworks/sha256,15361741,Verilog,sha256,356,298,2024-04-05 12:55:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
5,https://github.com/zhemao/ez8.git,2014-02-16 20:45:26+00:00,The Easy 8-bit Processor,20,zhemao/ez8,16893783,OCaml,ez8,394,180,2024-03-02 16:54:05+00:00,[],
6,https://github.com/strigeus/fpganes.git,2014-01-03 20:18:02+00:00,NES in Verilog,58,strigeus/fpganes,15618617,Verilog,fpganes,224,177,2024-04-01 12:07:02+00:00,[],https://api.github.com/licenses/gpl-3.0
7,https://github.com/mczerski/SD-card-controller.git,2013-08-31 16:20:17+00:00,WISHBONE SD Card Controller IP Core,49,mczerski/SD-card-controller,12508092,Verilog,SD-card-controller,3626,110,2024-03-23 07:02:41+00:00,[],None
8,https://github.com/russdill/bch_verilog.git,2014-03-31 11:09:54+00:00,Verilog based BCH encoder/decoder,41,russdill/bch_verilog,18290456,Verilog,bch_verilog,273,94,2024-04-10 09:06:39+00:00,[],
9,https://github.com/gardners/c65gs.git,2013-12-20 00:08:13+00:00,FPGA-based C64 Accelerator / C65 like computer,23,gardners/c65gs,15326022,Verilog,c65gs,12427,83,2024-03-11 20:54:10+00:00,[],None
10,https://github.com/secworks/trng.git,2014-03-05 21:02:28+00:00,True Random Number Generator core implemented in Verilog.,16,secworks/trng,17455193,Verilog,trng,374,70,2024-03-25 05:54:10+00:00,[],https://api.github.com/licenses/bsd-2-clause
11,https://github.com/cebarnes/cordic.git,2013-12-20 03:50:41+00:00,An implementation of the CORDIC algorithm in Verilog.,34,cebarnes/cordic,15329370,Verilog,cordic,240,66,2024-04-07 14:46:34+00:00,[],None
12,https://github.com/grantae/mips32r1_xum.git,2013-10-16 16:19:09+00:00,A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive),34,grantae/mips32r1_xum,13624286,Verilog,mips32r1_xum,133916,56,2024-02-22 01:15:32+00:00,[],None
13,https://github.com/suntodai/FPGA_image_processing.git,2014-03-08 14:49:22+00:00,"Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image",35,suntodai/FPGA_image_processing,17543897,Verilog,FPGA_image_processing,632,54,2024-01-21 02:01:36+00:00,[],None
14,https://github.com/bikerglen/beagle.git,2014-02-11 15:53:39+00:00,"BeagleBone HW, SW, & FPGA Development",28,bikerglen/beagle,16735964,Verilog,beagle,2740,52,2023-07-21 08:11:25+00:00,[],None
15,https://github.com/secworks/sha1.git,2014-01-29 19:25:22+00:00,Verilog implementation of the SHA-1 cryptgraphic hash function,18,secworks/sha1,16355710,Verilog,sha1,489,52,2023-10-30 15:15:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
16,https://github.com/embmicro/mojo-base-project.git,2014-02-20 16:49:25+00:00,This is the base project for the Mojo. It should be used as the starting point for all projects.,34,embmicro/mojo-base-project,17027731,Verilog,mojo-base-project,188,50,2024-03-19 03:52:21+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/YosysHQ/yosys-bigsim.git,2013-11-16 22:36:40+00:00,A collection of big designs to run post-synthesis simulations with yosys,16,YosysHQ/yosys-bigsim,14456697,Verilog,yosys-bigsim,756,46,2024-03-09 16:36:08+00:00,[],None
18,https://github.com/racerxdl/LVDS-7-to-1-Serializer.git,2013-11-23 03:03:12+00:00,An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.,11,racerxdl/LVDS-7-to-1-Serializer,14635275,Verilog,LVDS-7-to-1-Serializer,112,44,2024-01-01 04:58:10+00:00,"['verilog', 'serializer', 'lvds', 'lcd', 'screens', 'fpga']",https://api.github.com/licenses/mit
19,https://github.com/chiggs/oc_jpegencode.git,2014-01-10 23:36:38+00:00,Fork of OpenCores jpegencode with Cocotb testbench,10,chiggs/oc_jpegencode,15812934,Verilog,oc_jpegencode,435,41,2023-12-06 04:55:56+00:00,[],
20,https://github.com/Elphel/eddr3.git,2014-04-29 15:57:22+00:00,mirror of https://git.elphel.com/Elphel/eddr3,17,Elphel/eddr3,19282455,Verilog,eddr3,1566,39,2023-10-18 23:15:07+00:00,"['verilog', 'ddr', 'open-core', 'fpga', 'xilinx', 'zynq', 'ddr3', 'memory-controller']",None
21,https://github.com/secworks/sha512.git,2014-02-23 21:00:01+00:00,Verilog implementation of the SHA-512 hash function.,21,secworks/sha512,17116976,Verilog,sha512,152,34,2024-04-04 17:33:17+00:00,[],https://api.github.com/licenses/bsd-2-clause
22,https://github.com/secworks/chacha.git,2013-08-28 12:44:27+00:00,Verilog 2001 implementation of the ChaCha stream cipher.,13,secworks/chacha,12433273,Verilog,chacha,405,34,2024-01-07 01:09:56+00:00,[],https://api.github.com/licenses/bsd-2-clause
23,https://github.com/kazunori279/CPU32.git,2014-02-05 00:30:06+00:00,Tiny MIPS for Terasic DE0,3,kazunori279/CPU32,16530659,Verilog,CPU32,188,34,2024-03-20 11:15:07+00:00,[],None
24,https://github.com/vaughnbetz/COFFE.git,2014-05-07 01:22:22+00:00,,21,vaughnbetz/COFFE,19516711,Verilog,COFFE,2460,31,2024-03-27 08:24:35+00:00,[],None
25,https://github.com/pbing/USB.git,2014-04-04 18:26:57+00:00,FPGA USB 1.1 Low-Speed Implementation,6,pbing/USB,18448259,Verilog,USB,920,31,2024-02-04 16:14:35+00:00,"['systemverilog', 'forth']",None
26,https://github.com/skristiansson/i2s.git,2013-10-16 05:51:40+00:00,"i2s core, with support for both transmit and receive",12,skristiansson/i2s,13610826,Verilog,i2s,224,27,2024-04-05 10:17:10+00:00,[],None
27,https://github.com/TUM-LIS/lisnoc.git,2014-05-08 13:07:21+00:00,LIS Network-on-Chip Implementation,13,TUM-LIS/lisnoc,19573705,Verilog,lisnoc,570,27,2024-04-12 02:43:08+00:00,[],None
28,https://github.com/SanjayRai/PCIE_AXI_BRIDGE.git,2014-03-11 00:54:21+00:00,Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices,8,SanjayRai/PCIE_AXI_BRIDGE,17613863,Verilog,PCIE_AXI_BRIDGE,93039,26,2024-04-06 23:11:33+00:00,[],None
29,https://github.com/osafune/peridot.git,2013-11-05 21:23:52+00:00,'PERIDOT' - Simple & Compact FPGA board,14,osafune/peridot,14154577,Verilog,peridot,7993,25,2022-05-30 06:29:42+00:00,[],None
30,https://github.com/shaneleonard/neural-hardware.git,2014-03-19 23:28:14+00:00,Verilog library for implementing neural networks.,12,shaneleonard/neural-hardware,17924230,Verilog,neural-hardware,1412,24,2024-04-01 03:45:30+00:00,[],None
31,https://github.com/skristiansson/wb_sdram_ctrl.git,2013-08-27 18:47:34+00:00,SDRAM controller with multiple wishbone slave ports,13,skristiansson/wb_sdram_ctrl,12414584,Verilog,wb_sdram_ctrl,37,23,2023-10-21 06:54:51+00:00,[],None
32,https://github.com/silverfoxy/MIPS-Verilog.git,2014-03-19 06:37:11+00:00,MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.,6,silverfoxy/MIPS-Verilog,17894630,Verilog,MIPS-Verilog,1633,23,2022-01-25 22:35:12+00:00,[],https://api.github.com/licenses/mit
33,https://github.com/Godzil/gameduino.git,2013-10-28 11:46:39+00:00,My own version of the @JamesBowman's Gameduino file repository,17,Godzil/gameduino,13924301,Verilog,gameduino,34691,22,2023-12-18 21:09:59+00:00,[],
34,https://github.com/vinodpa/OpenProjects.git,2013-10-22 05:05:57+00:00,,10,vinodpa/OpenProjects,13763635,Verilog,OpenProjects,2644,21,2023-06-07 11:52:57+00:00,[],None
35,https://github.com/jamesrivas/FPGA_Stereo_Depth_Map.git,2013-12-10 00:25:13+00:00,,6,jamesrivas/FPGA_Stereo_Depth_Map,15062983,Verilog,FPGA_Stereo_Depth_Map,452,19,2023-11-16 14:50:43+00:00,[],None
36,https://github.com/ahmad2smile/SHA256_Verilog.git,2014-05-14 19:34:11+00:00,Verilog based FPGA Design of SHA256 Simulated on ModelSim,7,ahmad2smile/SHA256_Verilog,19793329,Verilog,SHA256_Verilog,343,18,2024-02-27 15:35:19+00:00,[],None
37,https://github.com/secworks/siphash.git,2013-12-21 13:52:24+00:00,Hardware implementation of the SipHash short-inout PRF,7,secworks/siphash,15359567,Verilog,siphash,286,16,2023-09-19 22:43:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
38,https://github.com/erosen/FPGA_Object_Tracking.git,2013-10-29 23:50:55+00:00,ECE563 Final Project - FPGA based camera tracking,8,erosen/FPGA_Object_Tracking,13972281,Verilog,FPGA_Object_Tracking,508,15,2024-01-17 07:15:04+00:00,[],None
39,https://github.com/tmatsuya/next186_soc_pc.git,2013-12-26 06:53:30+00:00,Next186 SoC PC,3,tmatsuya/next186_soc_pc,15447561,Verilog,next186_soc_pc,1448,14,2022-03-30 20:26:24+00:00,[],None
40,https://github.com/secworks/modexp.git,2014-03-14 08:21:22+00:00,Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.,8,secworks/modexp,17739697,Verilog,modexp,819,14,2023-12-29 06:57:30+00:00,[],
41,https://github.com/bunnie/novena-afe-hs-fpga.git,2014-02-27 08:45:04+00:00,High Speed Analog Front End FPGA Firmware for Novena PVT1,4,bunnie/novena-afe-hs-fpga,17242406,Verilog,novena-afe-hs-fpga,202,13,2023-11-27 12:27:22+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/zhemao/md5cracker.git,2013-12-30 16:31:17+00:00,A Hardware MD5 Cracker for the Cyclone V SoC,7,zhemao/md5cracker,15531706,Verilog,md5cracker,242,13,2023-11-05 11:28:28+00:00,[],None
43,https://github.com/julianofjm/fpga_dac.git,2014-03-26 11:03:58+00:00,"Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and SPI communication to control DAC conversor (AD5791 Analog Devices). To choose the sine frequency and the update frequency of a new data we developed a cpp application. The ""documentation"" folder has more details of the project, including datasheets, state machine and block diagram.",6,julianofjm/fpga_dac,18135280,Verilog,fpga_dac,6708,12,2024-03-13 00:50:42+00:00,[],None
44,https://github.com/wicker/SystemVerilog-Constructs.git,2013-08-31 18:19:35+00:00,"Examples of unions, interfaces, and assertions in SystemVerilog",3,wicker/SystemVerilog-Constructs,12509645,Verilog,SystemVerilog-Constructs,272,12,2023-09-11 09:38:20+00:00,[],None
45,https://github.com/kzzch/nand2tetris-vhdl.git,2014-04-30 21:14:15+00:00,nand2tetris files converted to VHDL so I can simulate them on an FPGA,2,kzzch/nand2tetris-vhdl,19327475,Verilog,nand2tetris-vhdl,112,12,2020-09-03 18:46:30+00:00,[],None
46,https://github.com/BrooksEE/nitro-parts-lib-mipi.git,2013-08-30 22:20:13+00:00,RTL for mipi serialize and deserialize,10,BrooksEE/nitro-parts-lib-mipi,12496654,Verilog,nitro-parts-lib-mipi,55,12,2024-04-10 07:34:34+00:00,[],None
47,https://github.com/audiocircuit/NCSU-Low-Power-RFID.git,2013-11-15 19:14:14+00:00,Verilog code for a low power RFID chip that will communicate with I2C sensors.,8,audiocircuit/NCSU-Low-Power-RFID,14432793,Verilog,NCSU-Low-Power-RFID,900,11,2024-03-28 21:22:05+00:00,[],https://api.github.com/licenses/gpl-3.0
48,https://github.com/kalmi/fpga-cam-spartan6-mt9v034.git,2014-05-04 20:58:26+00:00,,1,kalmi/fpga-cam-spartan6-mt9v034,19435930,Verilog,fpga-cam-spartan6-mt9v034,41,11,2021-12-07 09:24:01+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/wnew/hdl_library.git,2013-09-10 11:23:56+00:00,A library of verilog and vhdl modules,6,wnew/hdl_library,12727784,Verilog,hdl_library,30,11,2023-12-14 04:06:39+00:00,[],None
50,https://github.com/dawsonjon/Chips-Demo.git,2013-11-16 15:30:00+00:00,Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.,10,dawsonjon/Chips-Demo,14449256,Verilog,Chips-Demo,74240,11,2023-07-17 02:59:20+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/tchoi8/verilog.git,2014-05-26 18:37:17+00:00,learning VHDL,4,tchoi8/verilog,20195012,Verilog,verilog,180,10,2023-07-05 07:19:36+00:00,[],None
52,https://github.com/nightslide7/Gameboy.git,2013-09-11 15:50:20+00:00,18-545 Fighting Meerkats,2,nightslide7/Gameboy,12760514,Verilog,Gameboy,199432,10,2023-03-21 05:50:21+00:00,[],None
53,https://github.com/sirchuckalot/zet-ng.git,2014-01-22 15:12:48+00:00,Open source implementation of a x86 processor  http://zet.aluzina.org,3,sirchuckalot/zet-ng,16142629,Verilog,zet-ng,475,10,2023-06-17 07:31:59+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/mossmann/unambiguous-encapsulation.git,2013-09-18 18:16:11+00:00,experiments relating to the encapsulation of data within other data,9,mossmann/unambiguous-encapsulation,12930831,Verilog,unambiguous-encapsulation,636,10,2023-12-27 06:27:27+00:00,[],https://api.github.com/licenses/gpl-2.0
55,https://github.com/twisterss/hardware-traffic-classifier.git,2014-02-12 18:10:02+00:00,FPGA-based traffic classifier using the SVM algorithm,4,twisterss/hardware-traffic-classifier,16776637,Verilog,hardware-traffic-classifier,92,10,2024-03-05 08:00:58+00:00,[],
56,https://github.com/aixp/ProjectOberon-BlackBox.git,2014-05-12 20:21:17+00:00,Project Oberon  @ BlackBox,3,aixp/ProjectOberon-BlackBox,19714001,Verilog,ProjectOberon-BlackBox,591,10,2022-01-06 03:07:26+00:00,"['oberon', 'blackbox-component-builder']",None
57,https://github.com/leaflabs/basic-hdl-template.git,2013-11-18 21:36:03+00:00,A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain),6,leaflabs/basic-hdl-template,14505969,Verilog,basic-hdl-template,4555,10,2023-10-04 06:31:05+00:00,[],
58,https://github.com/power-zhy/SystemOnFPGA.git,2013-11-14 14:42:21+00:00,SOC system using verilog on FPGA devices.,8,power-zhy/SystemOnFPGA,14397605,Verilog,SystemOnFPGA,6187,10,2023-07-06 01:57:07+00:00,[],None
59,https://github.com/chadharrington/all_spark_cube.git,2013-11-07 03:54:12+00:00,All files related to the All Spark Cube built by Adaptive Computing and friends,0,chadharrington/all_spark_cube,14193640,Verilog,all_spark_cube,18273,10,2021-11-16 02:01:11+00:00,[],https://api.github.com/licenses/mit
60,https://github.com/bharrisau/busblaster.git,2013-10-21 01:47:11+00:00,KT-Link compatible buffer for the Bus Blaster v3,8,bharrisau/busblaster,13730662,Verilog,busblaster,116,9,2022-09-30 18:46:18+00:00,[],
61,https://github.com/ptracton/altera.git,2014-05-19 22:49:42+00:00,altera DE 0 Nano work,4,ptracton/altera,19960282,Verilog,altera,67196,9,2023-01-11 17:56:44+00:00,[],None
62,https://github.com/aanunez/KeypadScanner.git,2014-05-25 20:09:09+00:00,Verilog code for scanning a four by four matrix keypad.,4,aanunez/KeypadScanner,20164582,Verilog,KeypadScanner,17,9,2024-04-07 04:29:11+00:00,"['verilog', 'keypad', 'keypad-matrix', 'fpga']",https://api.github.com/licenses/gpl-2.0
63,https://github.com/jianweichuah/supermario.git,2013-11-20 06:59:36+00:00,Super Mario Bros. video game with a reverse psychology twist written in Verilog and runs on Altera DE2 board.,1,jianweichuah/supermario,14549177,Verilog,supermario,192,9,2023-12-18 12:45:28+00:00,[],None
64,https://github.com/raghavrv/verilog.git,2014-03-12 17:15:40+00:00,Simple Verilog Programs written for my VLSI coursework.,2,raghavrv/verilog,17675675,Verilog,verilog,108,8,2024-03-30 02:17:52+00:00,[],None
65,https://github.com/gary0501/traditional-CGRA.git,2014-03-24 08:10:03+00:00,"my ungraduate project, a traditional CGRA with 3x3 PEs",2,gary0501/traditional-CGRA,18055674,Verilog,traditional-CGRA,136,8,2023-12-18 01:49:29+00:00,[],None
66,https://github.com/TUM-LIS/faultify.git,2014-05-15 12:34:08+00:00,FPGA-based Probability-aware Fault Injection and Analysis Platform,4,TUM-LIS/faultify,19818566,Verilog,faultify,103658,8,2023-06-12 05:49:47+00:00,[],https://api.github.com/licenses/gpl-2.0
67,https://github.com/damnsavage/analog_models.git,2013-10-11 13:35:29+00:00,Wreal models of analog circuit components (verilog ams),3,damnsavage/analog_models,13499762,Verilog,analog_models,512,8,2022-09-08 15:07:41+00:00,[],None
68,https://github.com/xfguo/spi.git,2013-10-04 03:08:13+00:00,SPI Master Core clone from OpenCores,4,xfguo/spi,13315442,Verilog,spi,212,8,2023-12-08 09:39:09+00:00,[],None
69,https://github.com/vipinkmenon/fpgadriver.git,2013-12-17 03:57:48+00:00,,3,vipinkmenon/fpgadriver,15244593,Verilog,fpgadriver,7239,7,2024-03-19 09:34:01+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/tao-j/nexys3MIPSSoC.git,2014-05-23 14:06:40+00:00,A simple MIPS SoC implemented on Digilent Nexys3 board,1,tao-j/nexys3MIPSSoC,20101677,Verilog,nexys3MIPSSoC,221,7,2019-07-31 03:03:12+00:00,[],https://api.github.com/licenses/gpl-3.0
71,https://github.com/secworks/ed25519.git,2014-03-05 11:52:30+00:00,ed25519 public key signature implemented in Verilog.,1,secworks/ed25519,17439183,Verilog,ed25519,6,7,2022-01-29 23:28:04+00:00,[],https://api.github.com/licenses/bsd-2-clause
72,https://github.com/secworks/uart.git,2014-02-27 12:05:43+00:00,A Universal asynchronous receiver/transmitter (UART) implemented in Verilog.,2,secworks/uart,17247495,Verilog,uart,78,7,2023-10-31 00:14:15+00:00,[],https://api.github.com/licenses/bsd-2-clause
73,https://github.com/guitargeek/PolJonasSnake.git,2014-05-23 11:34:58+00:00,Snake Game for the Basys2 Board by Digilent with a Spartan3E FPGA by Xilinx - written in Verilog,0,guitargeek/PolJonasSnake,20097350,Verilog,PolJonasSnake,5937,7,2023-11-18 21:17:02+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/alexzhang007/FloatPointArithmetic.git,2014-05-25 01:51:54+00:00,"Float Point Add, Multiply and Division. ",1,alexzhang007/FloatPointArithmetic,20144301,Verilog,FloatPointArithmetic,1068,6,2023-11-09 11:23:10+00:00,[],None
75,https://github.com/SkylerLipthay/project-costanza.git,2014-01-30 10:05:02+00:00,Project Costanza is a video game console built from the ground up centered around the DE0-Nano FPGA in Verilog,0,SkylerLipthay/project-costanza,16373840,Verilog,project-costanza,1700,6,2022-11-03 23:09:52+00:00,[],None
76,https://github.com/colinoflynn/s6-reconfig-examples.git,2014-02-12 01:00:10+00:00,Spartan6 Partial Reconfiguration Examples,4,colinoflynn/s6-reconfig-examples,16751310,Verilog,s6-reconfig-examples,332,6,2022-01-26 11:39:33+00:00,[],https://api.github.com/licenses/mit
77,https://github.com/sparkfun/FPGA_Tutorial.git,2013-12-23 18:54:05+00:00,,3,sparkfun/FPGA_Tutorial,15402321,Verilog,FPGA_Tutorial,12,6,2023-01-28 18:32:48+00:00,"['sparkfun', 'sparkfun-products', 'fpga']",None
78,https://github.com/housq/lc3.git,2014-04-05 15:44:17+00:00,A computer using Little Computer 3 CPU written in verilog HDL. This CPU is designed according to APPENDIX C of INTRODUCING TO COMPUTING SYSTEMS.,1,housq/lc3,18469949,Verilog,lc3,292,6,2022-12-08 18:39:16+00:00,[],https://api.github.com/licenses/gpl-2.0
79,https://github.com/EttusResearch/UHD-Mirror.git,2013-10-14 17:42:44+00:00,"This is a special mirror of UHD, intended for use by The Mathworks and its customers.",8,EttusResearch/UHD-Mirror,13568402,Verilog,UHD-Mirror,19308,6,2022-11-12 03:44:14+00:00,[],
80,https://github.com/SpiNNakerManchester/spio.git,2014-05-08 22:47:44+00:00,A library of FPGA designs and re-usable modules for I/O and internal connectivity in SpiNNaker systems.,6,SpiNNakerManchester/spio,19591557,Verilog,spio,849,6,2022-02-16 10:11:11+00:00,"['spinnaker', 'verilog', 'fpga']",https://api.github.com/licenses/bsd-3-clause
81,https://github.com/forconesi/InHouse-RDMA.git,2014-05-21 20:09:08+00:00,,3,forconesi/InHouse-RDMA,20035624,Verilog,InHouse-RDMA,108046,6,2024-03-20 01:45:38+00:00,[],None
82,https://github.com/themaxaboy/Flappy-Bird-Verilog.git,2014-05-02 10:42:25+00:00,Flappy Bird on FPGA Spartan 3 Verilog code,1,themaxaboy/Flappy-Bird-Verilog,19372534,Verilog,Flappy-Bird-Verilog,5692,6,2024-02-06 08:34:12+00:00,[],None
83,https://github.com/xfguo/gpio.git,2014-05-22 07:29:17+00:00,GPIO IP core from opencores.,2,xfguo/gpio,20051956,Verilog,gpio,508,6,2024-04-02 03:43:40+00:00,[],None
84,https://github.com/scheeloong/Verilog.git,2014-02-12 01:44:25+00:00,Verilog Projects,6,scheeloong/Verilog,16752326,Verilog,Verilog,12544,6,2023-12-01 05:27:10+00:00,[],None
85,https://github.com/golvok/ECE241-Final_Project.git,2013-11-12 01:31:40+00:00,Motion tracking on an FPGA,1,golvok/ECE241-Final_Project,14318933,Verilog,ECE241-Final_Project,526,5,2022-07-22 15:58:32+00:00,"['fpga', 'motion-tracking', 'verilog', 'centroid', 'video']",None
86,https://github.com/vuryleo/naiveCPU.git,2013-12-07 04:39:59+00:00,A CPU that implementing THCO-MIPS16 instruction set.,1,vuryleo/naiveCPU,14999968,Verilog,naiveCPU,1604,5,2017-03-24 16:14:19+00:00,[],None
87,https://github.com/brghena/amber_hacking.git,2014-03-07 20:15:31+00:00,Trojan Hardware implemented in the OpenCores Amber ARM Core,2,brghena/amber_hacking,17526048,Verilog,amber_hacking,18332,5,2020-06-08 22:42:05+00:00,[],None
88,https://github.com/WalkEEG/FPGA_project.git,2013-10-23 02:35:28+00:00,,1,WalkEEG/FPGA_project,13791824,Verilog,FPGA_project,696,5,2020-04-03 03:46:54+00:00,[],None
89,https://github.com/NiklasKunkel/32-Bit-Multi-Cycle-Bare-MIPS-CPU.git,2014-05-04 08:39:13+00:00,Designed and implemented from the ground up using behaviorally simulated hardware components.,4,NiklasKunkel/32-Bit-Multi-Cycle-Bare-MIPS-CPU,19422363,Verilog,32-Bit-Multi-Cycle-Bare-MIPS-CPU,3412,5,2024-01-09 23:25:17+00:00,[],None
90,https://github.com/xobs/novena-ws2812b-fpga.git,2014-05-15 00:55:43+00:00,WS2312B driver for Novena FPGA,3,xobs/novena-ws2812b-fpga,19801286,Verilog,novena-ws2812b-fpga,140,5,2019-05-31 16:35:40+00:00,[],None
91,https://github.com/minhhn2910/FPGA-RISC-MCU.git,2014-04-14 04:48:09+00:00,Simple RISC MCU written on Verilog and Compiler for that MCU.,2,minhhn2910/FPGA-RISC-MCU,18748684,Verilog,FPGA-RISC-MCU,3440,5,2023-09-11 06:14:49+00:00,[],None
92,https://github.com/taw/ttl-cpu.git,2013-09-06 11:02:26+00:00,TTL CPU Project,2,taw/ttl-cpu,12642136,Verilog,ttl-cpu,15,5,2024-03-13 14:45:02+00:00,[],None
93,https://github.com/secworks/rc4.git,2014-01-13 07:30:14+00:00,An experimental RC4 hardware implementation with one cycle/iteration performance.,3,secworks/rc4,15861174,Verilog,rc4,102,5,2022-01-29 23:18:45+00:00,[],None
94,https://github.com/aabdelfattah/alhaitham-hardware.git,2014-03-10 03:34:15+00:00,Gesture Recognition Based on ALTERA DE2-115 FPGA,2,aabdelfattah/alhaitham-hardware,17580831,Verilog,alhaitham-hardware,21952,5,2023-10-27 05:46:46+00:00,[],https://api.github.com/licenses/gpl-3.0
95,https://github.com/ppnipuna/EDAC_ASIC_Design.git,2014-04-05 06:01:18+00:00,Synthesizable RTL of Hamming Code based Error Detection and Correction Circuit,3,ppnipuna/EDAC_ASIC_Design,18461059,Verilog,EDAC_ASIC_Design,164,5,2024-01-23 17:31:50+00:00,[],https://api.github.com/licenses/mit
96,https://github.com/alinealves/CORDIC-Vectoring-em-Verilog.git,2014-02-21 18:13:06+00:00,Códigos e simulações do CORDIC modo Vectoring na linguagem de descrição de hardware Verilog.,1,alinealves/CORDIC-Vectoring-em-Verilog,17065221,Verilog,CORDIC-Vectoring-em-Verilog,1536,5,2021-05-13 21:20:26+00:00,[],None
97,https://github.com/bunnie/novena-afe-ps-fpga.git,2014-04-17 16:25:02+00:00,Novena precision ADC FPGA driver design,2,bunnie/novena-afe-ps-fpga,18885360,Verilog,novena-afe-ps-fpga,192,5,2023-10-07 10:36:59+00:00,[],None
98,https://github.com/magnuskarlsson/Pipistrello_ols_verilog.git,2014-05-27 17:20:12+00:00,,0,magnuskarlsson/Pipistrello_ols_verilog,20228529,Verilog,Pipistrello_ols_verilog,356,5,2018-07-12 13:32:41+00:00,[],None
99,https://github.com/ZubairLK/project-oscilloscope.git,2014-03-09 18:58:45+00:00,A oscilloscope implementation on the Cyclone DE2 FPGA kit.,4,ZubairLK/project-oscilloscope,17571225,Verilog,project-oscilloscope,5720,5,2024-01-22 15:08:37+00:00,[],None
100,https://github.com/zhemao/rtaudio_effects.git,2014-01-15 23:05:02+00:00,Real-time Audio Effects on the SoCKit Board,5,zhemao/rtaudio_effects,15951616,Verilog,rtaudio_effects,232,4,2023-08-09 21:50:55+00:00,[],None
101,https://github.com/Zubrum/sqrt-verilog.git,2013-10-15 10:43:11+00:00,parameterized module that makes square root from integers,2,Zubrum/sqrt-verilog,13587394,Verilog,sqrt-verilog,112,4,2023-04-14 09:04:53+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/NigoroJr/fpga_tetris.git,2013-11-07 02:11:42+00:00,:video_game: Tetris game using Verilog HDL and FPGA.,4,NigoroJr/fpga_tetris,14191794,Verilog,fpga_tetris,1880,4,2023-03-28 10:19:59+00:00,[],None
103,https://github.com/michael-swan/NES-Controller-SIPO.git,2014-04-27 05:38:25+00:00,Verilog module for interfacing with an NES controller.,1,michael-swan/NES-Controller-SIPO,19196754,Verilog,NES-Controller-SIPO,144,4,2021-03-29 07:50:17+00:00,[],https://api.github.com/licenses/mit
104,https://github.com/Forwil/Mips-C.git,2013-09-19 13:35:55+00:00,A Mips-C Cpu in VerilogHDL,0,Forwil/Mips-C,12949380,Verilog,Mips-C,112,4,2022-02-23 07:50:35+00:00,[],None
105,https://github.com/MorrisMA/Chameleon.git,2014-03-30 02:40:23+00:00,Arduino-compatible FPGA Shield Board,0,MorrisMA/Chameleon,18255978,Verilog,Chameleon,1828,4,2021-02-25 00:55:53+00:00,[],None
106,https://github.com/m-liu/NandController.git,2014-04-24 19:02:01+00:00,,1,m-liu/NandController,19120426,Verilog,NandController,1580,4,2020-03-09 13:57:50+00:00,[],None
107,https://github.com/acfloyd/Curveball.git,2013-10-24 20:30:56+00:00,,0,acfloyd/Curveball,13843534,Verilog,Curveball,5528,4,2013-12-20 22:35:38+00:00,[],None
108,https://github.com/KorotkiyEugene/Netmaker_vc_router_syn_quartus.git,2013-10-29 10:53:32+00:00,"Router for Network-on-Chip (NoC) with Virtual Channels (VC) from Netmaker library, modified for synthesis in Quartus II",4,KorotkiyEugene/Netmaker_vc_router_syn_quartus,13953309,Verilog,Netmaker_vc_router_syn_quartus,156,4,2023-10-02 07:33:10+00:00,[],https://api.github.com/licenses/gpl-2.0
109,https://github.com/KorotkiyEugene/LAG_sv_sim_predef_traffic_predef_links.git,2013-10-29 10:37:26+00:00,"Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Allows to define spatial distribution of traffic for a given application and choose number of physical links in each trunk. Intended for simulation in ModelSim.",0,KorotkiyEugene/LAG_sv_sim_predef_traffic_predef_links,13952960,Verilog,LAG_sv_sim_predef_traffic_predef_links,392,4,2022-05-26 17:06:29+00:00,[],https://api.github.com/licenses/gpl-2.0
110,https://github.com/timothympace/SHA1-Verilog.git,2014-03-11 07:47:23+00:00,Verilog implementation of SHA1 hashing algorithm,0,timothympace/SHA1-Verilog,17622333,Verilog,SHA1-Verilog,9,4,2023-01-23 21:06:49+00:00,[],https://api.github.com/licenses/mit
111,https://github.com/xurubin/ECProcessor.git,2013-10-24 14:57:56+00:00,Elliptic curve cryptography coprocessor on FPGA,3,xurubin/ECProcessor,13835269,Verilog,ECProcessor,2028,4,2022-05-04 11:57:39+00:00,[],None
112,https://github.com/xiaofeichoon/DJPEG.git,2014-05-13 18:18:54+00:00,JPEG DECODER,1,xiaofeichoon/DJPEG,19750395,Verilog,DJPEG,3172,4,2023-04-12 06:25:43+00:00,[],
113,https://github.com/dnet/fpga-md5.git,2013-09-10 17:45:09+00:00,FPGA MD5 cracker for my Hacktivity 2008 talk,0,dnet/fpga-md5,12736307,Verilog,fpga-md5,120,4,2022-10-13 15:00:17+00:00,[],None
114,https://github.com/cwilkens/fpga-hero.git,2013-11-04 21:56:20+00:00,"An FPGA implementation of the popular game Guitar Hero. Written in Verilog and developed on a Digilent Nexys 2. No CPU core and no software, everything is done in hardware.",0,cwilkens/fpga-hero,14124747,Verilog,fpga-hero,128,4,2022-10-21 05:10:08+00:00,[],https://api.github.com/licenses/mit
115,https://github.com/deepakcu/maestro.git,2013-09-29 17:47:35+00:00,A Framework for Accelerating Iterative Algorithms with Asynchronous Accumulative Updates on FPGAs,2,deepakcu/maestro,13196823,Verilog,maestro,1079,4,2024-03-31 00:38:02+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/fpgach/sine-cosine.git,2014-02-06 17:14:41+00:00,,0,fpgach/sine-cosine,16586827,Verilog,sine-cosine,172,4,2024-02-26 01:34:32+00:00,[],None
117,https://github.com/hsyhsw/PIC16C57.git,2014-05-21 14:45:33+00:00,Implementation of PIC16C57 in Verilog.,1,hsyhsw/PIC16C57,20024853,Verilog,PIC16C57,200,4,2023-12-29 08:13:01+00:00,[],None
118,https://github.com/ehsm/OSNT.git,2014-05-21 08:36:27+00:00,,3,ehsm/OSNT,20014056,Verilog,OSNT,30736,4,2024-03-26 02:12:50+00:00,[],None
119,https://github.com/vnsparacio/mem_cache.git,2014-03-27 00:44:23+00:00,A memory cache implemented in Verilog,1,vnsparacio/mem_cache,18159504,Verilog,mem_cache,2024,3,2021-06-08 07:35:39+00:00,[],None
120,https://github.com/KorotkiyEugene/LAG_sv_sim_random_traffic.git,2013-10-29 10:45:09+00:00,"Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Implements uniform-random spatial distribution of traffic and equal number of physical links in each trunk. Intended for simulation in ModelSim.",0,KorotkiyEugene/LAG_sv_sim_random_traffic,13953106,Verilog,LAG_sv_sim_random_traffic,688,3,2022-05-26 17:06:33+00:00,[],https://api.github.com/licenses/gpl-2.0
121,https://github.com/BookTea/RISC_CPU.git,2013-12-07 13:31:14+00:00,This repository is created by ani. It keeps the code written in Verilog HDL to design an RISC CPU.,1,BookTea/RISC_CPU,15006114,Verilog,RISC_CPU,116,3,2018-11-04 07:39:15+00:00,[],None
122,https://github.com/lucasrangit/Robertsons_Multiplier.git,2014-05-27 01:21:15+00:00,"Verilog Robertsons Multiplier created for California State University, Fullerton EE557",2,lucasrangit/Robertsons_Multiplier,20203077,Verilog,Robertsons_Multiplier,376,3,2024-03-05 08:06:59+00:00,[],https://api.github.com/licenses/apache-2.0
123,https://github.com/lucasrangit/Multicycle_MIPS.git,2014-05-27 01:41:32+00:00,"Verilog Multicycle MIPS processor created for California State University, Fullerton EE557",2,lucasrangit/Multicycle_MIPS,20203462,Verilog,Multicycle_MIPS,3792,3,2024-03-17 20:47:21+00:00,[],https://api.github.com/licenses/apache-2.0
124,https://github.com/gilith/timelock.git,2014-02-03 07:30:05+00:00,Specialized hardware to open the crypto timelock puzzle,0,gilith/timelock,16472858,Verilog,timelock,1960,3,2023-07-18 22:41:37+00:00,[],None
125,https://github.com/elitezhe/zedboard_xilinux.git,2013-09-03 14:12:16+00:00,How to boot ubuntu in zedboard RevC.(Not tested on revD),1,elitezhe/zedboard_xilinux,12565562,Verilog,zedboard_xilinux,9804,3,2022-05-06 00:36:14+00:00,[],None
126,https://github.com/lab11/fast-square.git,2013-10-27 18:51:55+00:00,UWB Localization system based on squarewave subcarrier modulation,2,lab11/fast-square,13908166,Verilog,fast-square,12605,3,2020-11-13 03:25:43+00:00,[],None
127,https://github.com/peterwudi/isp.git,2013-10-17 00:32:28+00:00,,3,peterwudi/isp,13635023,Verilog,isp,113584,3,2022-08-28 03:05:01+00:00,[],None
128,https://github.com/xfguo/wb_mp_mem.git,2014-02-21 08:08:54+00:00,Wishbone Multi-Ports Memory Slave Module,0,xfguo/wb_mp_mem,17049591,Verilog,wb_mp_mem,120,3,2022-04-19 23:33:23+00:00,[],None
129,https://github.com/nctu-homeworks/CO-lab3.git,2014-04-07 06:30:15+00:00,The Lab3 assignment of computer organization,0,nctu-homeworks/CO-lab3,18508190,Verilog,CO-lab3,144,3,2023-01-28 20:39:10+00:00,[],None
130,https://github.com/xfguo/ethmac.git,2013-11-11 08:01:27+00:00,ethmac on opencores.org,2,xfguo/ethmac,14294802,Verilog,ethmac,1080,3,2022-04-19 23:33:09+00:00,[],None
131,https://github.com/imrickysu/picoVOS.git,2014-01-29 06:50:55+00:00,This is a reference design that implements the VOS game on Spartan3A FPGA. It utilizes the PicoBlaze as a microcontroller to drive the VGA and audio peripherals.,0,imrickysu/picoVOS,16337549,Verilog,picoVOS,544,3,2022-04-04 18:53:28+00:00,[],None
132,https://github.com/idor/a2gx.git,2013-09-12 15:48:56+00:00,"Playing with Arria II GX, TSE, DMA and non-embedded Linux over PCIe",2,idor/a2gx,12787734,Verilog,a2gx,5572,3,2019-04-27 17:49:06+00:00,[],None
133,https://github.com/fpgach/simple_FFT_verilog.git,2014-04-25 05:38:14+00:00,full parallel FFT8,1,fpgach/simple_FFT_verilog,19135307,Verilog,simple_FFT_verilog,140,3,2021-05-13 20:36:39+00:00,[],None
134,https://github.com/iontrapimperial/FPGA-PMT.git,2013-10-15 13:32:52+00:00,C# and Verilog code for FPGA based PMT counter,0,iontrapimperial/FPGA-PMT,13590841,Verilog,FPGA-PMT,26200,3,2022-01-31 01:25:57+00:00,[],None
135,https://github.com/Gemini2015/cpu.git,2014-03-31 09:09:30+00:00,MIPS CPU hard-wired,1,Gemini2015/cpu,18287579,Verilog,cpu,272,3,2019-08-13 15:38:49+00:00,[],None
136,https://github.com/russm/sha2-verilog.git,2014-02-03 12:47:58+00:00,"SHA-2 hashers, in verilog",5,russm/sha2-verilog,16479240,Verilog,sha2-verilog,25500,3,2024-01-10 19:27:19+00:00,[],None
137,https://github.com/kevintownsend/R3.git,2014-02-12 23:04:08+00:00,A High Performance Reconfigurable Computing (HPRC) kernel for Sparse Matrix Vector Multiplication (SpMV) on the Convey Platform.,0,kevintownsend/R3,16785156,Verilog,R3,11376,3,2023-03-13 08:35:19+00:00,[],https://api.github.com/licenses/mit
138,https://github.com/sagark/FPGA_Feature_Detection.git,2013-12-21 06:04:40+00:00,CS150 Project from Fall 2013,1,sagark/FPGA_Feature_Detection,15354675,Verilog,FPGA_Feature_Detection,16608,3,2022-05-02 03:24:10+00:00,[],None
139,https://github.com/connor-k/LBike.git,2014-04-14 04:47:06+00:00,An awesome game for the Nexys 3 FPGA,0,connor-k/LBike,18748661,Verilog,LBike,812,3,2022-08-26 22:50:59+00:00,[],None
140,https://github.com/xfguo/generic_fifos.git,2014-01-19 03:56:39+00:00,generic_fifos from OpenCores/ASICS.ws,1,xfguo/generic_fifos,16039652,Verilog,generic_fifos,116,3,2022-04-19 23:38:58+00:00,[],None
141,https://github.com/swetland/j1.git,2014-03-31 05:05:26+00:00,j1 fpga forth experiments,0,swetland/j1,18282346,Verilog,j1,256,3,2021-03-31 22:58:42+00:00,[],None
142,https://github.com/swetland/zynq-i2ctest.git,2014-04-27 21:45:14+00:00,simple xilinx zynq test project,0,swetland/zynq-i2ctest,19218677,Verilog,zynq-i2ctest,140,3,2019-03-02 15:50:38+00:00,[],None
143,https://github.com/suntodai/Bouncing_Ball_Game_FPGA.git,2014-03-08 13:35:37+00:00,A simple verilog_HDL descriped bouncing ball game ,0,suntodai/Bouncing_Ball_Game_FPGA,17542592,Verilog,Bouncing_Ball_Game_FPGA,21624,3,2019-06-07 11:41:43+00:00,[],None
144,https://github.com/elitezhe/ZedBoardCourse.git,2013-08-27 12:48:56+00:00,ZedBoard Course supported by Xilinx PAE Java Lu,1,elitezhe/ZedBoardCourse,12405855,Verilog,ZedBoardCourse,7080,3,2022-05-06 00:35:17+00:00,[],None
145,https://github.com/dosferatu/l2-cache-simulator.git,2013-10-29 21:30:51+00:00,Unified L2 cache project,4,dosferatu/l2-cache-simulator,13969349,Verilog,l2-cache-simulator,5872,3,2023-09-01 07:55:36+00:00,[],
146,https://github.com/blark/6502_verilog_src.git,2013-11-04 20:47:35+00:00,Fun with a 6502 and an FPGA.,2,blark/6502_verilog_src,14123138,Verilog,6502_verilog_src,148,3,2019-11-19 08:03:43+00:00,[],None
147,https://github.com/theresama/another-brick-in-the-wall.git,2014-04-01 03:28:06+00:00,brick breaker game in verilog for Altera DE2,0,theresama/another-brick-in-the-wall,18316518,Verilog,another-brick-in-the-wall,288,2,2023-09-19 07:43:06+00:00,[],None
148,https://github.com/jwise/vterm.git,2014-05-21 21:15:56+00:00,Serial terminal emulator on a Nexys-2 development board (Spartan 3),0,jwise/vterm,20037697,Verilog,vterm,116,2,2019-03-28 19:35:36+00:00,[],None
149,https://github.com/xyuanlu/CMPS202_H.264_decoder.git,2014-05-25 20:58:42+00:00,CMPS 202 final peject,2,xyuanlu/CMPS202_H.264_decoder,20165721,Verilog,CMPS202_H.264_decoder,3184,2,2023-09-12 15:10:58+00:00,[],None
150,https://github.com/wicker/SystemVerilog-FSM.git,2013-08-30 22:08:30+00:00,Simple finite state machine examples in SystemVerilog,2,wicker/SystemVerilog-FSM,12496495,Verilog,SystemVerilog-FSM,384,2,2024-03-10 08:09:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
151,https://github.com/dosferatu/boula.git,2013-12-25 07:47:35+00:00,FPGA PCI-e to OCP bridge,1,dosferatu/boula,15431697,Verilog,boula,114980,2,2019-01-08 17:01:13+00:00,[],https://api.github.com/licenses/gpl-2.0
152,https://github.com/moroso/cpu.git,2014-04-20 20:49:20+00:00,The CPU for the Moroso project.,2,moroso/cpu,18973631,Verilog,cpu,1700,2,2020-09-11 07:16:02+00:00,[],None
153,https://github.com/hanw/sonic-firmware.git,2014-04-05 21:33:01+00:00,,0,hanw/sonic-firmware,18477150,Verilog,sonic-firmware,132261,2,2023-03-04 18:00:49+00:00,[],https://api.github.com/licenses/apache-2.0
154,https://github.com/gengyl08/SENIC.git,2014-02-23 01:25:46+00:00,,0,gengyl08/SENIC,17099018,Verilog,SENIC,7660,2,2021-12-17 23:05:05+00:00,[],None
155,https://github.com/KorotkiyEugene/LAG_sv_syn_quartus.git,2013-10-29 11:03:42+00:00,"Network-on-Chip (NoC) with Link Aggregation (LAG), modified for synthesis in Quartus II. Repo contains LAG.tcl that creates and configures Quartus II project of the NoC with LAG. In addition, gate level model of the NoC with LAG can be created and than simulated in ModelSim.",0,KorotkiyEugene/LAG_sv_syn_quartus,13953497,Verilog,LAG_sv_syn_quartus,15184,2,2022-06-28 09:42:33+00:00,[],https://api.github.com/licenses/gpl-2.0
156,https://github.com/awthomps/cse141l.git,2014-01-30 17:42:05+00:00,Andrei Janis and Alex - SUPAR TEAM,0,awthomps/cse141l,16384982,Verilog,cse141l,496,2,2016-01-22 18:17:35+00:00,[],None
157,https://github.com/rdowner/hardware-hacking.git,2014-04-02 19:54:50+00:00,Various electronics and hardware mini-projects,0,rdowner/hardware-hacking,18379368,Verilog,hardware-hacking,406,2,2024-04-09 15:06:00+00:00,[],None
158,https://github.com/adamgreig/UART.git,2014-05-25 23:37:24+00:00,A UART in Verilog,1,adamgreig/UART,20168951,Verilog,UART,256,2,2020-07-05 00:11:36+00:00,[],None
159,https://github.com/hydai/Verilog-Practice.git,2014-04-18 18:39:04+00:00,整理 Verilog 相關課程的程式碼,1,hydai/Verilog-Practice,18921956,Verilog,Verilog-Practice,71740,2,2019-10-15 07:41:47+00:00,[],https://api.github.com/licenses/mit
160,https://github.com/bperez77/fpga-data-logger-build18.git,2014-01-12 20:29:46+00:00,,0,bperez77/fpga-data-logger-build18,15850133,Verilog,fpga-data-logger-build18,19514,2,2022-03-16 20:37:19+00:00,[],None
161,https://github.com/ikalvarado/mips.git,2013-11-14 23:41:58+00:00,An implementation of a super-scalar RISC,5,ikalvarado/mips,14410204,Verilog,mips,124,2,2018-02-05 23:27:14+00:00,[],None
162,https://github.com/sivex/mips64-verilog.git,2014-03-30 21:39:28+00:00,A basic implementation of a single-cycle MIPS 64-bit CPU,2,sivex/mips64-verilog,18274485,Verilog,mips64-verilog,4468,2,2022-03-15 18:55:39+00:00,[],None
163,https://github.com/SanjayRai/HD_flow_vivado.git,2013-12-04 00:06:51+00:00,,2,SanjayRai/HD_flow_vivado,14909492,Verilog,HD_flow_vivado,43072,2,2022-01-30 00:18:38+00:00,[],None
164,https://github.com/aargueta/PLC4OpenSPARC.git,2013-11-01 19:33:52+00:00,Hardware Implementation for Proactive Load and Check for the OpenSPARC T1,1,aargueta/PLC4OpenSPARC,14051927,Verilog,PLC4OpenSPARC,151916,2,2017-11-20 15:53:49+00:00,[],None
165,https://github.com/vkorehov/cncfpga2.git,2014-05-23 00:39:34+00:00,,2,vkorehov/cncfpga2,20081880,Verilog,cncfpga2,8996,2,2023-02-25 13:19:44+00:00,[],None
166,https://github.com/kevintownsend/inara-hdl-libraries.git,2014-05-06 02:25:00+00:00,A collection of free to use ip cores.,0,kevintownsend/inara-hdl-libraries,19478345,Verilog,inara-hdl-libraries,69,2,2022-08-19 22:43:51+00:00,[],https://api.github.com/licenses/apache-2.0
167,https://github.com/secworks/coretest.git,2014-02-10 15:35:44+00:00,Test structure for cores developed as part of the Cryptech Open HSM project,1,secworks/coretest,16699676,Verilog,coretest,124,2,2022-01-29 23:28:12+00:00,[],
168,https://github.com/cambridgehackers/import_components.git,2013-12-13 17:10:10+00:00,reference source files for external component modules,1,cambridgehackers/import_components,15169272,Verilog,import_components,804,2,2018-05-21 17:23:50+00:00,[],None
169,https://github.com/VincentSteil/Verilog-Snake.git,2013-10-02 21:24:08+00:00,"This is really more of a showcase for the VGA and PS2 controllers I've written. This is a rudimentary version of Snake (it only has collision detection and movement, but no food generation or snake extension).",2,VincentSteil/Verilog-Snake,13283327,Verilog,Verilog-Snake,1464,2,2019-11-19 17:44:44+00:00,[],None
170,https://github.com/krios262/551project.git,2014-03-12 23:45:03+00:00,ECE551 Semester Project - Vector Coprocessor,2,krios262/551project,17688210,Verilog,551project,147166,2,2016-10-14 09:30:18+00:00,[],None
171,https://github.com/neil64/mips32r1.git,2013-10-09 05:53:31+00:00,"MIPS32 implementation in Verilog published on OpenCores, written by Grant Ayers",3,neil64/mips32r1,13434181,Verilog,mips32r1,17617,2,2022-08-13 19:37:45+00:00,[],None
172,https://github.com/wsoltys/mist-board.git,2014-03-24 18:41:34+00:00,cores and firmware for the MIST fpga board,3,wsoltys/mist-board,18074031,Verilog,mist-board,17458,2,2022-02-04 21:35:42+00:00,[],None
173,https://github.com/benreese0/ECPE174FinalProject.git,2013-11-07 23:45:44+00:00,The final project for ECPE174,2,benreese0/ECPE174FinalProject,14219346,Verilog,ECPE174FinalProject,874,2,2013-12-11 23:36:40+00:00,[],None
174,https://github.com/optixx/digilent-nexys2-sram.git,2014-01-23 21:15:36+00:00,digilent-nexys2 sram controller,0,optixx/digilent-nexys2-sram,16185919,Verilog,digilent-nexys2-sram,2376,2,2021-03-27 09:55:07+00:00,[],None
175,https://github.com/SreenivasPulikonda/project-viterbi.git,2014-03-27 02:53:18+00:00,Final Year Project,3,SreenivasPulikonda/project-viterbi,18162450,Verilog,project-viterbi,196,2,2021-03-13 12:20:32+00:00,[],None
176,https://github.com/mashiro-no-rabo/stopwatch.git,2014-01-09 08:49:37+00:00,"a verilog design for Logic course. ZJU 2013-2014 autumn, winter.",0,mashiro-no-rabo/stopwatch,15761418,Verilog,stopwatch,260,2,2023-01-28 19:52:19+00:00,[],https://api.github.com/licenses/mit
177,https://github.com/jackcarrozzo/cs_adcs.git,2014-05-03 11:32:13+00:00,"Verilog, C, and board layouts  to interface Cirrus Logic audio ADCs",0,jackcarrozzo/cs_adcs,19401673,Verilog,cs_adcs,196,2,2024-01-28 02:25:48+00:00,[],None
178,https://github.com/pkpio/PDL.git,2013-11-08 19:10:42+00:00,Programmable Delay Lines on FPGA,0,pkpio/PDL,14241929,Verilog,PDL,71416,2,2024-02-17 11:39:31+00:00,[],None
179,https://github.com/chrisfrederickson/verilog-nerf-sentry.git,2013-12-21 05:12:23+00:00,For use with Rudolph Lab's Project Sentry Gun,0,chrisfrederickson/verilog-nerf-sentry,15354201,Verilog,verilog-nerf-sentry,120,2,2015-02-16 14:09:41+00:00,[],https://api.github.com/licenses/mit
180,https://github.com/Jamil/MIPS-Processor.git,2013-11-18 00:36:04+00:00,"A crude and simple (but working!) MIPS processor, written in Verilog and designed for implementation on a DE/2 board (Cyclone II FPGA)",1,Jamil/MIPS-Processor,14478654,Verilog,MIPS-Processor,1210,2,2020-10-20 06:57:02+00:00,[],None
181,https://github.com/LordStraider/TSEA44.git,2013-11-06 16:40:57+00:00,laborations for TSEA44,1,LordStraider/TSEA44,14178576,Verilog,TSEA44,38136,2,2017-05-17 03:44:51+00:00,[],None
182,https://github.com/secworks/fltfpga.git,2014-04-30 12:17:57+00:00,FairLight FPGA demo board based on TerasIC G5C,1,secworks/fltfpga,19312632,Verilog,fltfpga,128,2,2022-01-29 23:28:02+00:00,[],https://api.github.com/licenses/bsd-2-clause
183,https://github.com/rzhao01/ECE532_Project.git,2014-02-16 01:46:25+00:00,Connect 5 with FPGA Accelerated AI using HLS,2,rzhao01/ECE532_Project,16876194,Verilog,ECE532_Project,1300,2,2022-12-21 14:45:03+00:00,[],
184,https://github.com/GummyDonut/Hangman-Verilog.git,2014-05-01 00:12:20+00:00,Hangman created on a Altera Board - Programmed in Verilog,0,GummyDonut/Hangman-Verilog,19331239,Verilog,Hangman-Verilog,1572,2,2015-03-28 19:32:10+00:00,[],None
185,https://github.com/cly753/CE3001PROJECT.git,2013-10-29 02:44:57+00:00,,0,cly753/CE3001PROJECT,13944900,Verilog,CE3001PROJECT,204,2,2013-11-13 18:42:05+00:00,[],None
186,https://github.com/TeePaps/Simplified-Verilog-MIPS-Processor.git,2013-12-17 20:38:38+00:00,A simplified version of the MIPS processor built using Verilog ,1,TeePaps/Simplified-Verilog-MIPS-Processor,15265306,Verilog,Simplified-Verilog-MIPS-Processor,444,2,2019-08-18 03:35:31+00:00,[],None
187,https://github.com/schuylersg/FastDataAcquisitionFPGA.git,2013-09-07 01:11:59+00:00,Verilog for Fast Data Acquisition board FPGA ,2,schuylersg/FastDataAcquisitionFPGA,12657844,Verilog,FastDataAcquisitionFPGA,124,2,2024-03-30 02:34:09+00:00,[],None
188,https://github.com/JasonBristol/CS385SemesterProject.git,2014-02-28 18:44:43+00:00,A 16-bit MIPS CPU built in HDL Verilog,3,JasonBristol/CS385SemesterProject,17295931,Verilog,CS385SemesterProject,804,2,2023-06-20 20:09:48+00:00,[],None
189,https://github.com/ewust/sdultrasound.git,2014-05-02 19:08:35+00:00,software defined ultrasound,1,ewust/sdultrasound,19385593,Verilog,sdultrasound,3788,2,2019-08-30 00:53:16+00:00,[],None
190,https://github.com/BU-Vikings/Hnefatafl.git,2014-02-06 20:07:21+00:00,,3,BU-Vikings/Hnefatafl,16592006,Verilog,Hnefatafl,2368,2,2022-03-15 19:19:33+00:00,[],None
191,https://github.com/Lauga52/Projet_VHDL_Video.git,2013-11-21 15:23:43+00:00,,0,Lauga52/Projet_VHDL_Video,14591189,Verilog,Projet_VHDL_Video,3444,2,2022-05-25 20:45:39+00:00,[],None
192,https://github.com/flycrow/pyxdl.git,2013-12-16 05:33:41+00:00,Import from http://www.da.isy.liu.se/~ehliar/pyxdl/,0,flycrow/pyxdl,15217882,Verilog,pyxdl,156,2,2022-07-25 14:38:39+00:00,[],https://api.github.com/licenses/gpl-2.0
193,https://github.com/3E5F/Verilog_SimpleCalculator.git,2014-04-15 19:26:04+00:00,Simple calculator written in Verilog,5,3E5F/Verilog_SimpleCalculator,18812898,Verilog,Verilog_SimpleCalculator,264,2,2023-11-03 05:45:30+00:00,[],None
194,https://github.com/3E5F/CMPE140Lab7.git,2014-04-18 07:42:59+00:00,CMPE,0,3E5F/CMPE140Lab7,18906440,Verilog,CMPE140Lab7,6088,1,2023-01-28 10:34:54+00:00,[],None
195,https://github.com/barawn/firmware-glitc.git,2014-04-18 19:50:42+00:00,Firmware for the GLITC FPGA on the TISC.,0,barawn/firmware-glitc,18923734,Verilog,firmware-glitc,512,1,2020-08-10 20:20:45+00:00,[],None
196,https://github.com/ehsm/NetFPGA-10G-live.git,2014-05-21 08:35:58+00:00,,4,ehsm/NetFPGA-10G-live,20014040,Verilog,NetFPGA-10G-live,347924,1,2020-05-08 17:07:25+00:00,[],None
197,https://github.com/Nearbingo/sync_FIFO.git,2014-05-10 15:55:20+00:00,an 8-bit wide and 16-bit deep FIFO,0,Nearbingo/sync_FIFO,19645340,Verilog,sync_FIFO,124,1,2020-04-17 23:25:04+00:00,[],None
198,https://github.com/sandeshghimire/system_on_chip_design.git,2013-10-08 22:47:14+00:00,"FPGA, VHDL",0,sandeshghimire/system_on_chip_design,13427592,Verilog,system_on_chip_design,55304,1,2022-04-27 19:00:05+00:00,[],None
199,https://github.com/vipinkmenon/prime.git,2014-01-19 05:07:09+00:00,PR based image processing,1,vipinkmenon/prime,16040395,Verilog,prime,12800,1,2018-12-21 23:31:39+00:00,[],None
200,https://github.com/tfiwits/ALARMCLK_v.git,2014-05-03 14:39:24+00:00,A Verilog HDL version of the simple ALARMCLK,0,tfiwits/ALARMCLK_v,19404904,Verilog,ALARMCLK_v,196,1,2016-05-01 13:56:56+00:00,[],https://api.github.com/licenses/gpl-2.0
201,https://github.com/bangonkali/quartus-sockit.git,2014-01-24 04:46:05+00:00,Quartus 13.1 base reference for sockit. ,0,bangonkali/quartus-sockit,16195249,Verilog,quartus-sockit,59168,1,2019-12-28 13:20:10+00:00,[],https://api.github.com/licenses/mit
202,https://github.com/rbarzic/verilog_examples.git,2014-01-25 21:28:46+00:00,A few verilog examples to help students to start playing with Verilog and the Icarus simulator,0,rbarzic/verilog_examples,16240354,Verilog,verilog_examples,1488,1,2021-02-23 21:15:46+00:00,[],
203,https://github.com/fanatid/gost28147-89.git,2014-03-10 11:24:34+00:00,"GOST 28147-89 IP Core (ecb, ecb pipeline, cfb, mac)",1,fanatid/gost28147-89,17590431,Verilog,gost28147-89,276,1,2018-01-07 16:28:36+00:00,[],https://api.github.com/licenses/bsd-3-clause
204,https://github.com/IvanGrafsky/control_system.git,2013-10-01 11:31:20+00:00,FPGA PCI-E interface of control system,0,IvanGrafsky/control_system,13241952,Verilog,control_system,132,1,2023-03-22 11:33:25+00:00,[],None
205,https://github.com/tombell93/Pipelined-CORDIC-Processor---SystemVerilog.git,2013-12-11 15:54:23+00:00,,0,tombell93/Pipelined-CORDIC-Processor---SystemVerilog,15111670,Verilog,Pipelined-CORDIC-Processor---SystemVerilog,7736,1,2018-10-17 20:51:57+00:00,[],None
206,https://github.com/nctu-homeworks/CO-Lab5.git,2014-05-06 06:48:29+00:00,Lab5 of Computer Organization,0,nctu-homeworks/CO-Lab5,19484046,Verilog,CO-Lab5,168,1,2023-01-28 20:39:10+00:00,[],None
207,https://github.com/will-odonnell/fpga-pmbist.git,2013-11-17 21:53:56+00:00,Fall 2013 Master's Project - Programmable Memory BIST,1,will-odonnell/fpga-pmbist,14475816,Verilog,fpga-pmbist,14848,1,2022-11-25 14:39:10+00:00,[],None
208,https://github.com/ecko/verilog-image-decompressor.git,2013-12-27 23:18:08+00:00,Image decompressor written in Verilog for the Altera DE2 development board.,0,ecko/verilog-image-decompressor,15483687,Verilog,verilog-image-decompressor,968,1,2015-10-12 14:12:21+00:00,[],None
209,https://github.com/kmclaugh/iRobot_VLSI_Design.git,2013-10-16 17:23:59+00:00,"A VLSI design, programmed in Verilog, for controlling an iRobot's stepper motors, turning, and autonomous operation",0,kmclaugh/iRobot_VLSI_Design,13625864,Verilog,iRobot_VLSI_Design,264,1,2021-02-02 14:39:04+00:00,[],None
210,https://github.com/mdelrosa/cafinalproject.git,2013-12-06 00:34:40+00:00,Blinky lights and loud noises,0,mdelrosa/cafinalproject,14969793,Verilog,cafinalproject,252,1,2020-11-25 04:23:00+00:00,[],None
211,https://github.com/steve148/pacman_verilog_altera_quartus.git,2014-03-24 03:45:41+00:00,"School project, built a pacman recreation using verilog and the Altera DE2 Education board",0,steve148/pacman_verilog_altera_quartus,18051076,Verilog,pacman_verilog_altera_quartus,10148,1,2015-11-18 18:44:25+00:00,[],None
212,https://github.com/khandharjay/FPGA_Camera.git,2014-04-09 22:03:29+00:00,,2,khandharjay/FPGA_Camera,18615064,Verilog,FPGA_Camera,43772,1,2023-12-10 12:23:58+00:00,[],None
213,https://github.com/Devin-Moore-CpE/De0-Nano-I2C.git,2013-10-02 20:15:33+00:00,,0,Devin-Moore-CpE/De0-Nano-I2C,13281653,Verilog,De0-Nano-I2C,6136,1,2016-10-17 03:40:33+00:00,[],None
214,https://github.com/awong92/GraphicsProcessorUnit.git,2013-09-08 19:41:44+00:00,CS 3220 Project -- Graphics Processor Unit,0,awong92/GraphicsProcessorUnit,12686397,Verilog,GraphicsProcessorUnit,20316,1,2019-01-04 10:26:10+00:00,[],None
215,https://github.com/boy69162000/COlab4.git,2013-11-23 15:19:39+00:00,2013 fall NCTUCS Computer Organization lab 4,2,boy69162000/COlab4,14644572,Verilog,COlab4,228,1,2022-08-12 20:43:22+00:00,[],None
216,https://github.com/skristiansson/eco32f.git,2014-02-28 08:01:16+00:00,Pipelined version of the eco32 CPU architecture implemented in verilog,0,skristiansson/eco32f,17279423,Verilog,eco32f,264,1,2022-01-30 00:10:33+00:00,[],None
217,https://github.com/barawn/firmware-surf4-a7.git,2014-03-04 18:19:50+00:00,Firmware for the SURF4 Artix-7 FPGA.,0,barawn/firmware-surf4-a7,17412002,Verilog,firmware-surf4-a7,3972,1,2019-07-31 17:42:05+00:00,[],None
218,https://github.com/imihajlow/etester.git,2014-03-23 11:18:37+00:00,,0,imihajlow/etester,18031720,Verilog,etester,5320,1,2017-11-16 15:02:53+00:00,[],None
219,https://github.com/cpulabs/hdl_square_root.git,2014-02-09 08:14:52+00:00,Hardware Square Root(32bit),1,cpulabs/hdl_square_root,16662694,Verilog,hdl_square_root,112,1,2021-05-13 23:30:25+00:00,[],https://api.github.com/licenses/gpl-3.0
220,https://github.com/nuryslyrt/kronometre.git,2014-05-31 00:52:26+00:00,Verilog ile kronometre örneği.,0,nuryslyrt/kronometre,20346384,Verilog,kronometre,136,1,2019-08-13 15:42:48+00:00,[],None
221,https://github.com/daveyliam/fpga_thin_client.git,2013-09-29 22:50:46+00:00,A thin client implemented in hardware on an FPGA,0,daveyliam/fpga_thin_client,13201424,Verilog,fpga_thin_client,4615,1,2022-05-24 07:39:06+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/grepz/quartus_makefile_stub.git,2014-03-01 17:20:45+00:00,Quartus simple stub for Makefile use,1,grepz/quartus_makefile_stub,17319916,Verilog,quartus_makefile_stub,140,1,2023-12-20 19:12:57+00:00,[],None
223,https://github.com/djmmoss/mrsim.git,2014-04-11 08:22:03+00:00,,0,djmmoss/mrsim,18667348,Verilog,mrsim,362644,1,2014-06-29 09:57:14+00:00,[],None
224,https://github.com/wallento/wb_interconnect.git,2013-09-25 14:06:04+00:00,Wishbone Interconnect Modules,0,wallento/wb_interconnect,13095416,Verilog,wb_interconnect,116,1,2022-05-05 06:28:57+00:00,[],https://api.github.com/licenses/lgpl-3.0
225,https://github.com/SanjayRai/PR_7series.git,2013-11-29 23:29:18+00:00,Partial reconfiguration project for 7 - series,0,SanjayRai/PR_7series,14812110,Verilog,PR_7series,160,1,2022-01-30 00:18:39+00:00,[],None
226,https://github.com/trangjackie/jpeg.git,2013-12-07 15:27:05+00:00,,0,trangjackie/jpeg,15007819,Verilog,jpeg,116,1,2015-05-19 14:01:36+00:00,[],None
227,https://github.com/alanachtenberg/CSCE-350.git,2014-01-15 20:14:28+00:00,Computer Architecture MIPS Verilog,5,alanachtenberg/CSCE-350,15946916,Verilog,CSCE-350,888,1,2017-11-14 22:06:13+00:00,[],https://api.github.com/licenses/gpl-2.0
228,https://github.com/cucl-srg/P33.git,2014-01-15 10:52:29+00:00,P33 2014,3,cucl-srg/P33,15932523,Verilog,P33,10486,1,2014-03-04 19:38:18+00:00,[],None
229,https://github.com/jwise/c5g-basecode.git,2014-05-15 08:36:14+00:00,"Base code for Terasic C5G (Altera 5CGXFC5C6F27C7), with Makefile",1,jwise/c5g-basecode,19812358,Verilog,c5g-basecode,108,1,2019-03-28 19:35:43+00:00,[],None
230,https://github.com/kalenedrael/sstc-pll.git,2014-05-23 22:15:38+00:00,a FPGA-based PLL designed for CW SSTC use,0,kalenedrael/sstc-pll,20115716,Verilog,sstc-pll,112,1,2018-12-09 23:54:11+00:00,[],None
231,https://github.com/Crazyconv/5-pipeline-MIPS-CPU.git,2013-11-12 03:54:19+00:00,,2,Crazyconv/5-pipeline-MIPS-CPU,14321714,Verilog,5-pipeline-MIPS-CPU,685,1,2015-08-30 15:43:57+00:00,[],None
232,https://github.com/gengyl08/TPP_NetFPGA.git,2014-01-27 01:17:01+00:00,TPP_NetFPGA,0,gengyl08/TPP_NetFPGA,16266014,Verilog,TPP_NetFPGA,152,1,2021-12-17 23:05:21+00:00,[],None
233,https://github.com/stevenmburns/chisel-edit-distance.git,2014-01-12 04:46:43+00:00,,0,stevenmburns/chisel-edit-distance,15836605,Verilog,chisel-edit-distance,152,1,2015-02-24 12:01:01+00:00,[],https://api.github.com/licenses/mit
234,https://github.com/kleszcz/proj_i2c.git,2014-02-24 19:14:58+00:00,Michał Wielgus & Jan Kleszczyński PSC project,0,kleszcz/proj_i2c,17147461,Verilog,proj_i2c,1344,1,2015-04-02 22:30:14+00:00,[],None
235,https://github.com/leekeith/EECE381_W2013_Group14.git,2013-10-03 13:46:13+00:00,Hardware and software for group 14,0,leekeith/EECE381_W2013_Group14,13299536,Verilog,EECE381_W2013_Group14,113012,1,2017-03-05 16:51:20+00:00,[],None
236,https://github.com/Poofjunior/SynchronousQuadratureEncoder.git,2013-11-29 05:55:49+00:00,An implementation of decrypting a quadrature optical encoder in System Verilog,0,Poofjunior/SynchronousQuadratureEncoder,14793769,Verilog,SynchronousQuadratureEncoder,108,1,2018-05-09 20:33:38+00:00,[],None
237,https://github.com/kjh410/ECO.git,2013-11-26 03:17:39+00:00,Automated ECO system using BDD,1,kjh410/ECO,14705745,Verilog,ECO,10194,1,2013-12-03 08:47:51+00:00,[],None
238,https://github.com/debugger22/verilog.git,2014-02-06 05:00:14+00:00,My Verilog snippests,0,debugger22/verilog,16568942,Verilog,verilog,468,1,2017-05-17 23:15:10+00:00,[],None
239,https://github.com/2014SeniorProject/FPGAcontrol.git,2013-10-02 20:23:42+00:00,,0,2014SeniorProject/FPGAcontrol,13281853,Verilog,FPGAcontrol,114796,1,2014-05-12 18:06:22+00:00,[],None
240,https://github.com/VincentSteil/Verilog-MIPS-CPU.git,2013-10-02 21:38:45+00:00,A MIPS CPU written in behavioural Verilog. It isn't pipelined (yet) Coding it behaviourally is indeed the easy way out. ,0,VincentSteil/Verilog-MIPS-CPU,13283626,Verilog,Verilog-MIPS-CPU,2772,1,2015-09-28 14:24:25+00:00,[],None
241,https://github.com/Rutgers-FPGA-Projects/Two-Way-Comm.git,2013-10-16 18:09:07+00:00,In our project we intend to implement a two way half-duplex communication system on Altera  DE2-115 boards. Our system will have two FPGA’s connected via an Ethernet cable. Each  FPGA board will have a speaker and microphone connected to it. Using this microphone a  person sitting next to one board will be able send an audio message to a person sitting next to the  other FPGA board. The other person will receive this message via the speaker. We will also  implement a MAC protocol for our Link layer. If time permits we will try implementing our  system on a LAN. ,0,Rutgers-FPGA-Projects/Two-Way-Comm,13626999,Verilog,Two-Way-Comm,7468,1,2016-03-13 13:46:54+00:00,[],None
242,https://github.com/via/countgen.git,2013-09-28 02:10:19+00:00,Naive squarewave frequency counter and squarewave generator,3,via/countgen,13165442,Verilog,countgen,104,1,2021-01-05 17:10:12+00:00,[],None
243,https://github.com/joelagnel/amber-core.git,2013-10-27 04:08:38+00:00,A small opensource ARM core compatible with armv2a ISA,2,joelagnel/amber-core,13895588,Verilog,amber-core,4132,1,2017-02-03 08:50:14+00:00,[],None
244,https://github.com/joaocarlos/udlx-verilog.git,2014-04-14 20:36:22+00:00,The uDLX is a reduced instruction set architecture of DLX core processor.,0,joaocarlos/udlx-verilog,18775746,Verilog,udlx-verilog,16665,1,2022-08-06 15:14:19+00:00,[],https://api.github.com/licenses/lgpl-3.0
245,https://github.com/progvault/serial.git,2014-04-27 19:25:56+00:00,RS232 UART Interface,0,progvault/serial,19214654,Verilog,serial,19,1,2023-03-06 10:48:14+00:00,[],https://api.github.com/licenses/gpl-3.0
246,https://github.com/perillamint/humbleverilogcalc.git,2014-05-02 18:44:02+00:00,,0,perillamint/humbleverilogcalc,19384863,Verilog,humbleverilogcalc,160,1,2018-09-23 13:47:43+00:00,[],https://api.github.com/licenses/gpl-3.0
247,https://github.com/packyzbq/FPGA_PROG_NEXYS3.git,2014-05-28 05:47:17+00:00,Demos for Nexys3,1,packyzbq/FPGA_PROG_NEXYS3,20246490,Verilog,FPGA_PROG_NEXYS3,174,1,2023-07-20 06:30:50+00:00,[],None
248,https://github.com/takagiwa/mips32r1_ml605.git,2014-05-13 07:46:09+00:00,small porting of mips32r1,1,takagiwa/mips32r1_ml605,19730348,Verilog,mips32r1_ml605,572,1,2020-08-20 01:09:03+00:00,[],None
249,https://github.com/bmartini/zedboard-simple-loopback.git,2013-12-09 22:51:16+00:00,Zedboard loopback PlanAhead project for use with the zynq-xdma driver,1,bmartini/zedboard-simple-loopback,15061326,Verilog,zedboard-simple-loopback,140,1,2022-04-21 00:30:23+00:00,[],None
250,https://github.com/BrooksEE/nitro-parts-lib-VerilogTools.git,2013-09-10 14:09:44+00:00,Verilog Tools for usage in Digital Design and Sim,1,BrooksEE/nitro-parts-lib-VerilogTools,12731325,Verilog,nitro-parts-lib-VerilogTools,15,1,2023-05-26 21:25:23+00:00,[],None
251,https://github.com/bolek117/Rotary-Encoder-FPGA.git,2014-02-20 14:53:38+00:00,Microprocesor systems project - hardware module handling rotary encoder requests and sending information about detected rotations/push on interupt lines,0,bolek117/Rotary-Encoder-FPGA,17023814,Verilog,Rotary-Encoder-FPGA,1152,1,2017-08-18 13:15:18+00:00,[],None
252,https://github.com/drloggers/Split_L2_cache_project.git,2013-11-08 23:08:02+00:00,,4,drloggers/Split_L2_cache_project,14246911,Verilog,Split_L2_cache_project,4596,1,2022-06-09 09:13:11+00:00,[],None
253,https://github.com/blackjackfruit/Mario-Theme-using-FPGA.git,2014-04-24 20:55:55+00:00,(Not working) Working on a Basys2 FPGA board to play the Super Mario Underworld Theme,0,blackjackfruit/Mario-Theme-using-FPGA,19123812,Verilog,Mario-Theme-using-FPGA,128,1,2018-12-27 10:09:39+00:00,[],None
254,https://github.com/raps500/AProp.git,2014-03-30 17:15:04+00:00,A Verilog implementation of a Propeller,1,raps500/AProp,18269056,Verilog,AProp,49880,1,2016-11-06 23:01:09+00:00,[],None
255,https://github.com/unenglishable/verilog-computer.git,2014-04-12 04:23:41+00:00,An old project for EE361,0,unenglishable/verilog-computer,18696163,Verilog,verilog-computer,120,1,2020-02-03 04:34:59+00:00,[],None
256,https://github.com/sheillashojaie/game-of-life-altera.git,2014-04-30 05:10:49+00:00,A tessellating Conway's Game of Life cellular automaton developed for the Altera DE2 FPGA. Developed for CSC258 coursework in 2016.,0,sheillashojaie/game-of-life-altera,19301521,Verilog,game-of-life-altera,15,1,2023-11-29 20:45:59+00:00,[],None
257,https://github.com/elic-eon/hw-cpu.git,2013-10-15 04:39:12+00:00,,0,elic-eon/hw-cpu,13580645,Verilog,hw-cpu,348,1,2017-11-30 04:33:21+00:00,[],None
258,https://github.com/ksnieck/spi_master.git,2014-01-07 20:28:30+00:00,Publishing modifications to an LGPL licensed verilog SPI Master controller,1,ksnieck/spi_master,15715762,Verilog,spi_master,144,1,2019-08-30 02:47:15+00:00,[],https://api.github.com/licenses/lgpl-2.1
259,https://github.com/tyage/simple-asm.git,2014-04-17 04:09:01+00:00,計算機科学実験及演習3A,0,tyage/simple-asm,18866190,Verilog,simple-asm,3680,1,2014-05-29 04:27:45+00:00,[],None
260,https://github.com/decoderc/Ercans-Projects-Assignments.git,2013-11-03 09:51:47+00:00,ercans,0,decoderc/Ercans-Projects-Assignments,14082440,Verilog,Ercans-Projects-Assignments,124,1,2013-12-02 20:59:06+00:00,[],None
261,https://github.com/dasdgw/GHRD_soc_system.git,2013-11-17 16:42:16+00:00,sockit golden hardware reference design,1,dasdgw/GHRD_soc_system,14470486,Verilog,GHRD_soc_system,39788,1,2023-12-12 09:44:04+00:00,[],None
262,https://github.com/spotco/DE1_DodgeGame.git,2013-09-08 20:18:53+00:00,,0,spotco/DE1_DodgeGame,12686914,Verilog,DE1_DodgeGame,108,1,2015-03-18 07:59:00+00:00,[],None
263,https://github.com/Adjective-Object/258-2048.git,2014-03-20 21:12:47+00:00,CSC258 Final Project: Verilog 2048,0,Adjective-Object/258-2048,17958716,Verilog,258-2048,4052,1,2021-06-17 06:10:48+00:00,[],None
264,https://github.com/davito0203/Decimo_Semestre.git,2014-03-24 23:48:30+00:00,,1,davito0203/Decimo_Semestre,18082920,Verilog,Decimo_Semestre,214596,1,2017-07-28 18:06:57+00:00,[],None
265,https://github.com/davidjaw/FPGA.git,2014-03-04 17:58:07+00:00,TaipeiTech FPGA Practice,0,davidjaw/FPGA,17411398,Verilog,FPGA,248,1,2022-03-28 20:15:29+00:00,[],None
266,https://github.com/chipsenkbeil-academic/codesign-challenge.git,2013-11-25 23:45:24+00:00,The hardware/software codesign challenge for ECE4530 where we attempt to beat each other in speeding up SHA-1 and collision detection.,1,chipsenkbeil-academic/codesign-challenge,14702017,Verilog,codesign-challenge,8126,1,2017-01-29 10:48:23+00:00,[],None
267,https://github.com/lavingiasa/verilogTetris.git,2013-12-06 01:45:46+00:00,We made Tetris using an FPGA and Verilog,4,lavingiasa/verilogTetris,14970962,Verilog,verilogTetris,404,1,2022-12-10 16:20:40+00:00,[],https://api.github.com/licenses/mit
268,https://github.com/xfguo/wb_vip.git,2014-05-19 02:49:03+00:00,Wishbone Verification IP,0,xfguo/wb_vip,19927298,Verilog,wb_vip,108,1,2022-04-19 23:32:52+00:00,[],None
269,https://github.com/corecode/ulpi_gateway.git,2013-11-11 10:21:33+00:00,,1,corecode/ulpi_gateway,14297733,Verilog,ulpi_gateway,148,1,2023-11-24 15:48:32+00:00,[],None
270,https://github.com/secworks/coretest_bp_entropy.git,2014-05-23 11:47:04+00:00,Coretest system for testing the FPGA based entropy source by Berndt Paysan.,1,secworks/coretest_bp_entropy,20097628,Verilog,coretest_bp_entropy,7098,1,2022-01-29 23:28:10+00:00,[],https://api.github.com/licenses/bsd-2-clause
271,https://github.com/Cognoscan/BoostLogic.git,2013-09-26 02:42:10+00:00,Open-source VHDL library containing miscellaneous digital logic functions.,0,Cognoscan/BoostLogic,13111265,Verilog,BoostLogic,60,1,2019-08-30 01:01:52+00:00,[],https://api.github.com/licenses/apache-2.0
272,https://github.com/ehayon/USBL-Acoustic-Transmission.git,2013-08-31 01:56:37+00:00,40KHz 2ms pulsed square wave for transmission in an ultra-short baseline acoustic underwater vehicle positioning system,1,ehayon/USBL-Acoustic-Transmission,12499177,Verilog,USBL-Acoustic-Transmission,536,1,2019-10-21 14:00:04+00:00,[],None
273,https://github.com/07adnan/32bitDivision.git,2013-10-01 13:34:49+00:00,Division implemented using Non restoring Division,0,07adnan/32bitDivision,13244714,Verilog,32bitDivision,140,1,2019-05-01 19:56:10+00:00,[],None
274,https://github.com/ASMfreaK/FPGAprojects.git,2014-03-09 12:43:55+00:00,,0,ASMfreaK/FPGAprojects,17564165,Verilog,FPGAprojects,128,1,2022-09-24 17:41:40+00:00,[],None
275,https://github.com/mwswartwout/EECS301.git,2014-04-14 20:14:19+00:00,"Project files for EECS 301 - Digital Logic Laboratory at CWRU, Spring '14",0,mwswartwout/EECS301,18775039,Verilog,EECS301,442,1,2022-04-30 00:24:14+00:00,[],None
276,https://github.com/bwalex/demo_sv_tb.git,2013-11-12 13:56:39+00:00,,1,bwalex/demo_sv_tb,14333645,Verilog,demo_sv_tb,100,1,2014-07-06 13:32:50+00:00,[],None
277,https://github.com/leowu2017/DSPIC_final.git,2014-01-06 11:42:41+00:00,DSPIC final,0,leowu2017/DSPIC_final,15672578,Verilog,DSPIC_final,3864,1,2021-12-13 04:45:58+00:00,[],None
278,https://github.com/grantdhunter/ECE492.git,2014-01-09 22:27:01+00:00,Computer engineer Capstone project: RC Rover with EMG and Gyros,1,grantdhunter/ECE492,15781542,Verilog,ECE492,172809,1,2023-01-28 06:17:43+00:00,[],None
279,https://github.com/domantascibas/DSL4_F.git,2014-02-26 14:19:44+00:00,DSL 4 group F,1,domantascibas/DSL4_F,17212866,Verilog,DSL4_F,590,1,2020-03-11 19:53:56+00:00,[],None
280,https://github.com/secworks/test_core.git,2014-03-04 10:08:08+00:00,A very simple test core.,1,secworks/test_core,17397824,Verilog,test_core,7,1,2022-01-29 23:24:42+00:00,[],https://api.github.com/licenses/bsd-2-clause
281,https://github.com/kk4ead/stack16.git,2013-09-10 20:17:05+00:00,"A simple 16-bit stack machine, designed to be implemented with only 7400-series devices.",1,kk4ead/stack16,12739552,Verilog,stack16,212,1,2023-11-17 08:38:32+00:00,[],https://api.github.com/licenses/gpl-3.0
282,https://github.com/cchhnnkk/sat_bin_verilog.git,2014-05-15 08:52:47+00:00,在fpga中使用bin的方式求解sat问题,0,cchhnnkk/sat_bin_verilog,19812803,Verilog,sat_bin_verilog,972,1,2024-03-11 07:34:12+00:00,[],None
283,https://github.com/happybaoliang/NoCRouter.git,2014-03-05 02:32:12+00:00,,3,happybaoliang/NoCRouter,17425428,Verilog,NoCRouter,129540,1,2024-03-12 03:16:44+00:00,[],None
284,https://github.com/secworks/fpga_entropy.git,2014-05-17 06:30:16+00:00,Test implementation of FPGA-internal entropy source.,1,secworks/fpga_entropy,19880520,Verilog,fpga_entropy,103,1,2022-01-29 23:27:59+00:00,[],https://api.github.com/licenses/bsd-2-clause
285,https://github.com/kuba-moo/netfpga-packet-generator.git,2014-05-15 13:53:29+00:00,NetFPGA-1G packet generator with my improvements,1,kuba-moo/netfpga-packet-generator,19821098,Verilog,netfpga-packet-generator,7460,1,2021-05-07 21:26:43+00:00,[],
286,https://github.com/tdudziak/fpga-pong.git,2013-10-03 21:02:50+00:00,Game of Pong on a Terasic D2-115 board,0,tdudziak/fpga-pong,13309808,Verilog,fpga-pong,30,1,2022-05-24 19:52:19+00:00,[],https://api.github.com/licenses/mit
287,https://github.com/ajeisens/6.111-final-project.git,2013-10-31 01:52:24+00:00,6.111 Final Project,2,ajeisens/6.111-final-project,14004931,Verilog,6.111-final-project,43,1,2017-08-02 08:43:35+00:00,[],None
288,https://github.com/jimurai/okWishboneMaster.git,2013-12-11 11:54:44+00:00,Opal-Kelly to Wishbone master interface with Python support.,0,jimurai/okWishboneMaster,15106162,Verilog,okWishboneMaster,120,1,2013-12-11 14:25:13+00:00,[],https://api.github.com/licenses/mit
289,https://github.com/kleszcz/div.git,2013-12-27 12:35:02+00:00,8/4 bit divider,1,kleszcz/div,15473447,Verilog,div,396,1,2019-04-16 14:16:09+00:00,[],None
290,https://github.com/xfguo/jtag_tap.git,2014-02-19 09:39:49+00:00,JTAG Test Access Port from OpenCores,3,xfguo/jtag_tap,16979624,Verilog,jtag_tap,428,1,2022-04-19 23:33:40+00:00,[],None
291,https://github.com/kowalsif/neural_network.git,2014-03-16 01:43:53+00:00,Yog-sothoth got nothing on this. ,0,kowalsif/neural_network,17789811,Verilog,neural_network,89564,1,2015-11-27 09:06:29+00:00,[],None
292,https://github.com/jandersson/ece327.git,2013-11-14 14:58:17+00:00,Verilog HDL Lab Assignments,0,jandersson/ece327,14398048,Verilog,ece327,472,1,2022-05-23 04:12:18+00:00,[],None
293,https://github.com/pkpio/dual_core_PUF_with_PDL_and_ethernet.git,2013-11-22 05:41:33+00:00,Implementation of a dual core adder based PUF on FPGA. To be submitted for the Design Automation Conference' 14,1,pkpio/dual_core_PUF_with_PDL_and_ethernet,14609688,Verilog,dual_core_PUF_with_PDL_and_ethernet,43988,1,2023-04-24 00:09:16+00:00,[],None
294,https://github.com/csc-fw/otmb_fw_code.git,2013-08-27 00:00:08+00:00,Source code for the OTMB firmware,6,csc-fw/otmb_fw_code,12392479,Verilog,otmb_fw_code,8107,1,2022-04-06 04:09:38+00:00,[],None
295,https://github.com/mattiec/eecs362.git,2014-01-20 18:19:06+00:00,,1,mattiec/eecs362,16078954,Verilog,eecs362,3304,1,2014-03-17 20:45:24+00:00,[],None
296,https://github.com/secworks/coretest_test_core.git,2014-03-04 10:49:43+00:00,The coretest module combined with the test_core as a test module.,1,secworks/coretest_test_core,17398913,Verilog,coretest_test_core,147,1,2022-01-29 23:28:07+00:00,[],https://api.github.com/licenses/bsd-2-clause
297,https://github.com/tLiMiT/EECE-3324.git,2013-10-10 13:45:53+00:00,Northeastern University  EECE3324 - Computer Architecture - Yunsi Fei,0,tLiMiT/EECE-3324,13472451,Verilog,EECE-3324,148,1,2022-09-18 20:11:09+00:00,[],None
298,https://github.com/zaporozhets/simple_mips32.git,2013-12-21 13:04:05+00:00,MIPS32 single cycle core ,0,zaporozhets/simple_mips32,15358954,Verilog,simple_mips32,140,1,2015-12-19 06:45:48+00:00,[],None
299,https://github.com/fabalthazar/VHDL-Deriche-FV.git,2013-12-11 19:58:45+00:00,Projet VHDL d'implémentation de l'algorithme de détection de contours de Deriche sur FPGA,0,fabalthazar/VHDL-Deriche-FV,15117486,Verilog,VHDL-Deriche-FV,1796,1,2021-03-02 13:53:45+00:00,[],None
300,https://github.com/HashRatio/mm-hashratio.git,2014-04-04 03:27:53+00:00,,0,HashRatio/mm-hashratio,18426314,Verilog,mm-hashratio,716,0,2015-02-12 16:12:07+00:00,[],https://api.github.com/licenses/unlicense
301,https://github.com/krios262/551projectSubmit.git,2014-04-04 16:38:34+00:00,,0,krios262/551projectSubmit,18445288,Verilog,551projectSubmit,2200,0,2014-04-04 19:31:27+00:00,[],None
302,https://github.com/AmemiyaYuko/pipelinedcpu.git,2014-04-08 10:20:39+00:00,Project of Computer Architecture.Using Verilog and Spartan-3E.,0,AmemiyaYuko/pipelinedcpu,18554024,Verilog,pipelinedcpu,136,0,2014-04-14 08:20:01+00:00,[],None
303,https://github.com/mfer/pinca-puca.git,2014-03-09 12:49:19+00:00,"Banco de registradores, RAM, ULA, Deslocador, Comparador, Controlador de memória, Pipeline: {Busca de instruções, Controle, Decodificação, Repasse, Execução, Escrita em registradores, Acesso à memória}, CPU",0,mfer/pinca-puca,17564250,Verilog,pinca-puca,10912,0,2014-06-06 10:48:25+00:00,[],None
304,https://github.com/koyunbaba/ABLE_YU_training.git,2014-03-12 05:07:23+00:00,,1,koyunbaba/ABLE_YU_training,17656033,Verilog,ABLE_YU_training,589,0,2014-04-18 03:12:49+00:00,[],https://api.github.com/licenses/gpl-3.0
305,https://github.com/gecemmo/verilog-simple-alu.git,2013-10-05 13:38:15+00:00,"Simple ALU with add and sub for Nexys2 board, 1200-model, using Verilog HDL",0,gecemmo/verilog-simple-alu,13345681,Verilog,verilog-simple-alu,104,0,2013-10-05 13:55:25+00:00,[],None
306,https://github.com/UncleHandsome/Simple-Mips.git,2013-11-20 13:21:32+00:00,,0,UncleHandsome/Simple-Mips,14557095,Verilog,Simple-Mips,108,0,2013-11-20 13:23:55+00:00,[],None
307,https://github.com/viv-liu/ECE352-Processor.git,2013-11-20 21:32:38+00:00,ECE352 Final Project: build a processor in Verilog on Nios II,0,viv-liu/ECE352-Processor,14569725,Verilog,ECE352-Processor,6432,0,2013-11-27 06:55:32+00:00,[],None
308,https://github.com/kigunda/ARCap.git,2014-01-24 23:34:30+00:00,Augemented Reality Capture the Flag,1,kigunda/ARCap,16220292,Verilog,ARCap,591274,0,2014-04-17 21:06:09+00:00,[],https://api.github.com/licenses/gpl-2.0
309,https://github.com/manoyes/ece200.git,2014-02-27 20:56:14+00:00,Verilog Code Used for ECE 200 - Computer Organization at the University of Rochester,0,manoyes/ece200,17264104,Verilog,ece200,369,0,2017-04-17 00:05:43+00:00,[],None
310,https://github.com/Raane/mod-anal-dig-sys.git,2014-02-18 04:30:32+00:00,,0,Raane/mod-anal-dig-sys,16936998,Verilog,mod-anal-dig-sys,473,0,2014-02-24 09:58:59+00:00,[],None
311,https://github.com/digi56/Seguridad.git,2014-01-29 13:20:31+00:00,Modulo de seguridad,0,digi56/Seguridad,16345225,Verilog,Seguridad,120,0,2014-01-29 14:02:19+00:00,[],None
312,https://github.com/SchweitzerM/VerilogBlackJack.git,2014-02-11 02:30:48+00:00,play blackjack on a computer monitor via output from a Altera board,0,SchweitzerM/VerilogBlackJack,16716777,Verilog,VerilogBlackJack,104,0,2014-05-20 09:12:45+00:00,[],None
313,https://github.com/Everlight21/semester_thesis_zeltnerj.git,2014-04-17 19:54:21+00:00,"my second semester thesis, at pixhawk group",0,Everlight21/semester_thesis_zeltnerj,18891560,Verilog,semester_thesis_zeltnerj,5142912,0,2020-03-27 16:12:35+00:00,[],None
314,https://github.com/kaysoky/CSE352_y86.git,2014-05-07 00:24:25+00:00,y86 Processor (Active HDL),0,kaysoky/CSE352_y86,19515456,Verilog,CSE352_y86,1140,0,2014-05-13 23:46:32+00:00,[],None
315,https://github.com/tfiwits/D-Clock.git,2014-05-29 09:56:36+00:00,A Verilog D-Clock for DE2-115,0,tfiwits/D-Clock,20289584,Verilog,D-Clock,224,0,2016-02-28 06:04:37+00:00,[],https://api.github.com/licenses/gpl-2.0
316,https://github.com/JoyHsu/single-cycle-ARMv4.git,2014-04-29 13:00:29+00:00,This project for logic lab.,0,JoyHsu/single-cycle-ARMv4,19276499,Verilog,single-cycle-ARMv4,148,0,2014-04-29 13:37:22+00:00,[],None
317,https://github.com/lilrayray/ee290c.git,2014-05-01 04:04:51+00:00,,0,lilrayray/ee290c,19335449,Verilog,ee290c,1880,0,2014-05-06 09:04:28+00:00,[],None
318,https://github.com/pkpio/DDR2_Interface_Xilinx_XUPV5.git,2013-10-14 02:14:46+00:00,Interfacing the DRAM of a Xilinx virtex 5 XUPV5 FPGA board,0,pkpio/DDR2_Interface_Xilinx_XUPV5,13550662,Verilog,DDR2_Interface_Xilinx_XUPV5,55820,0,2014-05-15 06:45:06+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/peterwudi/DE2_CAMERA.git,2013-10-16 16:53:39+00:00,,0,peterwudi/DE2_CAMERA,13625138,Verilog,DE2_CAMERA,524,0,2014-06-30 20:29:00+00:00,[],None
320,https://github.com/Thomasb81/SD_spi.git,2013-11-16 11:25:17+00:00,SPI / SDCard through serial controler experiment,1,Thomasb81/SD_spi,14445962,Verilog,SD_spi,2175,0,2014-09-21 14:27:21+00:00,[],None
321,https://github.com/logisketchUCSD/Data_6.git,2013-11-11 04:54:44+00:00,Partial transfer of Data Folder from HMC Database ,0,logisketchUCSD/Data_6,14291840,Verilog,Data_6,335316,0,2013-11-28 00:47:22+00:00,[],None
322,https://github.com/Patrick-Payne/ece352_final.git,2013-10-30 19:43:55+00:00,,0,Patrick-Payne/ece352_final,13997609,Verilog,ece352_final,1712,0,2013-11-17 07:54:37+00:00,[],None
323,https://github.com/isha/super-smash-poker.git,2013-10-30 22:17:53+00:00,,1,isha/super-smash-poker,14001375,Verilog,super-smash-poker,84436,0,2014-02-04 21:56:17+00:00,[],None
324,https://github.com/porpeeranut/lablogic.git,2013-09-09 06:43:06+00:00,verilog code,0,porpeeranut/lablogic,12694750,Verilog,lablogic,136,0,2013-09-10 06:48:19+00:00,[],None
325,https://github.com/jgambhir/simonsays.git,2013-10-01 03:28:17+00:00,"Simon Says. Meant to be played on an Altera DE2 board. Made with Brian Cheung, for a course assignment.",0,jgambhir/simonsays,13233860,Verilog,simonsays,112,0,2015-12-19 01:24:06+00:00,[],https://api.github.com/licenses/mit
326,https://github.com/tomjzzhang/GameOfLifeFPGA.git,2014-01-18 06:09:48+00:00,Conway's Game Of Life FPGA,0,tomjzzhang/GameOfLifeFPGA,16020237,Verilog,GameOfLifeFPGA,168,0,2014-01-18 15:23:13+00:00,[],None
327,https://github.com/vad-rulezz/megabot.git,2014-05-18 07:17:39+00:00,,1,vad-rulezz/megabot,19905110,Verilog,megabot,14318,0,2014-09-03 13:21:48+00:00,[],https://api.github.com/licenses/gpl-2.0
328,https://github.com/daiker0330/project8.git,2014-05-19 07:08:41+00:00,MIPS,0,daiker0330/project8,19932246,Verilog,project8,2184,0,2014-05-23 08:16:39+00:00,[],None
329,https://github.com/julian-uribe/lm32game.git,2014-05-14 02:52:52+00:00,,1,julian-uribe/lm32game,19764119,Verilog,lm32game,7436,0,2014-05-14 02:56:51+00:00,[],None
330,https://github.com/R00ney/digital_asic.git,2014-01-25 23:16:40+00:00,Work for ECE520 Digital Asic Design,0,R00ney/digital_asic,16242352,Verilog,digital_asic,140,0,2014-01-27 00:56:33+00:00,[],None
331,https://github.com/ngwilliams/WISC-SP13.git,2013-12-24 17:41:49+00:00,,1,ngwilliams/WISC-SP13,15422699,Verilog,WISC-SP13,128,0,2013-12-26 17:48:17+00:00,[],None
332,https://github.com/tonglil/EECE-353-2014.git,2014-01-09 23:51:36+00:00,Source code for EECE 353 201 2014 - UBC,0,tonglil/EECE-353-2014,15783298,Verilog,EECE-353-2014,387,0,2023-01-28 21:23:58+00:00,[],None
333,https://github.com/Vdragon/Verilog_project_template.git,2014-04-01 05:39:12+00:00,Verilog_project_template,0,Vdragon/Verilog_project_template,18318960,Verilog,Verilog_project_template,140,0,2015-03-02 07:39:54+00:00,[],None
334,https://github.com/RobertMS6/CompArch_Final.git,2014-04-01 20:09:36+00:00,,0,RobertMS6/CompArch_Final,18342939,Verilog,CompArch_Final,3116,0,2014-04-14 20:55:11+00:00,[],None
335,https://github.com/rhodeser/wounded-sweater.git,2014-01-13 06:50:54+00:00,Verilog project that displays a virtual robot's orientation and action,0,rhodeser/wounded-sweater,15860428,Verilog,wounded-sweater,532,0,2014-01-20 01:41:37+00:00,[],None
336,https://github.com/nathanielatom/MDAEmbedded.git,2014-03-19 23:30:37+00:00,These are all of the Embedded files for MDA Projects,1,nathanielatom/MDAEmbedded,17924285,Verilog,MDAEmbedded,218,0,2014-07-06 21:29:14+00:00,[],None
337,https://github.com/demmys/demmy_display.git,2014-04-28 03:41:54+00:00,LCD sample program for Xilinx Spartan 3AN,0,demmys/demmy_display,19226265,Verilog,demmy_display,1112,0,2014-04-29 08:08:38+00:00,[],None
338,https://github.com/kazakami/simpleArchitecture.git,2014-05-01 09:39:54+00:00,Architecture of SIxteen-bit MicroProcessor for Laboratory Experiment in Verilog-HDL,0,kazakami/simpleArchitecture,19340845,Verilog,simpleArchitecture,163,0,2018-07-17 14:26:47+00:00,[],https://api.github.com/licenses/mit
339,https://github.com/rhodeser/cockroach-sunset.git,2014-04-26 00:25:29+00:00,Closed loop control with LEDs on FPGA,0,rhodeser/cockroach-sunset,19164750,Verilog,cockroach-sunset,10932,0,2014-05-23 23:50:39+00:00,[],None
340,https://github.com/fredthekid/FPGAAlarmClock.git,2014-05-05 01:49:40+00:00,Clock Project - EE178,0,fredthekid/FPGAAlarmClock,19440789,Verilog,FPGAAlarmClock,212,0,2019-01-10 04:58:03+00:00,[],None
341,https://github.com/ka04/3d_motion_controller.git,2014-02-10 03:01:12+00:00,,0,ka04/3d_motion_controller,16682704,Verilog,3d_motion_controller,2468,0,2014-04-10 03:37:42+00:00,[],None
342,https://github.com/cececec/ece720.git,2014-02-06 02:25:53+00:00,,3,cececec/ece720,16566193,Verilog,ece720,115816,0,2014-05-06 16:35:48+00:00,[],None
343,https://github.com/xatier/COlab6.git,2014-01-03 07:48:36+00:00,NCTU CS Computer Organization 2013 lab 6,1,xatier/COlab6,15604299,Verilog,COlab6,1165,0,2014-01-10 12:56:25+00:00,[],None
344,https://github.com/arunkumarcea/mycpu.git,2014-03-11 14:08:34+00:00,trying to build a basic microprocessor starting from rtl description ,0,arunkumarcea/mycpu,17632608,Verilog,mycpu,25464,0,2014-03-18 16:50:15+00:00,[],None
345,https://github.com/jpsnyder/rpncalculator.git,2014-03-16 01:56:59+00:00,RPN Calculator developed for the Nexsys2 FGPA development board.,0,jpsnyder/rpncalculator,17789990,Verilog,rpncalculator,100,0,2015-05-23 17:58:23+00:00,[],None
346,https://github.com/rchgit/Experiments_CP2A.git,2014-01-31 13:45:54+00:00,,0,rchgit/Experiments_CP2A,16409144,Verilog,Experiments_CP2A,2296,0,2014-03-10 15:22:38+00:00,[],None
347,https://github.com/jecs/verilog-fusion.git,2014-03-26 16:36:38+00:00,,0,jecs/verilog-fusion,18145284,Verilog,verilog-fusion,744,0,2017-01-03 18:21:48+00:00,[],None
348,https://github.com/kyzhai/NUNY.git,2014-03-18 18:42:22+00:00,Ninja University in the City of New York Videogame,0,kyzhai/NUNY,17877624,Verilog,NUNY,20081,0,2017-04-19 22:41:05+00:00,[],https://api.github.com/licenses/gpl-2.0
349,https://github.com/piecioshka/tec-lab-3.git,2013-10-27 18:24:27+00:00,"Exercises for third lesson on subject: ""Technika cyfrowa""",0,piecioshka/tec-lab-3,13907703,Verilog,tec-lab-3,132,0,2013-11-24 18:05:45+00:00,[],None
350,https://github.com/aguerena/Digital-Systems-Verification.git,2013-10-23 03:05:16+00:00,Digital Systems Verification Projects,0,aguerena/Digital-Systems-Verification,13792291,Verilog,Digital-Systems-Verification,4964,0,2013-10-23 03:11:04+00:00,[],None
351,https://github.com/axiom24/myVerilog.git,2013-09-21 14:46:54+00:00,It contains the Digital Design programs in mainly Verilog Language,1,axiom24/myVerilog,12996710,Verilog,myVerilog,112,0,2017-06-27 07:06:41+00:00,[],None
352,https://github.com/lvertats/github_learning.git,2013-09-16 21:45:58+00:00,,0,lvertats/github_learning,12879591,Verilog,github_learning,156,0,2014-06-22 08:41:02+00:00,[],None
353,https://github.com/isha/why-so-smaug.git,2013-09-19 20:18:36+00:00,Side Scrolling Multiplayer Racing Game,1,isha/why-so-smaug,12958413,Verilog,why-so-smaug,22457,0,2014-03-04 16:15:02+00:00,[],None
354,https://github.com/JoelHough/cs3710.git,2013-09-05 03:40:05+00:00,,0,JoelHough/cs3710,12608610,Verilog,cs3710,2168,0,2013-12-20 06:44:39+00:00,[],None
355,https://github.com/Rutgers-FPGA-Projects/Chess-Web-Server.git,2013-10-15 15:23:33+00:00,FPGA project with Mark Zoppina and Jon Liang,0,Rutgers-FPGA-Projects/Chess-Web-Server,13593830,Verilog,Chess-Web-Server,148,0,2013-12-13 15:07:50+00:00,[],None
356,https://github.com/chenyiqun0523/FIRE_hardware.git,2013-11-11 08:35:19+00:00,verilog code for FPGA on high speed digitizer,0,chenyiqun0523/FIRE_hardware,14295428,Verilog,FIRE_hardware,160,0,2013-11-14 08:28:21+00:00,[],None
357,https://github.com/csc-fw/otmb_fw_files.git,2013-08-28 17:04:26+00:00,Programming files (.bit and .mcs) for the OTMB,1,csc-fw/otmb_fw_files,12439600,Verilog,otmb_fw_files,681463,0,2022-11-14 02:52:24+00:00,[],None
358,https://github.com/greenteawarrior/BinaryClock.git,2013-12-15 15:55:05+00:00,"[Computer Architecture] A box that tells the time in binary with Verilog, a Spartan 3 FPGA, and pretty lights. ;D",0,greenteawarrior/BinaryClock,15206196,Verilog,BinaryClock,3192,0,2016-07-02 08:06:29+00:00,[],None
359,https://github.com/openbox00/VLSI-SYSTEM-DESIGN.git,2013-12-13 10:59:30+00:00,VLSI SYSTEM DESIGN,0,openbox00/VLSI-SYSTEM-DESIGN,15161539,Verilog,VLSI-SYSTEM-DESIGN,52140,0,2022-10-20 17:30:27+00:00,[],
360,https://github.com/ynivin/veridraw.git,2013-11-14 21:54:47+00:00,,0,ynivin/veridraw,14408081,Verilog,veridraw,108,0,2013-11-15 14:36:12+00:00,[],None
361,https://github.com/buhii/LGA-FHP2.git,2013-11-11 22:34:59+00:00,Lattice Gas Automaton with Xilinx FPGA (FHP-II),0,buhii/LGA-FHP2,14315565,Verilog,LGA-FHP2,7,0,2023-01-31 21:18:47+00:00,[],https://api.github.com/licenses/mit
362,https://github.com/truthsir/FPGA.git,2014-04-15 03:13:44+00:00,AC/DC or Driver,0,truthsir/FPGA,18785793,Verilog,FPGA,109,0,2014-06-08 05:01:44+00:00,[],None
363,https://github.com/GSejas/SPI.git,2014-05-08 20:51:12+00:00,,0,GSejas/SPI,19588474,Verilog,SPI,2664,0,2014-05-08 20:58:29+00:00,[],None
364,https://github.com/kvintagav/Thermovision.git,2014-05-07 07:02:04+00:00,Project for Thermovision,0,kvintagav/Thermovision,19524451,Verilog,Thermovision,912,0,2014-05-15 11:02:31+00:00,[],None
365,https://github.com/peterwudi/bpred.git,2014-04-21 18:23:30+00:00,,0,peterwudi/bpred,19002089,Verilog,bpred,328,0,2014-04-22 04:48:53+00:00,[],None
366,https://github.com/anarsian/Lab-2-cse-140l.git,2014-04-27 02:34:29+00:00,Verilog lab 2,0,anarsian/Lab-2-cse-140l,19193946,Verilog,Lab-2-cse-140l,108,0,2014-10-03 18:38:48+00:00,[],None
367,https://github.com/kevinajian/frogger-game.git,2014-04-17 19:45:38+00:00,Project for Digital Systems class. Implementation of a game based on Frogger.,1,kevinajian/frogger-game,18891325,Verilog,frogger-game,272,0,2014-09-16 03:37:03+00:00,[],None
368,https://github.com/4406arthur/MCL.git,2014-03-14 03:31:18+00:00,for class in YZU,1,4406arthur/MCL,17734338,Verilog,MCL,229,0,2014-03-18 08:43:26+00:00,[],None
369,https://github.com/mox-mox/Digitale-Schaltungstechnik-Projekte.git,2014-03-15 17:23:24+00:00,Projekte für die Vorlesung Digitale Schaltungstechnik im WS1314 an der Uni Heidelberg,0,mox-mox/Digitale-Schaltungstechnik-Projekte,17780977,Verilog,Digitale-Schaltungstechnik-Projekte,248,0,2014-04-02 21:07:04+00:00,[],None
370,https://github.com/Vigeous/Point_in_Poly_IV_Working-Events-and-Poly.git,2013-09-06 19:00:10+00:00,,0,Vigeous/Point_in_Poly_IV_Working-Events-and-Poly,12652003,Verilog,Point_in_Poly_IV_Working-Events-and-Poly,164,0,2013-09-10 15:27:49+00:00,[],None
371,https://github.com/boy69162000/COlab3.git,2013-11-03 04:12:07+00:00,NCTUCS Computer Orgnization Lab3,1,boy69162000/COlab3,14079987,Verilog,COlab3,596,0,2013-11-18 14:22:48+00:00,[],None
372,https://github.com/binhe22/mipscpu.git,2013-12-25 05:58:24+00:00,it is a cpu that implements the subset of mips instructions set,3,binhe22/mipscpu,15430344,Verilog,mipscpu,123,0,2023-03-17 12:03:14+00:00,"['verilog', 'cpu', 'mips']",None
373,https://github.com/tamero/AC97_VERILOG.git,2013-09-27 08:02:49+00:00,AC97 Interface for Digilent Genesys Board,0,tamero/AC97_VERILOG,13144736,Verilog,AC97_VERILOG,116,0,2013-09-27 08:16:15+00:00,[],None
374,https://github.com/csc-fw/dcfeb3a.git,2013-09-16 23:25:56+00:00,(obsolete) DCFEB firmware for production boards version 3.  Xilinx core files compiled with ISE 14.7,1,csc-fw/dcfeb3a,12881294,Verilog,dcfeb3a,48736,0,2023-05-15 19:20:37+00:00,[],None
375,https://github.com/ace8957/EECE6017C.git,2013-09-16 22:30:22+00:00,Embedded Systems Design Code,0,ace8957/EECE6017C,12880408,Verilog,EECE6017C,444,0,2013-10-14 22:18:32+00:00,[],https://api.github.com/licenses/gpl-2.0
376,https://github.com/sheepsleep/verilog-practical.git,2013-09-17 02:09:56+00:00,verilog-practical,0,sheepsleep/verilog-practical,12884056,Verilog,verilog-practical,1344,0,2014-05-07 10:06:54+00:00,[],None
377,https://github.com/koyunbaba/adi_xilinx_mirror.git,2014-02-15 05:41:31+00:00,,1,koyunbaba/adi_xilinx_mirror,16857362,Verilog,adi_xilinx_mirror,65884,0,2014-02-15 06:22:51+00:00,[],None
378,https://github.com/raps500/qrzCore.git,2014-01-15 16:47:18+00:00,Verilog implementation of a stack machine,0,raps500/qrzCore,15941362,Verilog,qrzCore,120,0,2014-06-21 06:02:38+00:00,[],None
379,https://github.com/schuylersg/FDA_FPGA_Verilog.git,2014-01-06 16:06:21+00:00,,3,schuylersg/FDA_FPGA_Verilog,15678366,Verilog,FDA_FPGA_Verilog,644,0,2014-06-24 02:03:03+00:00,[],None
380,https://github.com/wwahby/PerturbativeEIG.git,2014-01-10 01:42:58+00:00,EIG partitioner + perturbative extension (for fast design space exploration),0,wwahby/PerturbativeEIG,15785337,Verilog,PerturbativeEIG,37156,0,2015-03-12 14:34:36+00:00,[],None
381,https://github.com/VectorCell/VerilogTest.git,2014-02-21 02:47:35+00:00,Just messing around with Verilog,0,VectorCell/VerilogTest,17043520,Verilog,VerilogTest,180,0,2014-03-20 17:15:30+00:00,[],None
382,https://github.com/agincourt009/Project_3.git,2014-03-27 01:04:52+00:00,CS 3220 Project 3,0,agincourt009/Project_3,18159957,Verilog,Project_3,6644,0,2014-03-28 21:57:08+00:00,[],None
383,https://github.com/cuddergambino/Connect4_verilog.git,2014-03-28 22:21:13+00:00,tested on Spartan-6 FPGA,0,cuddergambino/Connect4_verilog,18228241,Verilog,Connect4_verilog,8764,0,2014-03-28 22:26:17+00:00,[],None
384,https://github.com/tunam2000/NetFPGA_Testing_NIPS_latency.git,2013-11-12 06:57:12+00:00,,0,tunam2000/NetFPGA_Testing_NIPS_latency,14324926,Verilog,NetFPGA_Testing_NIPS_latency,42016,0,2013-11-12 07:02:03+00:00,[],None
385,https://github.com/aspensmonster-school/ee4352-cmos-vlsi.git,2013-11-15 20:48:05+00:00,CMOS VLSI Design with Dr. Aslan Fall 2013 ; Final project 4-bit ALU.,0,aspensmonster-school/ee4352-cmos-vlsi,14434777,Verilog,ee4352-cmos-vlsi,168,0,2023-07-31 17:56:41+00:00,[],None
386,https://github.com/ericwestman/PipelinedCPU.git,2013-12-03 18:45:04+00:00,,0,ericwestman/PipelinedCPU,14902439,Verilog,PipelinedCPU,3832,0,2013-12-19 04:27:19+00:00,[],None
387,https://github.com/TM90/VerilogExercise.git,2013-11-22 13:08:41+00:00,Verilog Exercises for University,0,TM90/VerilogExercise,14618050,Verilog,VerilogExercise,564,0,2014-01-28 10:56:01+00:00,[],None
388,https://github.com/esmusssein/SNU-dsd.git,2013-11-23 05:34:52+00:00,For 2013 digital system design in SNU.,0,esmusssein/SNU-dsd,14637111,Verilog,SNU-dsd,4524,0,2015-11-12 20:11:56+00:00,[],None
389,https://github.com/nhhntr/MipsPipe.git,2014-05-01 01:13:30+00:00,Mips Pipeline,0,nhhntr/MipsPipe,19332308,Verilog,MipsPipe,1572,0,2014-05-08 05:05:14+00:00,[],None
390,https://github.com/vkorehov/cncfpga.git,2014-05-11 09:19:50+00:00,,1,vkorehov/cncfpga,19662613,Verilog,cncfpga,4496,0,2014-05-16 23:54:49+00:00,[],None
391,https://github.com/cms-tamu/CSC_GEM_Emulator_fw_code.git,2014-05-02 20:41:58+00:00,CSC GEM Emulator Firmware Code,3,cms-tamu/CSC_GEM_Emulator_fw_code,19388037,Verilog,CSC_GEM_Emulator_fw_code,276,0,2014-05-23 16:11:13+00:00,[],None
392,https://github.com/Fireflies88/TOE_init.git,2014-05-05 14:31:45+00:00,Initial Connection,0,Fireflies88/TOE_init,19458730,Verilog,TOE_init,140,0,2014-05-06 03:23:37+00:00,[],None
393,https://github.com/tutu3519/WritebackTest.git,2014-04-10 22:33:20+00:00, used to learn how to use github,0,tutu3519/WritebackTest,18654190,Verilog,WritebackTest,124,0,2014-04-10 22:35:10+00:00,[],None
394,https://github.com/anthonyaje/CO-HW-5.git,2013-12-19 18:17:17+00:00,,0,anthonyaje/CO-HW-5,15319115,Verilog,CO-HW-5,25248,0,2013-12-23 15:54:37+00:00,[],None
395,https://github.com/ayushmaanbhav/cpu32bit.git,2013-09-26 23:40:45+00:00,implementation of 32 bit CPU in Verilog,0,ayushmaanbhav/cpu32bit,13136965,Verilog,cpu32bit,116,0,2013-10-10 04:18:08+00:00,[],https://api.github.com/licenses/mit
396,https://github.com/Beastmaster/Verilog_Prj.git,2013-10-10 14:55:22+00:00,Mainly for Verilog Project,0,Beastmaster/Verilog_Prj,13474403,Verilog,Verilog_Prj,34840,0,2019-02-23 06:57:41+00:00,[],None
397,https://github.com/shreyas19881988/ARM_PROCESSOR.git,2013-09-27 20:09:34+00:00,,1,shreyas19881988/ARM_PROCESSOR,13160066,Verilog,ARM_PROCESSOR,184,0,2013-10-03 22:47:43+00:00,[],None
398,https://github.com/tunam2000/NetFPGA_Testing_NIPS_main.git,2013-11-12 06:51:04+00:00,,0,tunam2000/NetFPGA_Testing_NIPS_main,14324826,Verilog,NetFPGA_Testing_NIPS_main,41808,0,2013-11-12 07:45:37+00:00,[],
399,https://github.com/issacnitin/pyFun.git,2013-11-15 09:15:57+00:00,,0,issacnitin/pyFun,14419964,Verilog,pyFun,1,0,2019-01-08 10:53:20+00:00,[],None
400,https://github.com/ayoosh/forbidden_architecture.git,2014-02-13 22:40:57+00:00,Main repository. Sub repositories to be integrated here. ,1,ayoosh/forbidden_architecture,16819769,Verilog,forbidden_architecture,157244,0,2014-05-13 19:36:38+00:00,[],None
401,https://github.com/jasteve4/ECE520Project.git,2014-02-04 04:47:47+00:00,Project for ECE 520 ,0,jasteve4/ECE520Project,16502577,Verilog,ECE520Project,3112,0,2017-08-23 16:02:12+00:00,[],None
402,https://github.com/joyqul/CO.git,2014-03-26 12:17:31+00:00,Computer Orgnization,0,joyqul/CO,18136926,Verilog,CO,1072,0,2014-06-17 10:50:50+00:00,[],None
403,https://github.com/c-day/hardwares.git,2014-02-18 16:10:41+00:00,,0,c-day/hardwares,16954840,Verilog,hardwares,3740,0,2014-08-08 17:18:54+00:00,[],None
404,https://github.com/arunkumarcea/traffic_controller_fsm.git,2014-03-16 12:50:25+00:00,traffic controller,0,arunkumarcea/traffic_controller_fsm,17799179,Verilog,traffic_controller_fsm,644,0,2014-04-29 09:11:20+00:00,[],None
405,https://github.com/blackjackfruit/Demo_BlinkingLight.git,2014-03-01 02:25:43+00:00,FPGA Basys2 board blinking a few lights using the clock and counter.,0,blackjackfruit/Demo_BlinkingLight,17305886,Verilog,Demo_BlinkingLight,132,0,2014-04-19 09:00:11+00:00,[],None
406,https://github.com/jdileo4/Architecture_Project_2.git,2014-04-08 21:23:42+00:00,,0,jdileo4/Architecture_Project_2,18575474,Verilog,Architecture_Project_2,164,0,2014-05-06 05:19:58+00:00,[],None
407,https://github.com/junjuew/looper.git,2014-04-06 19:34:30+00:00,Out-of-order Superscalar Processor with Hardware Loop Unrolling,0,junjuew/looper,18497514,Verilog,looper,5623,0,2020-05-07 16:26:13+00:00,[],None
408,https://github.com/dstamoulis/anonymous-dinosaurs.git,2013-10-25 00:26:23+00:00,IntroVLSI Project @ McGill,4,dstamoulis/anonymous-dinosaurs,13847835,Verilog,anonymous-dinosaurs,6913,0,2013-12-03 17:16:37+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/billyuqizhang/SDRAM.git,2013-09-30 01:56:01+00:00,,0,billyuqizhang/SDRAM,13203838,Verilog,SDRAM,124,0,2013-09-30 18:47:11+00:00,[],None
410,https://github.com/xiaoyang2012/utraModule.git,2013-10-30 08:05:11+00:00,,0,xiaoyang2012/utraModule,13980632,Verilog,utraModule,2124,0,2013-11-21 05:59:47+00:00,[],None
411,https://github.com/csc-fw/alct_fw_code.git,2013-08-29 17:56:29+00:00,Source code for the ALCT firmware,0,csc-fw/alct_fw_code,12467202,Verilog,alct_fw_code,276,0,2014-02-13 02:59:23+00:00,[],None
412,https://github.com/cmbuck/ELEC-326-Hwk4.git,2013-12-04 04:04:47+00:00,Verilog register file implementation,0,cmbuck/ELEC-326-Hwk4,14914002,Verilog,ELEC-326-Hwk4,104,0,2014-02-04 02:43:46+00:00,[],None
413,https://github.com/ksksue/moemoe.git,2013-11-30 07:50:31+00:00,moemoe tsun dere,0,ksksue/moemoe,14817284,Verilog,moemoe,108,0,2013-12-04 07:56:43+00:00,[],https://api.github.com/licenses/mit
414,https://github.com/piecioshka/tec-lab-4.git,2013-11-22 22:24:14+00:00,"Exercises for fourth lesson on subject: ""Technika cyfrowa""",0,piecioshka/tec-lab-4,14631036,Verilog,tec-lab-4,124,0,2013-11-24 18:03:25+00:00,[],None
415,https://github.com/charlesbmi/Lab4.git,2014-02-28 00:18:11+00:00,,0,charlesbmi/Lab4,17270010,Verilog,Lab4,592,0,2014-03-13 05:16:59+00:00,[],None
416,https://github.com/trevorhill/Pixel_perfect.git,2013-12-02 10:14:14+00:00,Processor implemented on FPGA for use in an image processing application.,1,trevorhill/Pixel_perfect,14859102,Verilog,Pixel_perfect,7024,0,2013-12-02 10:26:13+00:00,[],None
417,https://github.com/boffinnm/test.git,2013-12-19 20:01:57+00:00,,0,boffinnm/test,15321452,Verilog,test,10880,0,2014-04-19 12:04:50+00:00,[],None
418,https://github.com/code-ronin/CPU_Project.git,2013-12-23 00:33:04+00:00,Verilog CPU project,0,code-ronin/CPU_Project,15384573,Verilog,CPU_Project,108,0,2014-02-07 07:42:56+00:00,[],None
419,https://github.com/patman16/362pipeline.git,2014-03-02 21:21:36+00:00,final pipeline processor design,0,patman16/362pipeline,17347189,Verilog,362pipeline,7684,0,2014-03-20 00:33:14+00:00,[],None
420,https://github.com/pvineet/Sudoku-solver.git,2014-04-06 18:15:44+00:00,A hardware sudoku solver,0,pvineet/Sudoku-solver,18495834,Verilog,Sudoku-solver,172,0,2014-04-21 16:21:08+00:00,[],None
421,https://github.com/blackjackfruit/Counter_Digit.git,2014-03-30 21:03:35+00:00,"When the user presses a button on the Basys2 board, the numbers 0-9 in both binary and cathodes is displayed on the board.  Written in Verilog.",0,blackjackfruit/Counter_Digit,18273776,Verilog,Counter_Digit,120,0,2014-04-16 03:59:26+00:00,[],None
422,https://github.com/clovisf/Lab4_EECE353.git,2014-02-27 07:02:59+00:00,EECE353 Lab4,0,clovisf/Lab4_EECE353,17239904,Verilog,Lab4_EECE353,164,0,2014-03-13 19:05:20+00:00,[],None
423,https://github.com/rhodeser/tunnel-vision.git,2014-02-27 07:32:06+00:00,FPGA implementation of a tunnel racing game,0,rhodeser/tunnel-vision,17240617,Verilog,tunnel-vision,18788,0,2014-03-21 04:44:42+00:00,[],None
424,https://github.com/bmms/bmms1.git,2014-02-27 00:12:55+00:00,bmms project,0,bmms/bmms1,17230619,Verilog,bmms1,236,0,2014-03-17 16:05:54+00:00,[],None
425,https://github.com/tugrazbac/RO_VERILOG.git,2014-03-09 14:42:41+00:00,,0,tugrazbac/RO_VERILOG,17566285,Verilog,RO_VERILOG,228,0,2016-09-10 14:14:46+00:00,[],None
426,https://github.com/blackjackfruit/Four_Number_Display.git,2014-03-11 02:32:21+00:00,Basys2 board using Verilog to display the numbers 4321.,0,blackjackfruit/Four_Number_Display,17615936,Verilog,Four_Number_Display,100,0,2014-03-11 02:36:07+00:00,[],None
427,https://github.com/lucasbrasilino/packet_capture.git,2014-03-18 20:49:46+00:00,Packet Capture pcore for NetFPGA 10G,2,lucasbrasilino/packet_capture,17881507,Verilog,packet_capture,240,0,2014-04-16 21:49:18+00:00,[],None
428,https://github.com/bojankumari/tor.git,2014-05-20 14:29:33+00:00,,0,bojankumari/tor,19984149,Verilog,tor,12140,0,2014-05-22 11:32:07+00:00,[],None
429,https://github.com/paramoecium/ICSLab_2048.git,2014-05-03 15:39:44+00:00,,0,paramoecium/ICSLab_2048,19406151,Verilog,ICSLab_2048,188,0,2014-05-21 02:58:43+00:00,[],None
430,https://github.com/tfiwits/simple-alu.git,2014-05-03 08:51:38+00:00,,0,tfiwits/simple-alu,19399133,Verilog,simple-alu,140,0,2014-05-03 09:19:07+00:00,[],None
431,https://github.com/fisherdj/avgai.git,2014-05-21 10:07:14+00:00,A VGA Implementation,1,fisherdj/avgai,20016915,Verilog,avgai,5226,0,2017-12-08 12:03:32+00:00,[],https://api.github.com/licenses/gpl-3.0
432,https://github.com/antal9436/fec-correction.git,2014-04-25 14:37:12+00:00,,1,antal9436/fec-correction,19149204,Verilog,fec-correction,1546,0,2015-12-19 10:37:18+00:00,[],None
433,https://github.com/hmms/EE272_SoC.git,2013-11-07 05:37:55+00:00,,0,hmms/EE272_SoC,14195244,Verilog,EE272_SoC,104,0,2013-11-23 21:50:50+00:00,[],None
434,https://github.com/tsunamiboat/netburner-examples.git,2013-11-26 16:56:22+00:00,Online storage space for work in progress examples for use on the Netburner platform,0,tsunamiboat/netburner-examples,14723162,Verilog,netburner-examples,12,0,2020-08-03 22:16:11+00:00,[],None
435,https://github.com/tonypro17/ECE473_Project.git,2013-11-08 14:20:14+00:00,"ECE 473 Final Project, Tony Provencal and Ian Bouffard ",0,tonypro17/ECE473_Project,14234746,Verilog,ECE473_Project,91668,0,2013-12-22 00:18:34+00:00,[],None
436,https://github.com/cqd123123/COCO.git,2013-12-09 14:13:27+00:00,,0,cqd123123/COCO,15049008,Verilog,COCO,140,0,2013-12-09 14:15:07+00:00,[],None
437,https://github.com/vincepmartin/embeddedLab.git,2014-02-08 22:54:24+00:00,Verilog projects for embedded lab.,1,vincepmartin/embeddedLab,16655071,Verilog,embeddedLab,250784,0,2015-01-02 20:23:23+00:00,[],None
438,https://github.com/joeferner/fpga-vga.git,2014-02-08 19:32:18+00:00,VGA device,0,joeferner/fpga-vga,16651217,Verilog,fpga-vga,176,0,2014-02-08 19:34:03+00:00,[],None
439,https://github.com/roman3017/ducking-octo-archer.git,2014-02-10 20:50:29+00:00,,0,roman3017/ducking-octo-archer,16708890,Verilog,ducking-octo-archer,1404,0,2014-02-23 17:50:45+00:00,[],https://api.github.com/licenses/gpl-2.0
440,https://github.com/tomxuetoy/FPGA_led.git,2014-01-01 07:41:56+00:00,a test case for my DIGIASIC board,0,tomxuetoy/FPGA_led,15561775,Verilog,FPGA_led,516,0,2014-01-01 07:46:34+00:00,[],None
441,https://github.com/gmagazzu/test.git,2014-01-28 09:45:23+00:00,,0,gmagazzu/test,16307752,Verilog,test,128,0,2014-04-14 14:58:27+00:00,[],None
442,https://github.com/hmms/EE287_lwmac.git,2013-10-24 00:07:50+00:00,Low Level Wireless mac for ee287 final project under Morris Jones,0,hmms/EE287_lwmac,13818302,Verilog,EE287_lwmac,112,0,2013-11-12 04:31:53+00:00,[],
443,https://github.com/yny/eecs573.git,2013-10-26 23:34:13+00:00,573 project,0,yny/eecs573,13892874,Verilog,eecs573,4380,0,2013-12-12 01:16:34+00:00,[],None
444,https://github.com/tomxuetoy/FPGA_LedModules.git,2013-09-06 16:21:24+00:00,FPGA: to show a basic verilog program which contains several modules,0,tomxuetoy/FPGA_LedModules,12648712,Verilog,FPGA_LedModules,740,0,2013-10-20 10:27:29+00:00,[],None
445,https://github.com/joneshf/ECS154A.git,2013-10-15 01:19:49+00:00,,0,joneshf/ECS154A,13577586,Verilog,ECS154A,9023,0,2015-11-17 17:05:28+00:00,[],None
446,https://github.com/AdalbertoCq/MMP.-Mobile.Multimedia.Processor-.modifications.using.RTL.Techniques.on.power.reduction.git,2013-10-27 18:55:12+00:00,,0,AdalbertoCq/MMP.-Mobile.Multimedia.Processor-.modifications.using.RTL.Techniques.on.power.reduction,13908213,Verilog,MMP.-Mobile.Multimedia.Processor-.modifications.using.RTL.Techniques.on.power.reduction,1508,0,2013-10-27 19:07:10+00:00,[],None
447,https://github.com/xatier/COlab2.git,2013-10-27 16:53:58+00:00,"computer organization homework lab2, a simple single cpu",0,xatier/COlab2,13904937,Verilog,COlab2,600,0,2014-01-05 14:57:07+00:00,[],None
448,https://github.com/KeaMedes/Pipeline-MIPS-CPU.git,2014-03-20 08:07:55+00:00,A 5-level pipeline mips cpu with 32 instrucitons supported,0,KeaMedes/Pipeline-MIPS-CPU,17934982,Verilog,Pipeline-MIPS-CPU,2440,0,2014-03-20 09:08:41+00:00,[],None
449,https://github.com/jtang120/ECE_111_RLE.git,2014-05-05 00:17:54+00:00,James Tang and Dennis Shen create a RLE encoder.,0,jtang120/ECE_111_RLE,19439315,Verilog,ECE_111_RLE,22024,0,2014-05-05 20:37:50+00:00,[],None
450,https://github.com/albert-magyar/xil_dreamer.git,2014-05-22 00:43:46+00:00,,0,albert-magyar/xil_dreamer,20042424,Verilog,xil_dreamer,844,0,2014-05-22 01:12:51+00:00,[],None
451,https://github.com/vkorehov/modelsim.git,2014-05-08 19:04:17+00:00,,1,vkorehov/modelsim,19585379,Verilog,modelsim,280,0,2014-05-08 23:52:37+00:00,[],None
452,https://github.com/sammsiontir/SuperErnie.git,2014-05-05 19:19:13+00:00,,1,sammsiontir/SuperErnie,19468046,Verilog,SuperErnie,44204,0,2016-01-10 09:54:42+00:00,[],None
453,https://github.com/tyfried/iccad14.git,2014-05-05 16:19:38+00:00,,0,tyfried/iccad14,19462366,Verilog,iccad14,23052,0,2015-02-07 16:24:42+00:00,[],None
454,https://github.com/monotone-RK/fifo.git,2014-02-06 19:43:44+00:00,,0,monotone-RK/fifo,16591284,Verilog,fifo,10,0,2017-12-07 15:25:47+00:00,[],https://api.github.com/licenses/mit
455,https://github.com/pg1770/SPI_WishBone_RA.git,2014-04-12 12:06:58+00:00,Simulated Wishbone Bus Signals control Microchip SPI RAM model ,0,pg1770/SPI_WishBone_RA,18703199,Verilog,SPI_WishBone_RA,460,0,2014-05-04 13:08:02+00:00,[],None
456,https://github.com/venomouse/VHDL_code.git,2014-04-10 20:35:47+00:00,,0,venomouse/VHDL_code,18650954,Verilog,VHDL_code,160,0,2014-06-07 12:06:49+00:00,[],None
457,https://github.com/wang9262/WLArkanoid.git,2014-03-10 11:32:24+00:00,,1,wang9262/WLArkanoid,17590615,Verilog,WLArkanoid,57016,0,2021-11-09 06:32:47+00:00,[],None
458,https://github.com/AudreyP/falcon-spartan6.git,2014-01-31 07:26:21+00:00,Update of Falcon for Spartan6 FPGA,0,AudreyP/falcon-spartan6,16402193,Verilog,falcon-spartan6,904,0,2014-05-01 02:02:38+00:00,[],None
459,https://github.com/miguelfrde/practicas-arch-comp.git,2014-02-20 22:24:27+00:00,"Coursework for ""Computer architecture"" course at ITESO, Spring 2014",0,miguelfrde/practicas-arch-comp,17037778,Verilog,practicas-arch-comp,492,0,2017-05-15 05:22:12+00:00,[],None
460,https://github.com/fengmzhu/FPGA_projects.git,2014-02-21 03:12:08+00:00,,0,fengmzhu/FPGA_projects,17044060,Verilog,FPGA_projects,192,0,2014-02-21 03:19:07+00:00,[],None
461,https://github.com/willb2/cpu_project.git,2014-04-23 16:40:12+00:00,,0,willb2/cpu_project,19077339,Verilog,cpu_project,300,0,2014-05-05 17:13:50+00:00,[],None
462,https://github.com/Hirokuzu/eece355lab4.git,2014-03-04 07:09:00+00:00,,0,Hirokuzu/eece355lab4,17393473,Verilog,eece355lab4,120,0,2014-04-16 13:59:21+00:00,[],None
463,https://github.com/maninya/fpga_risc_proc.git,2013-09-25 20:04:39+00:00,32-bit RISC Processor in Verilog,1,maninya/fpga_risc_proc,13104069,Verilog,fpga_risc_proc,316,0,2013-10-10 04:21:50+00:00,[],None
464,https://github.com/pmkenned/engima.git,2013-10-07 02:23:31+00:00,An enigma machine implementation for the FPGA.,0,pmkenned/engima,13373507,Verilog,engima,108,0,2013-10-07 02:24:42+00:00,[],None
465,https://github.com/peterwudi/conveng.git,2013-10-01 02:07:45+00:00,,0,peterwudi/conveng,13232631,Verilog,conveng,148,0,2014-06-30 20:29:19+00:00,[],None
466,https://github.com/piecioshka/tec-lab-5.git,2013-11-24 17:55:32+00:00,"Exercises for fifth lesson on subject: ""Technika cyfrowa""",0,piecioshka/tec-lab-5,14665995,Verilog,tec-lab-5,100,0,2014-01-21 21:20:17+00:00,[],None
467,https://github.com/cwillison94/2da4-project.git,2013-11-20 05:58:30+00:00,,0,cwillison94/2da4-project,14548123,Verilog,2da4-project,112,0,2014-01-15 01:29:38+00:00,[],None
468,https://github.com/ashleyjr/ELEC6010-Digital_IC_Design.git,2013-10-24 21:21:14+00:00,4th year university course,0,ashleyjr/ELEC6010-Digital_IC_Design,13844718,Verilog,ELEC6010-Digital_IC_Design,556,0,2015-10-24 10:10:46+00:00,[],None
469,https://github.com/schuylersg/FDA_LED_test.git,2013-12-22 18:07:53+00:00,,1,schuylersg/FDA_LED_test,15379789,Verilog,FDA_LED_test,112,0,2013-12-26 22:32:28+00:00,[],None
470,https://github.com/elic-eon/CO_lab5.git,2014-01-06 07:15:56+00:00,,0,elic-eon/CO_lab5,15667835,Verilog,CO_lab5,492,0,2014-01-09 03:12:03+00:00,[],None
471,https://github.com/piecioshka/tec-lab-8.git,2014-01-19 12:30:23+00:00,"Exercises for eighth lesson on subject: ""Technika cyfrowa""",0,piecioshka/tec-lab-8,16045450,Verilog,tec-lab-8,136,0,2014-01-22 21:00:33+00:00,[],None
472,https://github.com/TutorialGithub/Facultate.git,2014-01-17 13:45:57+00:00,"Cursuri, proiecte din timpul facultatii",0,TutorialGithub/Facultate,16000711,,Facultate,1996,0,2014-01-17 14:15:01+00:00,[],None
473,https://github.com/peterwudi/tage.git,2014-05-04 21:24:58+00:00,,0,peterwudi/tage,19436476,Verilog,tage,284,0,2014-06-30 20:27:55+00:00,[],None
474,https://github.com/Hooligan-0/ek-fpga_miniterm.git,2014-04-25 13:39:31+00:00,VGA terminal emulator based on EK-120099 FPGA module,0,Hooligan-0/ek-fpga_miniterm,19147211,Verilog,ek-fpga_miniterm,544,0,2015-07-04 07:32:48+00:00,[],None
475,https://github.com/nctu-homeworks/CO-Lab4.git,2014-04-27 13:07:54+00:00,The lab4 assignment of the course of computer organization.,1,nctu-homeworks/CO-Lab4,19204421,Verilog,CO-Lab4,168,0,2023-01-28 20:39:10+00:00,[],None
476,https://github.com/julianodb/dasd_tarea1.git,2014-04-28 19:27:38+00:00,Tarea 1 Diseño Avanzado de Sistemas Digitales 2014,0,julianodb/dasd_tarea1,19251074,Verilog,dasd_tarea1,2708,0,2014-04-28 19:30:27+00:00,[],None
477,https://github.com/07adnan/Memory_architecture_for_NIDS_using_FPGA.git,2013-10-01 13:43:47+00:00,,0,07adnan/Memory_architecture_for_NIDS_using_FPGA,13244955,Verilog,Memory_architecture_for_NIDS_using_FPGA,344,0,2017-03-03 02:54:11+00:00,[],None
478,https://github.com/jordenh/LaserSharknado.git,2013-09-11 00:21:12+00:00,#YOLOSharks,1,jordenh/LaserSharknado,12743779,Verilog,LaserSharknado,142212,0,2013-10-01 22:40:17+00:00,[],None
479,https://github.com/sheepsleep/Verilog-HDL-design-and-training.git,2013-09-10 05:40:06+00:00,Verilog HDL design and training,1,sheepsleep/Verilog-HDL-design-and-training,12721229,Verilog,Verilog-HDL-design-and-training,106376,0,2013-12-31 06:16:00+00:00,[],None
480,https://github.com/arthurgerbelli/ECE3710.git,2013-12-11 19:22:17+00:00,,0,arthurgerbelli/ECE3710,15116610,Verilog,ECE3710,108,0,2013-12-11 21:58:30+00:00,[],None
481,https://github.com/boy69162000/COlab5.git,2013-12-12 16:42:58+00:00,NCTUCS Computer Organization Lab 5,1,boy69162000/COlab5,15141552,Verilog,COlab5,1028,0,2013-12-23 11:34:48+00:00,[],None
482,https://github.com/t-crest/bluetree.git,2013-12-17 19:36:08+00:00,Bluetree is the time-predictable memory NoC,1,t-crest/bluetree,15263997,Verilog,bluetree,700,0,2014-10-08 16:15:27+00:00,[],None
483,https://github.com/yukiokaka/Experiment9_Oneseg.git,2013-12-25 08:53:36+00:00,,0,yukiokaka/Experiment9_Oneseg,15432467,Verilog,Experiment9_Oneseg,33680,0,2014-01-14 05:32:02+00:00,[],None
484,https://github.com/Bike/outlying_circuitry.git,2013-12-11 01:34:35+00:00,,0,Bike/outlying_circuitry,15094983,Verilog,outlying_circuitry,104,0,2013-12-11 01:39:56+00:00,[],None
485,https://github.com/ayoosh/901min1.git,2014-01-25 17:35:26+00:00,901 Miniproj1,0,ayoosh/901min1,16235937,Verilog,901min1,1912,0,2014-02-02 20:47:35+00:00,[],None
486,https://github.com/pmkenned/pong.git,2013-10-07 02:17:20+00:00,A simple pong game for an FPGA.,0,pmkenned/pong,13373422,Verilog,pong,112,0,2013-10-07 02:22:29+00:00,[],None
487,https://github.com/elic-eon/co_simple_single_cpu.git,2013-11-19 03:44:30+00:00,,0,elic-eon/co_simple_single_cpu,14513365,Verilog,co_simple_single_cpu,452,0,2013-11-19 04:01:28+00:00,[],None
488,https://github.com/patrick-samy/ace.git,2013-11-21 16:54:45+00:00,HDL designs for ace ,0,patrick-samy/ace,14593708,Verilog,ace,164,0,2014-05-16 23:00:12+00:00,[],https://api.github.com/licenses/mit
489,https://github.com/fltermare/CO-HW.git,2013-11-25 14:03:27+00:00,Computer Organization Homework,1,fltermare/CO-HW,14687095,Verilog,CO-HW,304,0,2014-06-05 15:52:19+00:00,[],None
490,https://github.com/Disasm/amber-arm.git,2014-02-06 11:52:28+00:00,Amber ARM-compatible core,0,Disasm/amber-arm,16577816,Verilog,amber-arm,12848,0,2014-02-09 19:49:15+00:00,[],None
491,https://github.com/n02293588/EGC450-DSD-LockSystemFinal.git,2014-03-28 22:25:40+00:00,DSD Final - Lock/Unlock System,0,n02293588/EGC450-DSD-LockSystemFinal,18228338,Verilog,EGC450-DSD-LockSystemFinal,444,0,2014-03-28 22:40:07+00:00,[],None
492,https://github.com/dimant/logic_analyser.git,2013-10-11 21:06:24+00:00,,0,dimant/logic_analyser,13509697,Verilog,logic_analyser,156,0,2013-10-25 22:42:51+00:00,[],None
493,https://github.com/noXi89/Nachrichten.git,2013-11-11 15:01:03+00:00,VHDL Project,0,noXi89/Nachrichten,14303873,Verilog,Nachrichten,11680,0,2014-01-13 13:28:22+00:00,[],None
494,https://github.com/monotone-RK/uart.git,2013-11-10 16:43:34+00:00,,1,monotone-RK/uart,14279885,Verilog,uart,236,0,2014-06-19 15:27:35+00:00,[],None
495,https://github.com/mkelessoglou/6.111.git,2013-11-03 18:49:46+00:00,,0,mkelessoglou/6.111,14091004,Verilog,6.111,28900,0,2013-12-09 22:04:28+00:00,[],None
496,https://github.com/Mucii/CS398.git,2013-10-27 02:32:19+00:00,MPs/Labs from CS398,2,Mucii/CS398,13894589,Verilog,CS398,160,0,2015-02-14 16:08:00+00:00,[],None
497,https://github.com/tgmerge/arch-mulcpu.git,2014-03-27 16:46:13+00:00,"multicycle/pipeline cpu for computer architecture course, Zju",0,tgmerge/arch-mulcpu,18183449,Verilog,arch-mulcpu,16420,0,2020-12-14 02:21:52+00:00,[],None
498,https://github.com/sham1810/lzss.git,2014-04-07 21:53:06+00:00,lzss decompression engine,0,sham1810/lzss,18535815,Verilog,lzss,140,0,2014-04-07 22:23:08+00:00,[],None
499,https://github.com/hotwinter/T3MAPS-1.git,2014-03-21 09:17:30+00:00,The firmware code for the ATLYS dev board to control T3MAPS,2,hotwinter/T3MAPS-1,17974388,Verilog,T3MAPS-1,168,0,2021-04-25 21:50:01+00:00,[],None
500,https://github.com/SDNTHU/SDN.git,2014-04-12 14:34:19+00:00,,0,SDNTHU/SDN,18706001,Verilog,SDN,678,0,2021-11-22 03:03:43+00:00,[],None
501,https://github.com/oopsitmelted/VectorGen.git,2013-11-28 04:47:52+00:00,Atari Asteroids arcade game vector graphics generator implemented using an FPGA and custom DAC board,0,oopsitmelted/VectorGen,14768019,Verilog,VectorGen,240,0,2016-09-23 00:19:18+00:00,[],None
502,https://github.com/openbox00/Digital-IC-design.git,2013-12-13 10:46:23+00:00,Digital IC design homework,0,openbox00/Digital-IC-design,15161295,Verilog,Digital-IC-design,16020,0,2014-01-13 09:24:35+00:00,[],
503,https://github.com/ujouhari/SoC-Lab-3.git,2014-01-30 00:43:12+00:00,Lab 3 files,0,ujouhari/SoC-Lab-3,16364447,Verilog,SoC-Lab-3,132,0,2014-01-30 01:05:26+00:00,[],None
504,https://github.com/jchang3/accel_pen.git,2014-02-14 22:30:30+00:00,Accelerometer Pen,0,jchang3/accel_pen,16851296,Verilog,accel_pen,197468,0,2014-04-09 20:39:02+00:00,[],None
505,https://github.com/pravincore/AsyncARM.git,2014-02-03 02:41:10+00:00,This is an opensource repository for the source code of asynchronous implementation of an arm core.,1,pravincore/AsyncARM,16468437,Verilog,AsyncARM,1550,0,2014-05-07 02:56:40+00:00,[],None
506,https://github.com/JoyHsu/ARM.git,2014-04-29 13:47:11+00:00,,1,JoyHsu/ARM,19278010,Verilog,ARM,116,0,2014-04-29 15:52:38+00:00,[],None
507,https://github.com/tmprajwal/iADC.git,2014-03-05 22:17:06+00:00,Project8: Verilog scripts for iADC (roach1) + Python run scripts,1,tmprajwal/iADC,17457256,Verilog,iADC,6904,0,2014-05-13 10:45:26+00:00,[],None
508,https://github.com/maverix89/AHSD-Project1.git,2014-02-22 05:21:32+00:00,,0,maverix89/AHSD-Project1,17078773,Verilog,AHSD-Project1,136,0,2014-02-26 03:14:17+00:00,[],None
509,https://github.com/chrisfrederickson/verilog-stopwatch.git,2013-11-24 06:55:51+00:00,A basic verilog stopwatch designed for the Altera DE2 board.,1,chrisfrederickson/verilog-stopwatch,14657119,Verilog,verilog-stopwatch,120,0,2021-06-06 22:07:38+00:00,[],https://api.github.com/licenses/mit
510,https://github.com/lizhizhou/arm.git,2014-05-17 04:09:18+00:00,soft arm core,0,lizhizhou/arm,19878088,Verilog,arm,152,0,2014-07-20 09:58:28+00:00,[],None
511,https://github.com/vkorehov/synthesis.git,2014-05-08 22:02:07+00:00,,1,vkorehov/synthesis,19590426,Verilog,synthesis,264,0,2014-05-20 08:16:31+00:00,[],None
512,https://github.com/willschellhornrv/test.git,2014-05-11 23:04:15+00:00,fpga prime finder,0,willschellhornrv/test,19679779,Verilog,test,700,0,2014-05-11 23:04:49+00:00,[],None
513,https://github.com/programmermagazine/201309.git,2013-08-29 01:30:54+00:00,程式人雜誌 2013 年 9 月號,0,programmermagazine/201309,12448698,Verilog,201309,15392,0,2013-11-26 00:31:14+00:00,[],None
514,https://github.com/sdedhia/Project2.git,2013-10-08 07:53:48+00:00,Router,0,sdedhia/Project2,13407013,Verilog,Project2,884,0,2015-01-08 08:10:43+00:00,[],None
515,https://github.com/gxliu/orpsoc-plus.git,2014-01-22 14:18:38+00:00,,0,gxliu/orpsoc-plus,16141184,Verilog,orpsoc-plus,2440,0,2019-06-02 17:56:52+00:00,[],None
516,https://github.com/ujouhari/SoC-Lab-2.git,2014-01-29 09:41:05+00:00,,0,ujouhari/SoC-Lab-2,16340625,Verilog,SoC-Lab-2,108,0,2014-01-29 09:44:57+00:00,[],None
517,https://github.com/rudymiked/ee480.git,2014-02-16 21:49:19+00:00,Processor Design,0,rudymiked/ee480,16894992,Verilog,ee480,544,0,2014-05-05 13:37:08+00:00,[],None
518,https://github.com/hboortz/UnicycleLights.git,2013-12-19 18:54:32+00:00,FPGA programmed unicycle lights,0,hboortz/UnicycleLights,15319897,Verilog,UnicycleLights,108,0,2013-12-20 04:06:16+00:00,[],None
519,https://github.com/Gabotero/UHD.git,2013-12-07 13:18:43+00:00,,0,Gabotero/UHD,15005921,Verilog,UHD,8292,0,2013-12-07 13:33:15+00:00,[],None
520,https://github.com/PJayChen/Digital_IC_Design_HW4.git,2013-12-26 06:53:09+00:00,,0,PJayChen/Digital_IC_Design_HW4,15447553,Verilog,Digital_IC_Design_HW4,3404,0,2013-12-30 07:45:20+00:00,[],None
521,https://github.com/xykl/hw_labs.git,2013-09-12 02:22:32+00:00,,0,xykl/hw_labs,12772985,Verilog,hw_labs,588,0,2014-04-13 18:03:31+00:00,[],None
522,https://github.com/koji0903/FICE.git,2013-09-17 06:26:33+00:00,FICE Tools,0,koji0903/FICE,12887895,Verilog,FICE,2108,0,2013-09-17 06:33:47+00:00,[],None
523,https://github.com/monotone-RK/fibonacci.git,2014-02-01 10:50:25+00:00,,0,monotone-RK/fibonacci,16432431,Verilog,fibonacci,136,0,2014-02-03 06:15:57+00:00,[],None
524,https://github.com/xrange/DX-Ball-DE2.git,2014-03-05 20:48:17+00:00,"DX-Ball is a freeware computer game for the PC first released in 1996 by Michael P. Welch. The game, an updated version of an earlier series of Amiga games known as Megaball, is patterned after classic ball-and-paddle arcade games such as Breakout and Arkanoid. This project is done on Altera DE2 FPGA board.",0,xrange/DX-Ball-DE2,17454780,Verilog,DX-Ball-DE2,6508,0,2015-02-24 02:11:42+00:00,[],None
525,https://github.com/jorgemarsal/SocMiner.git,2013-09-30 14:59:35+00:00,,0,jorgemarsal/SocMiner,13218425,Verilog,SocMiner,27312,0,2014-01-29 23:45:38+00:00,[],None
526,https://github.com/rishirajsurti/digisys_miniproject.git,2013-11-04 17:33:23+00:00,miniproject for digital systems,0,rishirajsurti/digisys_miniproject,14118284,Verilog,digisys_miniproject,136,0,2014-04-10 12:43:58+00:00,[],None
527,https://github.com/sandipsidhu/2DA4_Final_L01.git,2013-11-05 04:36:16+00:00,Digital logic final project,2,sandipsidhu/2DA4_Final_L01,14132197,Verilog,2DA4_Final_L01,196,0,2013-11-15 00:14:47+00:00,[],None
528,https://github.com/mayank127/cs288-ping-pong.git,2013-11-06 09:05:58+00:00,VHDL ping pong game on HDMI output - spartan 6 fpga board,1,mayank127/cs288-ping-pong,14167743,Verilog,cs288-ping-pong,314,0,2015-04-09 06:36:21+00:00,[],None
529,https://github.com/squeezyphresh/AudioProject.git,2013-11-21 18:55:38+00:00,,1,squeezyphresh/AudioProject,14596566,Verilog,AudioProject,89327,0,2013-12-10 05:00:05+00:00,[],None
530,https://github.com/AdalbertoCq/Design.and.Synthesis.of.Multi-Operand.Adders.git,2013-10-27 17:30:06+00:00,,0,AdalbertoCq/Design.and.Synthesis.of.Multi-Operand.Adders,13906853,Verilog,Design.and.Synthesis.of.Multi-Operand.Adders,1800,0,2013-10-27 18:10:21+00:00,[],None
531,https://github.com/tsujamin/tsu0.git,2014-04-22 04:19:37+00:00,a mu0 implementation in verilog rtl,0,tsujamin/tsu0,19016904,Verilog,tsu0,156,0,2015-01-09 11:56:34+00:00,[],https://api.github.com/licenses/mit
532,https://github.com/peterwudi/perceptron.git,2014-03-23 19:27:42+00:00,,0,peterwudi/perceptron,18041614,Verilog,perceptron,636,0,2014-04-29 19:38:17+00:00,[],None
533,https://github.com/andreling01/ece901allocation.git,2014-03-29 20:34:29+00:00,ece 901 allocation stage for loopers,0,andreling01/ece901allocation,18250218,Verilog,ece901allocation,166,0,2014-05-09 15:28:50+00:00,[],None
534,https://github.com/hubo8918/Verilog.git,2014-03-17 04:43:54+00:00,Some Verilog Codes,0,hubo8918/Verilog,17817392,Verilog,Verilog,116,0,2014-03-17 05:07:16+00:00,[],None
535,https://github.com/chrisfrederickson/verilog-programmable-lock.git,2014-01-02 08:35:32+00:00,A programmable 10 button combination lock,0,chrisfrederickson/verilog-programmable-lock,15579276,Verilog,verilog-programmable-lock,148,0,2014-01-10 09:52:14+00:00,[],https://api.github.com/licenses/mit
536,https://github.com/anthonyaje/co_hw6.git,2014-01-03 16:58:00+00:00,last homework from Computer Organization course :),0,anthonyaje/co_hw6,15614475,Verilog,co_hw6,2244,0,2014-10-31 16:53:30+00:00,[],None
537,https://github.com/Wyliodrin/fpga.git,2014-04-04 08:56:36+00:00,,0,Wyliodrin/fpga,18433224,Verilog,fpga,196,0,2014-04-04 08:59:10+00:00,[],https://api.github.com/licenses/gpl-2.0
538,https://github.com/codeyblue/veriloglab7.git,2014-03-24 18:13:40+00:00,Lab 7 for my Computer Logic Design course in verilog,0,codeyblue/veriloglab7,18073025,Verilog,veriloglab7,100,0,2014-04-04 15:34:18+00:00,[],None
539,https://github.com/alu4216/Disenno-de-procesadores.git,2014-04-13 22:52:02+00:00,,0,alu4216/Disenno-de-procesadores,18742033,Verilog,Disenno-de-procesadores,208,0,2014-05-01 19:36:59+00:00,[],None
540,https://github.com/crotsos/firewall-nic.git,2013-09-04 10:01:44+00:00,a firewall for netfgpa 10g,1,crotsos/firewall-nic,12587692,Verilog,firewall-nic,15584,0,2013-09-29 21:19:58+00:00,[],None
541,https://github.com/DarrenStahl/FPGA-ToW.git,2013-12-06 06:03:26+00:00,,0,DarrenStahl/FPGA-ToW,14975245,Verilog,FPGA-ToW,236,0,2013-12-06 21:58:43+00:00,[],None
542,https://github.com/joyqul/D-lab.git,2013-11-23 07:30:20+00:00,,0,joyqul/D-lab,14638444,Verilog,D-lab,2072,0,2014-03-01 02:27:01+00:00,[],None
543,https://github.com/pomelyu/SingleCycleCPU.git,2013-11-27 15:01:23+00:00,NTU CA2013 project1,0,pomelyu/SingleCycleCPU,14750162,Verilog,SingleCycleCPU,180,0,2013-12-27 15:16:42+00:00,[],None
544,https://github.com/davidhodo/xilinx_ad_fmcomms1_hdl.git,2013-10-03 02:43:14+00:00,Reference design for the Analog Devices FMCOMMS1 board.,3,davidhodo/xilinx_ad_fmcomms1_hdl,13288865,Verilog,xilinx_ad_fmcomms1_hdl,19300,0,2013-12-14 00:06:09+00:00,[],None
545,https://github.com/kmclaugh/Intro_to_Logic_Design_BU.git,2013-10-16 17:51:11+00:00,Verilog labs and projects for an Intro to Logic Design class at Boston University. Includes an iRobot Figure 8 Project. Designed for the Xlinix Spartan 6 Board,0,kmclaugh/Intro_to_Logic_Design_BU,13626641,Verilog,Intro_to_Logic_Design_BU,148,0,2014-06-01 09:08:04+00:00,[],None
546,https://github.com/wvoice/Accelerators.git,2013-08-28 16:30:29+00:00,NetFPGA and other accelerator types,1,wvoice/Accelerators,12438855,Verilog,Accelerators,2320,0,2023-08-12 02:43:56+00:00,[],None
547,https://github.com/mcgettrs/E100_carrier_sense.git,2013-11-12 17:59:59+00:00,The E100 code used to implement our carrier sense experiments for Crowncom,0,mcgettrs/E100_carrier_sense,14340491,Verilog,E100_carrier_sense,139964,0,2014-01-17 13:13:38+00:00,[],None
548,https://github.com/anthonyaje/Comp_Organ.git,2013-11-16 03:06:33+00:00,,1,anthonyaje/Comp_Organ,14440628,Verilog,Comp_Organ,2234,0,2013-11-18 09:30:19+00:00,[],None
549,https://github.com/itsvivekm/DuckHunt---Altera-DE2.git,2013-11-14 06:35:18+00:00,DuckHunt is a classic game which became very popular when it was first introduced by Nintendo. This is an implementation of the game on a DE2 Board.,0,itsvivekm/DuckHunt---Altera-DE2,14387189,Verilog,DuckHunt---Altera-DE2,37458,0,2020-08-04 14:10:01+00:00,[],None
550,https://github.com/mayone/FPGA_LAB3.git,2013-12-30 06:21:37+00:00,,0,mayone/FPGA_LAB3,15521861,Verilog,FPGA_LAB3,124,0,2015-08-22 16:04:45+00:00,[],None
551,https://github.com/GorioB/113-pipeline.git,2014-03-08 05:31:07+00:00,Pipelined 32 bit modified MIPS processor for CoE 113. ,0,GorioB/113-pipeline,17535890,Verilog,113-pipeline,112,0,2014-04-18 01:40:48+00:00,[],None
552,https://github.com/Lprigara/Diseno-de-Procesadores.git,2014-03-11 10:58:16+00:00,Prácticas en Verilog de la Asignatura Diseño de Procesadores,0,Lprigara/Diseno-de-Procesadores,17627307,Verilog,Diseno-de-Procesadores,768,0,2014-03-29 17:44:50+00:00,[],None
553,https://github.com/phizaz/PongInwInw.git,2014-03-08 06:54:26+00:00,"Pong in verilog, for FPGA",0,phizaz/PongInwInw,17536994,Verilog,PongInwInw,188,0,2015-02-03 15:21:21+00:00,[],None
554,https://github.com/megamattman/Embertrail2.git,2014-02-24 18:13:48+00:00,DesignWork for embertrail,0,megamattman/Embertrail2,17145683,Verilog,Embertrail2,72204,0,2014-05-12 11:44:44+00:00,[],None
555,https://github.com/drloggers/kaccha-papad.git,2014-01-19 08:25:29+00:00,ECE 586 pdp11 midterm project,0,drloggers/kaccha-papad,16042585,Verilog,kaccha-papad,504,0,2014-02-03 09:56:15+00:00,[],None
556,https://github.com/mmmuruga/vetri.git,2014-01-27 18:23:27+00:00,,0,mmmuruga/vetri,16288040,Verilog,vetri,10696,0,2014-01-29 15:52:30+00:00,[],None
557,https://github.com/fboerman/comp_mmips.git,2014-03-18 14:57:11+00:00,computation mmips,0,fboerman/comp_mmips,17869935,Verilog,comp_mmips,120,0,2015-09-24 20:32:55+00:00,[],None
558,https://github.com/amudrow/WMP100CPLD_C15.git,2014-03-28 23:37:22+00:00,TiwiPro 3.8 WMP CPLD C15,0,amudrow/WMP100CPLD_C15,18229771,Verilog,WMP100CPLD_C15,160,0,2014-04-07 17:04:00+00:00,[],None
559,https://github.com/Fire-Angel/FRED-V-code.git,2014-04-01 15:29:30+00:00,All the verilog code for the FRED project,0,Fire-Angel/FRED-V-code,18334373,Verilog,FRED-V-code,176,0,2014-04-01 15:33:30+00:00,[],None
560,https://github.com/wxq19901210/pcpu.git,2014-04-25 01:16:23+00:00,CPU with pipeline,0,wxq19901210/pcpu,19129790,Verilog,pcpu,164,0,2014-10-09 05:52:19+00:00,[],None
561,https://github.com/east-sea/cmev.git,2014-05-14 03:05:29+00:00,cme task,0,east-sea/cmev,19764419,Verilog,cmev,4596,0,2014-05-14 10:30:11+00:00,[],None
562,https://github.com/desirajudivya/FP_ALU.git,2013-10-20 17:43:47+00:00,,0,desirajudivya/FP_ALU,13723574,Verilog,FP_ALU,768,0,2014-04-15 20:53:32+00:00,[],None
563,https://github.com/SHAQ522/ssd_ctrl.git,2013-10-23 06:28:02+00:00,804signal 2013/10/23,0,SHAQ522/ssd_ctrl,13795237,Verilog,ssd_ctrl,45832,0,2013-10-23 10:29:10+00:00,[],None
564,https://github.com/baobrien/simpstackcpu.git,2013-11-28 03:45:15+00:00,"A simple stack-based CPU and assembler. Documentation is almost nonexistent , the Assembler probably doesn't produce all correct instructions, and the cpu probably doesn't completely work.",0,baobrien/simpstackcpu,14767155,Verilog,simpstackcpu,1200,0,2013-11-28 03:55:17+00:00,[],None
565,https://github.com/harryrose/htr_simple_cpu2.git,2013-11-28 10:32:21+00:00,An attempt at writing a basic cpu using verilog.  I wrote it while I was trying to put off writing my thesis.,0,harryrose/htr_simple_cpu2,14774158,Verilog,htr_simple_cpu2,108,0,2013-11-28 10:34:38+00:00,[],None
566,https://github.com/scissor010/processors-ECE437.git,2013-09-24 18:59:28+00:00,,0,scissor010/processors-ECE437,13073751,Verilog,processors-ECE437,168,0,2013-10-16 06:13:06+00:00,[],None
567,https://github.com/nowls/uhd.git,2014-04-08 00:39:22+00:00,,0,nowls/uhd,18539777,Verilog,uhd,19568,0,2014-04-08 00:42:12+00:00,[],None
568,https://github.com/GSejas/SPIController.git,2014-05-09 06:31:15+00:00,Controller,0,GSejas/SPIController,19601500,Verilog,SPIController,672,0,2014-05-11 06:22:15+00:00,[],None
569,https://github.com/piecioshka/tec-lab-7.git,2013-12-22 12:53:25+00:00,"Exercises for seventh lesson on subject: ""Technika cyfrowa""",0,piecioshka/tec-lab-7,15375449,Verilog,tec-lab-7,128,0,2014-01-22 21:04:19+00:00,[],None
570,https://github.com/olmn/fun.git,2014-01-27 19:05:08+00:00,,0,olmn/fun,16289218,Verilog,fun,10600,0,2014-11-21 01:18:05+00:00,[],None
571,https://github.com/GohNicho/Space-Invaders-V.git,2014-03-24 05:49:39+00:00,Space Invaders implemented in Verilog,0,GohNicho/Space-Invaders-V,18052994,Verilog,Space-Invaders-V,1196,0,2014-03-25 15:44:59+00:00,[],None
572,https://github.com/ramonvasc/Lab5-EECE-353.git,2014-03-13 00:43:10+00:00,,0,ramonvasc/Lab5-EECE-353,17689462,Verilog,Lab5-EECE-353,188,0,2014-03-20 05:00:21+00:00,[],None
573,https://github.com/pmkenned/341.git,2013-10-07 02:05:44+00:00,My code for 18-341 at CMU.,0,pmkenned/341,13373260,Verilog,341,484,0,2013-10-07 02:15:47+00:00,[],None
574,https://github.com/mballance/exsoc.git,2013-10-11 16:00:48+00:00,,0,mballance/exsoc,13503229,Verilog,exsoc,128,0,2014-05-04 12:13:21+00:00,[],https://api.github.com/licenses/apache-2.0
575,https://github.com/seth-obi-msci/FPGA-Project2013.git,2013-10-10 11:53:26+00:00,,0,seth-obi-msci/FPGA-Project2013,13469887,Verilog,FPGA-Project2013,3500,0,2013-10-18 13:16:10+00:00,[],None
576,https://github.com/UncleHandsome/CO_Lab2.git,2013-10-27 10:15:45+00:00,Simple MIPS Single Cycle CPU,0,UncleHandsome/CO_Lab2,13899109,Verilog,CO_Lab2,172,0,2013-11-20 13:20:29+00:00,[],None
577,https://github.com/wrexroad/fpga_scint_reader.git,2013-09-01 16:15:12+00:00,,0,wrexroad/fpga_scint_reader,12523150,Verilog,fpga_scint_reader,780,0,2014-04-18 00:28:36+00:00,[],None
578,https://github.com/SamKhalil/4-Bit_Pixel.git,2013-10-26 12:53:34+00:00,,0,SamKhalil/4-Bit_Pixel,13883391,Verilog,4-Bit_Pixel,868,0,2013-11-18 15:45:02+00:00,[],None
579,https://github.com/awthomps/ECE111Project2.git,2014-04-28 18:36:28+00:00,,0,awthomps/ECE111Project2,19249566,Verilog,ECE111Project2,228,0,2014-05-08 04:00:11+00:00,[],None
580,https://github.com/aloisius1/SCALA.git,2014-04-29 21:39:36+00:00,first_repository,0,aloisius1/SCALA,19292394,Verilog,SCALA,152,0,2014-05-03 14:45:14+00:00,[],None
581,https://github.com/rdmnk/dd.git,2014-04-14 15:13:21+00:00,dd is just some practice,0,rdmnk/dd,18765261,Verilog,dd,164,0,2014-04-16 15:24:07+00:00,[],None
582,https://github.com/ujouhari/SoC-Lab-1.git,2014-01-29 09:08:16+00:00,,0,ujouhari/SoC-Lab-1,16340009,Verilog,SoC-Lab-1,5268,0,2014-01-29 09:30:04+00:00,[],None
583,https://github.com/grepz/EP4CE10_test.git,2014-03-02 08:36:32+00:00,EP4CE10_test is a collection of reworked examples and periph tests from OpenEP4CE10 package,1,grepz/EP4CE10_test,17334138,Verilog,EP4CE10_test,144,0,2014-03-15 17:40:06+00:00,[],None
584,https://github.com/vnsparacio/pipelined_mips_processor.git,2014-03-27 19:24:16+00:00,A pipelined MIPS processor built in verilog,0,vnsparacio/pipelined_mips_processor,18188409,Verilog,pipelined_mips_processor,2604,0,2014-03-27 19:30:38+00:00,[],None
585,https://github.com/vrytikov/fpga-tetris.git,2014-03-31 04:58:18+00:00,An fpga tetris,0,vrytikov/fpga-tetris,18282207,Verilog,fpga-tetris,164,0,2019-02-12 03:57:25+00:00,[],None
586,https://github.com/prash162/551_project.git,2014-03-31 03:08:43+00:00,,0,prash162/551_project,18280379,Verilog,551_project,1284,0,2014-04-04 07:03:48+00:00,[],None
587,https://github.com/idfubar/CS150-mips.git,2014-04-07 03:43:10+00:00,UC Berkeley CS150 Project,0,idfubar/CS150-mips,18505720,Verilog,CS150-mips,2204,0,2016-12-15 07:17:38+00:00,[],None
588,https://github.com/Assimilater/ECE2700.git,2014-05-19 06:03:48+00:00,"For historical value, verilog I wrote for ECE 2700 labs implemented on a BASYS board",0,Assimilater/ECE2700,19930796,Verilog,ECE2700,2608,0,2014-05-19 06:20:05+00:00,[],None
589,https://github.com/cyng93/pipeline.git,2014-05-31 10:08:20+00:00,,0,cyng93/pipeline,20353513,Verilog,pipeline,164,0,2014-05-31 17:41:37+00:00,[],None
590,https://github.com/kevintownsend/alfred--Convey-tutorials-.git,2014-05-09 19:38:29+00:00,This is a collection of Convey examples (currently 2) and tutorials (currently 1).,0,kevintownsend/alfred--Convey-tutorials-,19623118,Verilog,alfred--Convey-tutorials-,4200,0,2014-06-09 21:40:19+00:00,[],None
591,https://github.com/subleleks/hardware.git,2014-03-24 23:19:41+00:00,,0,subleleks/hardware,18082343,Verilog,hardware,224,0,2014-09-06 19:13:30+00:00,[],https://api.github.com/licenses/mit
592,https://github.com/csturton/wirepatch.git,2014-02-23 01:36:14+00:00,A hardware/software system for withstanding errata and malicious circuit-based vulnerabilities in processors.,0,csturton/wirepatch,17099167,Verilog,wirepatch,27736,0,2014-03-13 14:38:09+00:00,[],https://api.github.com/licenses/mit
593,https://github.com/yangzi1988/DAQ.git,2014-03-17 14:13:58+00:00,,0,yangzi1988/DAQ,17830288,Verilog,DAQ,11524,0,2014-03-17 14:14:55+00:00,[],None
594,https://github.com/AdamStillman/142_verilog_datapath.git,2014-04-23 21:54:06+00:00,The final project for CpE142. simulating a piplined data path in verilog,1,AdamStillman/142_verilog_datapath,19086953,Verilog,142_verilog_datapath,228,0,2014-05-10 00:41:15+00:00,[],None
595,https://github.com/crystalline/mini-risc16.git,2014-04-21 19:53:48+00:00,Tiny implementation of 16bit RISC cpu,0,crystalline/mini-risc16,19004929,Verilog,mini-risc16,497,0,2016-10-11 23:24:27+00:00,[],None
596,https://github.com/meggers/WISC-CVP14.git,2014-03-10 00:57:11+00:00,ECE 551 Final Project,0,meggers/WISC-CVP14,17577803,Verilog,WISC-CVP14,21799,0,2023-01-27 22:04:49+00:00,[],None
597,https://github.com/vegasmurphy/pipeline.git,2014-03-06 20:30:45+00:00,TP final arquitectura de computadoras - MIPS,0,vegasmurphy/pipeline,17491626,Verilog,pipeline,1756,0,2014-06-07 23:22:01+00:00,[],None
598,https://github.com/awthomps/ECE111Project1.git,2014-04-11 17:55:42+00:00,First Project for ECE111 hardware design course.,0,awthomps/ECE111Project1,18683516,Verilog,ECE111Project1,132,0,2014-04-16 18:40:59+00:00,[],None
599,https://github.com/code-ronin/Verilog_Repository.git,2013-12-22 23:55:32+00:00,Bits of Verilog Code I have made go here,0,code-ronin/Verilog_Repository,15384156,Verilog,Verilog_Repository,132,0,2013-12-23 00:41:12+00:00,[],None
600,https://github.com/Valakor/EE201-Text-Editor.git,2014-01-01 01:29:34+00:00,Text editor created for my EE 201 - Introduction to Digital Circuits final project.,0,Valakor/EE201-Text-Editor,15559113,Verilog,EE201-Text-Editor,124,0,2023-01-28 05:04:22+00:00,[],https://api.github.com/licenses/mit
601,https://github.com/kushagragarg/Mini_pro1.git,2014-01-30 03:06:25+00:00,,0,kushagragarg/Mini_pro1,16366969,Verilog,Mini_pro1,2464,0,2014-02-04 22:05:55+00:00,[],None
602,https://github.com/loonquawl/fermiac.git,2014-02-04 09:11:45+00:00,Experimental computer...like thing in Verilog.,0,loonquawl/fermiac,16507090,Verilog,fermiac,108,0,2014-02-20 05:42:54+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/peter-zhaojing/MIPS_processor.git,2014-02-10 02:26:48+00:00,,0,peter-zhaojing/MIPS_processor,16682013,Verilog,MIPS_processor,34424,0,2014-06-19 05:02:18+00:00,[],None
604,https://github.com/sham1810/github.git,2014-02-11 00:55:01+00:00,Working Repository for Personal Verilog Projects,0,sham1810/github,16714677,Verilog,github,200,0,2014-02-15 05:06:04+00:00,[],None
605,https://github.com/TheBeruriahIncident/active-vitals-update-system.git,2013-11-01 03:37:14+00:00,,0,TheBeruriahIncident/active-vitals-update-system,14034957,Verilog,active-vitals-update-system,8728,0,2013-12-13 19:00:54+00:00,[],None
606,https://github.com/gecemmo/verilog-led-counter.git,2013-10-05 00:25:27+00:00,"LED-counter for Nexys2 board, 1200-model, using Verilog HDL",0,gecemmo/verilog-led-counter,13337660,Verilog,verilog-led-counter,112,0,2013-10-05 13:02:27+00:00,[],None
607,https://github.com/needbmw/icarus2.git,2013-11-19 17:42:58+00:00,,0,needbmw/icarus2,14532417,Verilog,icarus2,6804,0,2013-11-19 18:06:38+00:00,[],None
608,https://github.com/edulun/BaLuGa.git,2013-10-30 20:43:28+00:00,,0,edulun/BaLuGa,13999126,Verilog,BaLuGa,2552,0,2013-12-05 01:02:46+00:00,[],None
609,https://github.com/VorobeY1326/SimpleProc.git,2013-10-08 07:16:38+00:00,Simple proc written on verilog.,0,VorobeY1326/SimpleProc,13406218,Verilog,SimpleProc,116,0,2013-12-16 18:30:29+00:00,[],None
610,https://github.com/amozoss/ece3710.git,2013-09-12 22:44:25+00:00,Design your own PC!,1,amozoss/ece3710,12796556,Verilog,ece3710,3088,0,2018-08-18 14:48:13+00:00,[],None
611,https://github.com/chiotlune/uhd.git,2013-09-02 21:28:47+00:00,UHD repository,0,chiotlune/uhd,12549423,Verilog,uhd,19596,0,2013-09-02 21:30:21+00:00,[],None
612,https://github.com/mojingliu/VLSI---Fingerprinting.git,2013-10-09 04:09:18+00:00,ECSE 548 - McGill,2,mojingliu/VLSI---Fingerprinting,13432774,Verilog,VLSI---Fingerprinting,20980,0,2013-12-04 04:56:04+00:00,[],None
613,https://github.com/programmermagazine/201310b.git,2013-10-01 05:10:55+00:00,程式人雜誌 2013 年 10 月號,0,programmermagazine/201310b,13235408,Verilog,201310b,15356,0,2013-10-01 07:29:50+00:00,[],None
614,https://github.com/jacksongod/LBMIV.git,2013-10-01 06:08:47+00:00,Memory Integrity Verification Project,0,jacksongod/LBMIV,13236189,Verilog,LBMIV,19620,0,2013-12-12 21:56:20+00:00,[],None
615,https://github.com/koj123/cpu.git,2013-10-01 09:11:34+00:00,Minimalist stack machine design in Verilog,0,koj123/cpu,13239383,Verilog,cpu,80,0,2023-04-23 04:29:55+00:00,[],None
616,https://github.com/prernaa/CPUVerilog.git,2014-04-14 18:05:40+00:00,16-Bit 5-Stage Pipelined CPU Implementation,0,prernaa/CPUVerilog,18770871,Verilog,CPUVerilog,600,0,2014-08-11 20:31:52+00:00,[],https://api.github.com/licenses/mit
617,https://github.com/Jingtian1989/mycpu.git,2014-01-17 04:50:23+00:00,,0,Jingtian1989/mycpu,15990398,Verilog,mycpu,152,0,2014-01-19 05:13:28+00:00,[],None
618,https://github.com/elsingc/SeniorDesign.git,2013-12-16 01:41:54+00:00,,1,elsingc/SeniorDesign,15214624,Verilog,SeniorDesign,22945,0,2014-03-19 03:13:29+00:00,[],None
619,https://github.com/queq/uart_tx-v3.git,2014-01-23 00:29:21+00:00,"Final version of a modified UART transmitter, written in Verilog",0,queq/uart_tx-v3,16157344,Verilog,uart_tx-v3,3108,0,2014-02-18 05:05:47+00:00,[],https://api.github.com/licenses/mit
620,https://github.com/JonasLopezMesa/verilog_EDC_Multiplicador.git,2014-02-13 15:52:52+00:00,,0,JonasLopezMesa/verilog_EDC_Multiplicador,16807929,Verilog,verilog_EDC_Multiplicador,100,0,2014-02-13 15:54:31+00:00,[],None
621,https://github.com/DougZorn/CE125VerilogLabs.git,2014-02-11 19:29:03+00:00,labs for ce 125,0,DougZorn/CE125VerilogLabs,16742429,Verilog,CE125VerilogLabs,4869,0,2014-11-11 17:40:28+00:00,[],None
622,https://github.com/vchandrasek3/ECE753.git,2014-03-22 20:15:12+00:00,,0,vchandrasek3/ECE753,18018844,Verilog,ECE753,1404,0,2014-04-28 04:16:30+00:00,[],None
623,https://github.com/rwerthman/ecen2350.git,2014-03-27 03:44:42+00:00,"Digital Logic, Spring 2014, University of Colorado Boulder",0,rwerthman/ecen2350,18163538,Verilog,ecen2350,14,0,2018-03-10 17:26:39+00:00,[],None
624,https://github.com/Jon-K92/sim_src.git,2013-10-17 23:41:13+00:00,ece201 project,0,Jon-K92/sim_src,13664008,Verilog,sim_src,440,0,2013-10-23 20:02:36+00:00,[],None
625,https://github.com/fjork3/6.111-FP.git,2013-11-22 19:13:51+00:00,,0,fjork3/6.111-FP,14626987,Verilog,6.111-FP,380,0,2013-12-11 14:04:18+00:00,[],None
626,https://github.com/sidestepism/SysEle.git,2013-12-03 07:07:42+00:00,System Electronics Experiment,0,sidestepism/SysEle,14886110,Verilog,SysEle,15344,0,2014-01-14 09:56:01+00:00,[],None
627,https://github.com/devasia1000/sdn_asic.git,2013-11-20 22:39:40+00:00,,0,devasia1000/sdn_asic,14571317,Verilog,sdn_asic,3808,0,2021-11-22 03:03:44+00:00,[],None
628,https://github.com/mathiashelsen/ARMvsFPGA.git,2014-04-08 07:36:07+00:00,,0,mathiashelsen/ARMvsFPGA,18549343,Verilog,ARMvsFPGA,16252,0,2014-04-15 05:50:34+00:00,[],None
629,https://github.com/Harryth/contador0_9999.git,2014-04-05 01:40:11+00:00,Contador manual o automático de 0 a 9999 con reset montado en una Nexys™2 Spartan-3E FPGA Board,1,Harryth/contador0_9999,18457594,Verilog,contador0_9999,116,0,2014-04-05 02:22:03+00:00,[],None
630,https://github.com/adrian-nicolau/vlsi.git,2014-03-17 20:06:55+00:00,VLSI Homework Assignments,0,adrian-nicolau/vlsi,17841577,Verilog,vlsi,4084,0,2014-05-18 10:59:06+00:00,[],None
631,https://github.com/hogansh/vga2.git,2014-03-17 23:14:21+00:00,,0,hogansh/vga2,17846871,Verilog,vga2,1316,0,2014-03-17 23:14:26+00:00,[],None
632,https://github.com/gmarkall/DE0_NANO.git,2014-05-24 11:22:40+00:00,DE0_NANO Blank project file,0,gmarkall/DE0_NANO,20127944,Verilog,DE0_NANO,128,0,2014-05-24 15:54:35+00:00,[],None
633,https://github.com/bweisnicht/ECE551.git,2014-05-23 16:03:34+00:00,ECE551 Final Project - Angle Resolver (Verilog),0,bweisnicht/ECE551,20105528,Verilog,ECE551,224,0,2014-05-23 16:04:17+00:00,[],None
634,https://github.com/toomij/DE2Labs.git,2014-05-08 12:30:31+00:00,,0,toomij/DE2Labs,19572582,Verilog,DE2Labs,744,0,2014-06-02 05:08:50+00:00,[],https://api.github.com/licenses/gpl-2.0
635,https://github.com/prernaa/CPUVerilogPhase2.git,2014-04-15 23:22:14+00:00,CPUVerilog_Phase2,0,prernaa/CPUVerilogPhase2,18819600,,CPUVerilogPhase2,500,0,2016-01-05 11:18:27+00:00,[],https://api.github.com/licenses/mit
636,https://github.com/Fire-Angel/FRED_V_Code.git,2014-04-02 12:54:10+00:00,All .v files for FRED,0,Fire-Angel/FRED_V_Code,18366284,Verilog,FRED_V_Code,192,0,2014-04-02 13:40:13+00:00,[],None
637,https://github.com/supermariogo/CA_Mips.git,2014-04-14 07:50:13+00:00,Computer Architecture Mips CPU,0,supermariogo/CA_Mips,18752575,Verilog,CA_Mips,3140,0,2015-08-05 04:41:52+00:00,[],None
638,https://github.com/epakravan/Segregate-Verilog-Game.git,2014-04-14 01:48:51+00:00,,0,epakravan/Segregate-Verilog-Game,18745129,Verilog,Segregate-Verilog-Game,116,0,2014-04-14 01:50:43+00:00,[],None
639,https://github.com/coletrain150/Verilog.git,2014-04-15 15:41:19+00:00,ECE337 Verilog,0,coletrain150/Verilog,18805686,Verilog,Verilog,3896,0,2014-04-15 16:12:50+00:00,[],None
640,https://github.com/michael-swan/Gameboy-RGB.git,2014-04-26 20:35:57+00:00,,0,michael-swan/Gameboy-RGB,19187927,Verilog,Gameboy-RGB,3,0,2021-02-26 04:00:41+00:00,[],None
641,https://github.com/rsingla92/tartarus.git,2013-10-25 00:30:29+00:00,Can you escape Tartarus?,0,rsingla92/tartarus,13847895,Verilog,tartarus,69064,0,2013-12-01 00:40:24+00:00,[],None
642,https://github.com/ECE1T6/HardwareAnimation.git,2013-11-09 22:03:18+00:00,Demonstrating verilog code to generate hardware to create a moving image kind of screensaver.,0,ECE1T6/HardwareAnimation,14265980,Verilog,HardwareAnimation,112,0,2019-01-08 23:01:36+00:00,[],None
643,https://github.com/AkashTri/DLX_multicycle.git,2013-10-29 14:37:26+00:00,This project implements the RISC based DLX microprocessor ISA in verilog using multicycle datapath,0,AkashTri/DLX_multicycle,13958339,Verilog,DLX_multicycle,184,0,2014-10-14 04:46:31+00:00,[],None
644,https://github.com/zwilcox/RetroActiveDesign.git,2013-09-01 19:55:00+00:00,Junior Project,0,zwilcox/RetroActiveDesign,12525949,Verilog,RetroActiveDesign,9284,0,2014-05-04 01:12:56+00:00,[],None
645,https://github.com/lushl9301/CE3001-Project.git,2013-11-02 05:57:20+00:00,cpu,1,lushl9301/CE3001-Project,14061799,Verilog,CE3001-Project,3516,0,2014-12-13 14:31:43+00:00,[],None
646,https://github.com/shahilpusarla/32bit-Processor.git,2013-11-02 06:35:02+00:00,Implementation of 32 bit processor along with pipelining,0,shahilpusarla/32bit-Processor,14062175,Verilog,32bit-Processor,108,0,2013-11-02 06:36:43+00:00,[],None
647,https://github.com/lgbo-ustc/coq.git,2013-11-11 02:43:18+00:00,Solutions for the book Software Foundations by Benjamin C. Pierce,5,lgbo-ustc/coq,14289888,Verilog,coq,60,0,2021-01-30 15:16:38+00:00,[],None
648,https://github.com/barawn/firmware-tisc.git,2014-01-15 14:31:22+00:00,TISC firmware,0,barawn/firmware-tisc,15937480,Verilog,firmware-tisc,11868,0,2015-04-21 20:26:09+00:00,[],None
649,https://github.com/LeifAndersen/3710_project.git,2013-11-26 03:08:27+00:00,,1,LeifAndersen/3710_project,14705583,Verilog,3710_project,14952,0,2014-02-09 23:59:51+00:00,[],None
650,https://github.com/lizhizhou/EXB51.git,2013-12-24 07:37:26+00:00,EXB51,0,lizhizhou/EXB51,15413991,Verilog,EXB51,364,0,2014-01-07 13:57:30+00:00,[],None
651,https://github.com/digi56/Codigo-Temperatura.git,2014-01-29 02:26:31+00:00,,0,digi56/Codigo-Temperatura,16333194,Verilog,Codigo-Temperatura,104,0,2020-11-29 18:50:03+00:00,[],None
652,https://github.com/TAUTIC/VGA_Controller.git,2014-01-07 00:19:12+00:00,Verilog code for a FPGA. Project file is for Quartus II on Altera Platforms,1,TAUTIC/VGA_Controller,15690701,Verilog,VGA_Controller,2736,0,2015-01-12 17:50:03+00:00,[],https://api.github.com/licenses/mit
653,https://github.com/piecioshka/tec-lab-6.git,2013-12-22 12:35:54+00:00,"Exercises for sixth lesson on subject: ""Technika cyfrowa"" ",0,piecioshka/tec-lab-6,15375226,Verilog,tec-lab-6,108,0,2014-06-10 01:18:43+00:00,[],None
654,https://github.com/DrKroeger/FPGA-Codes.git,2014-03-12 22:48:14+00:00,Files used for the BASYS2 FPGA,0,DrKroeger/FPGA-Codes,17686867,Verilog,FPGA-Codes,1964,0,2014-10-06 15:11:02+00:00,[],None
655,https://github.com/schavery/ECS154A.git,2014-02-21 23:42:08+00:00,,0,schavery/ECS154A,17073643,Verilog,ECS154A,8488,0,2016-06-09 17:26:35+00:00,[],None
656,https://github.com/zkarpinski/Karpentium-Processor.git,2014-02-05 17:27:51+00:00,An accumulator based 16bit processor.,0,zkarpinski/Karpentium-Processor,16552133,Verilog,Karpentium-Processor,216,0,2014-04-28 04:26:46+00:00,[],https://api.github.com/licenses/gpl-2.0
657,https://github.com/xatier/COlab1.git,2014-04-30 09:34:30+00:00,"computer organization homework lab1, basic alu",0,xatier/COlab1,19308794,Verilog,COlab1,732,0,2014-04-30 09:36:21+00:00,[],
658,https://github.com/Openlights/hydra-fpga.git,2013-10-22 13:17:54+00:00,Hydra project HDL sources,0,Openlights/hydra-fpga,13773754,Verilog,hydra-fpga,148,0,2013-11-17 01:12:10+00:00,[],https://api.github.com/licenses/mit
659,https://github.com/ericwestman/MPb011.git,2013-11-14 16:14:32+00:00,,0,ericwestman/MPb011,14400100,Verilog,MPb011,636,0,2013-12-05 16:22:13+00:00,[],None
660,https://github.com/jptettamanti/fiuba-ese-asic.git,2013-11-10 17:35:02+00:00,,0,jptettamanti/fiuba-ese-asic,14280710,Verilog,fiuba-ese-asic,7500,0,2014-02-12 13:41:05+00:00,[],None
661,https://github.com/programmermagazine/201310.git,2013-10-01 05:59:12+00:00,程式人雜誌 2013 年 10 月號,1,programmermagazine/201310,13236057,Verilog,201310,17645,0,2013-11-20 12:17:58+00:00,[],None
662,https://github.com/SebastianRo/Fabrica-FPGA.git,2013-11-23 17:39:49+00:00,Programul de control al masinii pentru selctia niturilor,0,SebastianRo/Fabrica-FPGA,14647096,Verilog,Fabrica-FPGA,6608,0,2013-12-10 15:44:06+00:00,[],None
663,https://github.com/otavio-r-filho/KoggeStoneAdder8bit.git,2013-12-03 03:37:51+00:00,8 bit synchronous Kogge-Stone adder,0,otavio-r-filho/KoggeStoneAdder8bit,14882599,Verilog,KoggeStoneAdder8bit,104,0,2013-12-08 00:14:09+00:00,[],None
664,https://github.com/jrmrjnck/ecemon.git,2014-02-01 21:12:38+00:00,Ecemon,0,jrmrjnck/ecemon,16442722,Verilog,ecemon,384,0,2014-02-01 21:18:43+00:00,[],None
665,https://github.com/rshukla3/Min_Pro2.git,2014-02-11 21:10:11+00:00,Xilinx project files for mini project 2,0,rshukla3/Min_Pro2,16745624,Verilog,Min_Pro2,7484,0,2014-02-14 01:43:02+00:00,[],None
666,https://github.com/paalaakshaah/KryptonBoardProject.git,2014-03-05 23:44:03+00:00,Verilog codes for interfacing various components to Krypton CPLD board,0,paalaakshaah/KryptonBoardProject,17459503,Verilog,KryptonBoardProject,2788,0,2014-03-05 23:45:54+00:00,[],None
667,https://github.com/ieexplorer/ProjectFree.git,2014-03-05 19:19:41+00:00,ProjectFree for the co-processor ARM,0,ieexplorer/ProjectFree,17451979,Verilog,ProjectFree,636,0,2014-04-20 16:29:16+00:00,[],None
668,https://github.com/thiagovas/Brincando-com-Verilog.git,2014-03-11 03:49:05+00:00,Algumas coisas que fiz em verilog,0,thiagovas/Brincando-com-Verilog,17617645,Verilog,Brincando-com-Verilog,156,0,2014-03-12 03:11:22+00:00,[],None
669,https://github.com/bravo-t/PipeViterbi.git,2014-05-19 12:32:28+00:00,A pipelined realisation of Viterbi decoder,0,bravo-t/PipeViterbi,19941001,Verilog,PipeViterbi,132,0,2018-06-06 09:29:28+00:00,[],None
670,https://github.com/cmbuck/ELEC-326-Pipelined-Processor.git,2013-12-10 04:01:06+00:00,Pipelined processor implementation for ELEC 326 final project,0,cmbuck/ELEC-326-Pipelined-Processor,15066639,Verilog,ELEC-326-Pipelined-Processor,268,0,2013-12-16 16:14:35+00:00,[],None
671,https://github.com/elic-eon/dlab-7.git,2013-12-11 05:24:34+00:00,,0,elic-eon/dlab-7,15098788,Verilog,dlab-7,1340,0,2013-12-14 14:07:55+00:00,[],None
672,https://github.com/manoyes/Lab4.git,2014-04-23 22:06:21+00:00,,0,manoyes/Lab4,19087246,Verilog,Lab4,547,0,2020-09-28 23:25:45+00:00,[],None
673,https://github.com/scottwilson46/SocKit_VGA.git,2014-04-19 19:53:17+00:00,SocKit VGA driver,0,scottwilson46/SocKit_VGA,18949454,Verilog,SocKit_VGA,7236,0,2016-10-06 15:06:56+00:00,[],None
674,https://github.com/aloisius1/CHILA.git,2014-05-03 15:53:00+00:00,,0,aloisius1/CHILA,19406462,Verilog,CHILA,5048,0,2014-06-13 22:47:54+00:00,[],None
675,https://github.com/MJuma/tces330-processorlab.git,2014-05-27 20:57:22+00:00,Laboratory Exercise B - Programmable Processor,0,MJuma/tces330-processorlab,20235269,Verilog,tces330-processorlab,2293,0,2015-01-24 07:02:07+00:00,[],None
676,https://github.com/hspak/ECE337-Project.git,2014-04-17 15:35:57+00:00,ECE337 Final Project,0,hspak/ECE337-Project,18883548,Verilog,ECE337-Project,19833,0,2016-06-16 02:20:18+00:00,[],None
677,https://github.com/c-day/dirtyBit.git,2014-04-24 13:58:55+00:00,,0,c-day/dirtyBit,19110405,Verilog,dirtyBit,480,0,2014-08-08 17:18:54+00:00,[],None
678,https://github.com/tzzcl/lab06.git,2014-05-28 07:25:01+00:00,,2,tzzcl/lab06,20248715,Verilog,lab06,20156,0,2014-06-17 15:35:23+00:00,[],None
679,https://github.com/awthomps/FinalProject.git,2014-05-21 18:14:54+00:00,Final Project for digital design class.,1,awthomps/FinalProject,20031939,Verilog,FinalProject,240,0,2014-06-12 01:39:46+00:00,[],None
680,https://github.com/UESTC-CPU-DESIGNER/RISC_CPU.git,2013-12-07 14:12:56+00:00,This repository is created by ani. It keeps the code written in Verilog HDL to design an RISC CPU.,0,UESTC-CPU-DESIGNER/RISC_CPU,15006682,Verilog,RISC_CPU,132,0,2013-12-14 14:44:20+00:00,[],None
681,https://github.com/drloggers/PDP11_Simulator_project.git,2014-01-27 09:13:39+00:00,,0,drloggers/PDP11_Simulator_project,16274292,Verilog,PDP11_Simulator_project,808,0,2014-06-12 06:52:02+00:00,[],None
682,https://github.com/mananpatel11/memtest.git,2014-02-28 00:16:40+00:00,testing memory read/writes using hw/sw registers on netfpga,0,mananpatel11/memtest,17269971,Verilog,memtest,140,0,2014-11-24 00:50:10+00:00,[],None
683,https://github.com/MantisClone/ECE_CS_552_Vertically_Designed_Single_Cycle_Processor.git,2014-03-04 21:18:36+00:00,This repository contains responses to the homeworks and project prompts for the Spring 2014 semester of ECE/CS 552 Introduction to Computer Architecture class.,0,MantisClone/ECE_CS_552_Vertically_Designed_Single_Cycle_Processor,17417367,Verilog,ECE_CS_552_Vertically_Designed_Single_Cycle_Processor,2128,0,2021-02-07 02:55:28+00:00,[],None
684,https://github.com/kumarrus/DX-Ball-DE2.git,2013-11-13 00:45:32+00:00,"DX-Ball is a freeware computer game for the PC first released in 1996 by Michael P. Welch. The game, an updated version of an earlier series of Amiga games known as Megaball, is patterned after classic ball-and-paddle arcade games such as Breakout and Arkanoid. This project is done on Altera DE2 FPGA board.",0,kumarrus/DX-Ball-DE2,14349674,Verilog,DX-Ball-DE2,6268,0,2019-09-05 04:10:28+00:00,[],https://api.github.com/licenses/apache-2.0
685,https://github.com/knitHacker/stack.git,2013-11-15 19:17:51+00:00,,0,knitHacker/stack,14432854,Verilog,stack,100,0,2014-04-13 13:00:01+00:00,[],None
686,https://github.com/benwr/comporg_mips.git,2013-11-06 23:23:49+00:00,Single-cycle MIPS Processor,0,benwr/comporg_mips,14188710,Verilog,comporg_mips,112,0,2013-11-07 14:44:33+00:00,[],None
687,https://github.com/cmbuck/ELEC-326-Hwk3.git,2013-11-13 05:26:09+00:00,Verilog implementation of ALU and Decoder,0,cmbuck/ELEC-326-Hwk3,14354907,Verilog,ELEC-326-Hwk3,284,0,2013-11-13 05:32:16+00:00,[],None
688,https://github.com/phille2/3DQ5-Project.git,2013-11-02 16:27:53+00:00,Repository for 3DQ5 project,0,phille2/3DQ5-Project,14069405,Verilog,3DQ5-Project,81144,0,2013-11-23 23:06:24+00:00,[],None
689,https://github.com/AleCher/ipstack.git,2013-11-02 17:54:32+00:00,IP stack implementation for FPGA,0,AleCher/ipstack,14071536,Verilog,ipstack,152,0,2015-01-27 16:02:27+00:00,[],https://api.github.com/licenses/gpl-2.0
690,https://github.com/efajk/dlab-8.git,2013-12-21 07:07:22+00:00,,0,efajk/dlab-8,15355256,Verilog,dlab-8,280,0,2013-12-22 03:34:39+00:00,[],None
691,https://github.com/pixelprizm/ee201project.git,2013-12-03 04:04:07+00:00,EE-201 final project: Minesweeper game,0,pixelprizm/ee201project,14883018,Verilog,ee201project,381,0,2023-01-28 01:10:41+00:00,[],None
692,https://github.com/PJayChen/Digital_IC_Design_HW5.git,2014-01-12 13:46:43+00:00,Trapezoid Rendering Engine,0,PJayChen/Digital_IC_Design_HW5,15843030,Verilog,Digital_IC_Design_HW5,4104,0,2014-01-18 11:07:00+00:00,[],None
693,https://github.com/harshitm26/comp-org.git,2014-01-13 18:48:44+00:00,Contains Assignments and Project Related to the course Computer Architecture,0,harshitm26/comp-org,15877901,Verilog,comp-org,816,0,2014-01-18 14:53:41+00:00,[],None
694,https://github.com/rhodeser/freezing-nemesis.git,2014-01-22 06:07:31+00:00,,0,rhodeser/freezing-nemesis,16130527,Verilog,freezing-nemesis,11440,0,2014-02-04 08:21:26+00:00,[],None
695,https://github.com/renegia/MIPS.git,2013-10-25 11:24:20+00:00,Criando um processador MIPS,0,renegia/MIPS,13858711,Verilog,MIPS,240,0,2013-11-02 21:56:03+00:00,[],None
696,https://github.com/z-york/Ece552.git,2014-03-27 20:14:18+00:00,,0,z-york/Ece552,18189884,Verilog,Ece552,332,0,2014-05-07 15:29:37+00:00,[],None
