Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Dec  9 01:31:00 2019
| Host             : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.278        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.179        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        8 |       --- |             --- |
| Slice Logic             |     0.011 |    22965 |       --- |             --- |
|   LUT as Logic          |     0.009 |     9868 |     63400 |           15.56 |
|   CARRY4                |     0.001 |     1818 |     15850 |           11.47 |
|   Register              |    <0.001 |     7390 |    126800 |            5.83 |
|   LUT as Shift Register |    <0.001 |      399 |     19000 |            2.10 |
|   F7/F8 Muxes           |    <0.001 |       66 |     63400 |            0.10 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      359 |       --- |             --- |
| Signals                 |     0.009 |    13818 |       --- |             --- |
| Block RAM               |     0.008 |       44 |       135 |           32.59 |
| MMCM                    |     0.116 |        1 |         6 |           16.67 |
| DSPs                    |     0.004 |       19 |       240 |            7.92 |
| I/O                     |     0.022 |       85 |       210 |           40.48 |
| Static Power            |     0.099 |          |           |                 |
| Total                   |     0.278 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.041 |      0.016 |
| Vccaux    |       1.800 |     0.083 |       0.065 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+------------------------------------+-----------------+
| Clock                | Domain                             | Constraint (ns) |
+----------------------+------------------------------------+-----------------+
| clk_100mhz           | clk_100mhz                         |            10.0 |
| clk_out1_clk_wiz_0   | clkdivider/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out1_clk_wiz_0_1 | clkdivider/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0   | clkdivider/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | clkdivider/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | clk_100mhz                         |            10.0 |
+----------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top_level                                      |     0.179 |
|   bin_maze_filt                                |     0.026 |
|     bin_dilation                               |    <0.001 |
|     bin_erosion                                |    <0.001 |
|     genblk1[0].inst                            |     0.002 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[10].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[11].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[12].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[13].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[14].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[15].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[16].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[17].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[18].inst                           |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[1].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[2].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[3].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[4].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[5].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[6].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[7].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[8].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     genblk1[9].inst                            |     0.001 |
|       h_div1                                   |    <0.001 |
|       s_div1                                   |    <0.001 |
|       v_div1                                   |    <0.001 |
|     red_dilation                               |    <0.001 |
|     red_erosion                                |    <0.001 |
|     yellow_dilation                            |    <0.001 |
|     yellow_erosion                             |    <0.001 |
|   bp_tracer                                    |    <0.001 |
|   cam_img_buf                                  |     0.003 |
|     U0                                         |     0.003 |
|       inst_blk_mem_gen                         |     0.003 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.003 |
|           valid.cstr                           |     0.003 |
|             bindec_a.bindec_inst_a             |    <0.001 |
|             bindec_b.bindec_inst_b             |    <0.001 |
|             has_mux_b.B                        |    <0.001 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[10].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[11].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[12].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[13].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[14].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[15].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[16].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[17].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[18].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[19].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[20].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[21].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[22].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[23].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[2].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[3].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[4].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[5].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[6].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[7].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[8].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[9].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|   clkdivider                                   |     0.116 |
|     inst                                       |     0.116 |
|   db1                                          |    <0.001 |
|   db2                                          |    <0.001 |
|   display                                      |    <0.001 |
|   end_color_map                                |    <0.001 |
|     U0                                         |    <0.001 |
|       inst_blk_mem_gen                         |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|           valid.cstr                           |    <0.001 |
|             bindec_a.bindec_inst_a             |    <0.001 |
|             bindec_b.bindec_inst_b             |    <0.001 |
|             has_mux_b.B                        |    <0.001 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|   maze_solver                                  |     0.005 |
|     visited_map                                |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|   my_camera                                    |    <0.001 |
|   nolabel_line232                              |    <0.001 |
|   p_bp                                         |     0.001 |
|     U0                                         |     0.001 |
|       inst_blk_mem_gen                         |     0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.001 |
|           valid.cstr                           |     0.001 |
|             bindec_a.bindec_inst_a             |    <0.001 |
|             bindec_b.bindec_inst_b             |    <0.001 |
|             has_mux_b.B                        |    <0.001 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[2].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|   pb                                           |    <0.001 |
|     U0                                         |    <0.001 |
|       inst_blk_mem_gen                         |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|           valid.cstr                           |    <0.001 |
|             bindec_a.bindec_inst_a             |    <0.001 |
|             bindec_b.bindec_inst_b             |    <0.001 |
|             has_mux_b.B                        |    <0.001 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|   skel                                         |    <0.001 |
|   skel_maze                                    |    <0.001 |
|     U0                                         |    <0.001 |
|       inst_blk_mem_gen                         |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|           valid.cstr                           |    <0.001 |
|             bindec_a.bindec_inst_a             |    <0.001 |
|             bindec_b.bindec_inst_b             |    <0.001 |
|             has_mux_b.B                        |    <0.001 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|   start_color_map                              |    <0.001 |
|     U0                                         |    <0.001 |
|       inst_blk_mem_gen                         |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|           valid.cstr                           |    <0.001 |
|             bindec_a.bindec_inst_a             |    <0.001 |
|             bindec_b.bindec_inst_b             |    <0.001 |
|             has_mux_b.B                        |    <0.001 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|   vga1                                         |    <0.001 |
+------------------------------------------------+-----------+


