<annotationInfo>
<item  id="9" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_1_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_fu_339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_360_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_2_fu_427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_434_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_434_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_360_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_360_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_5_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_23_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast9_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast8_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast7_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast6_fu_449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_24" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_24_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast5_fu_452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast4_fu_455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_1_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_2_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_6_fu_469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_3_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_7_fu_473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/padding2d.cpp" linenumber="13" name="shl_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="shl_ln13_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_8_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_4_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_9_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_1_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_5_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_11" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_11_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_12" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_12_fu_415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_13_fu_482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_25" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_25_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_26" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_26_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_8_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_9_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_10_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/padding2d.cpp" linenumber="13" name="icmp_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln13_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/padding2d.cpp" linenumber="13" name="depth" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="depth_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/padding2d.cpp" linenumber="15" name="trunc_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln15_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/padding2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln15_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/padding2d.cpp" linenumber="19" name="zext_ln19" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln19_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/padding2d.cpp" linenumber="30" name="i_count" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="i_count_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_1_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/padding2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln23_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/padding2d.cpp" linenumber="23" name="height" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="height_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/padding2d.cpp" linenumber="25" name="icmp_ln25" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln25_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_fu_578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_6_fu_595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/padding2d.cpp" linenumber="31" name="o_count_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_7_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_2_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/padding2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln34_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/padding2d.cpp" linenumber="38" name="zext_ln38" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln38_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/padding2d.cpp" linenumber="39" name="o_count_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_8_fu_616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_3_fu_622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_4_fu_627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_1_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/padding2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln43_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/padding2d.cpp" linenumber="43" name="icmp_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln43_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/padding2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln47_fu_642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/padding2d.cpp" linenumber="48" name="o_count_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_6_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_6_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_7_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_10_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_15_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_16" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_16_fu_673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_1_fu_245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_d_fu_285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl_fu_291_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl10_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl10_cast_fu_299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl1_fu_303_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl11_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl11_cast_fu_311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp5_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_0_0_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_fu_321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl8_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_cast_fu_328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_fu_332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl9_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_cast_fu_339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp5_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_1_0_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl6_fu_349_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_fu_356_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl7_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_cast_fu_363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp5_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_2_0_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="tmp6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp6_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="p_shl4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_fu_373_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="p_shl4_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_cast_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="p_shl5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_fu_384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="p_shl5_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_cast_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="tmp7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln34_fu_267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_23_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln22_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_13_fu_420_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="grp_fu_728_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_33" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_33_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_14_fu_426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="grp_fu_748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="or_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="grp_fu_796_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_15_fu_713_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_16_fu_510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_17_fu_641_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_18_fu_647_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_s_fu_516_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl4_cast_mid161_ca" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_cast_mid161_ca_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_9_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl5_cast_mid165_ca" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_cast_mid165_ca_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp7_mid167" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid167_fu_538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp7_mid167_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid167_cast_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="select_ln34_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln34_19_fu_656_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="xor_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln34_fu_432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln23_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="and_ln34_fu_437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_h_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="empty_54" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="empty_54_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_0_mid2_fu_454_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl10_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl10_mid1_fu_462_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl10_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl10_cast_mid1_fu_469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl11_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl11_mid1_fu_473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl11_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl11_cast_mid1_fu_480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp5_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_0_0_mid1_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_0_0_mid2_fu_544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_mid1_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl8_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_mid1_fu_550_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl8_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_cast_mid1_fu_557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl9_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_mid1_fu_561_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl9_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_cast_mid1_fu_568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_1_0_mid1_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_1_0_mid2_fu_662_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_mid1_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl6_mid1_fu_578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl7_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_mid1_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="p_shl7_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_cast_mid1_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_2_0_mid1_fu_596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_2_0_mid2_fu_668_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp6_mid1_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl4_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_mid1_fu_602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl4_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_cast_mid1_fu_609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl5_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_mid1_fu_613_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="p_shl5_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_cast_mid1_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp7_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid1_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp7_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid2_fu_674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="select_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln22_fu_505_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_14_fu_827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_15_fu_680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_1_fu_720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_4_fu_723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_3_1_U6" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_3_fu_871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln_fu_889_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_16_fu_830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_17_fu_688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_3_fu_691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_4_fu_740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_5_fu_743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_3_1_U7" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_6_fu_878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_1_fu_898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_4_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_18_fu_833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_19_fu_760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_5_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_7_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_6_fu_791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_3_1_U8" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_9_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_2_fu_931_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_6_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_10_fu_808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_7_fu_811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_3_1_U9" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_12_fu_918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_3_fu_940_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_7_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_13_fu_836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_8_fu_839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_4_fu_968_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_8_fu_776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln34_15_fu_844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_9_fu_847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_5_fu_977_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_9_fu_852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_10_fu_881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_6_reg_1542" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_10_fu_857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_11_fu_885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_7_reg_1547" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln34_11_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln34_12_fu_921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln40_8_fu_1022_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_1_fu_925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_2_fu_957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_3_fu_963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_4_fu_994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_5_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_6_fu_1036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_7_fu_1041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_8_fu_1045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_fu_701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="sext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln40_fu_1050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_fu_1053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="add_ln22_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln22_3_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="select_ln22_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln22_3_fu_635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln_fu_228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_2_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln29_1_fu_240_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_3_fu_248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln29_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln19_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln19_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_d_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln20_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln34_fu_282_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln34_6_fu_295_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="trunc_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln34_fu_301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="mul_ln34_fu_541_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mul_mul_11ns_5ns_14_1_1_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln34_6_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln34_1_fu_384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln34_7_fu_357_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="xor_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="xor_ln34_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln21_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="and_ln34_3_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_h_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="or_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="or_ln29_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln29_fu_367_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln29_mid1_fu_324_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_fu_331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_1_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln29_1_mid1_fu_335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_18_fu_342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln29_5_fu_346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln29_12_fu_375_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln29_11_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln20_fu_352_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln24_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln24_1_fu_393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln29_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln29_3_fu_401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_4_fu_405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mux_164_16_4_1_U23" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_32_1_1_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln29_1_fu_453_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln29_4_fu_462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="buffer_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="tmp_5_fu_487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln33_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="xor_ln33_fu_499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln33_fu_505_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="and_ln34_fu_513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln34_fu_472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln34_2_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln34_1_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln34_fu_533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln34_fu_536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_w_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln20_2_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln20_2_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_fu_272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_1_fu_275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_2_fu_278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_fu_282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln28_1_cast4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_1_cast4_fu_286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_fu_290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln34_1_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_1_cast_fu_294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_fu_250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_42" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_42_fu_254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_43" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_43_fu_298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_266_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_266_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="mul_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_266_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_309_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_309_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="mul_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_309_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln20_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_7" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_fu_577_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_fu_324_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_fu_324_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_fu_577_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_2_fu_582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="shl_ln" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln_fu_376_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_3_fu_384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp_0_0" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_0_0_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp2_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln18_fu_329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="add_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln18_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="out_d" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_d_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln19_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_fu_351_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_8" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_1_fu_568_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_1_fu_361_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_1_fu_361_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_8" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_8_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="mul_ln34_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_1_fu_568_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_9_fu_591_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_10" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_10_fu_438_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_11" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_11_fu_610_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="icmp_ln20_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln20_1_fu_366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_12" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_12_fu_404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="select_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln18_fu_409_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="out_h" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_h_fu_371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln28_1_fu_443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln28_fu_447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_6_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="shl_ln28_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln28_mid1_fu_415_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_13" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_13_fu_422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp_0_0_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_0_0_mid1_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln28_1_fu_455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_14" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_2_fu_469_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_2_fu_469_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_4_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_15" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_3_fu_526_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_3_fu_526_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp2_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp2_mid1_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln28_2_fu_615_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_16" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_635_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="network_mac_muladd_6ns_8ns_4ns_12_1_1_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="select_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln19_fu_461_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_635_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="shl_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln28_1_fu_479_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_7_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_8_fu_510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln28_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_9_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_1_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_10_fu_514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_fu_531_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_2_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_11" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_11_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_1_fu_552_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29_19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_19_fu_557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_3_fu_540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_12" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_12_fu_561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_2_fu_605_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29_20" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_20_fu_621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="add_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="network_mac_muladd_6ns_8ns_4ns_12_1_1_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_9_fu_631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="out_w" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_w_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="add_ln19_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln19_1_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="select_ln19_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln19_1_fu_432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln34_14_fu_322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_fu_326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_2_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_2_cast14_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_fu_334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln40_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_1_cast_fu_338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_fu_342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="empty_46" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_46_fu_346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln5_fu_358_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln5_fu_358_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="mul_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln5_fu_358_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="tmp_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_4_fu_364_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln23_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_1_fu_378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln34_fu_382_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln40_fu_443_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="zext_ln34_4_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_4_cast_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_fu_457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="tmp6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp6_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln21_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln21_fu_465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_d_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln22_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln28_fu_413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln28_3_fu_420_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln28_fu_769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_2_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln34_2_fu_429_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln28_4_fu_471_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="trunc_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln28_fu_434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln40_1_fu_476_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln28_5_fu_506_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="add_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln28_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="xor_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="xor_ln28_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="add_ln28_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln28_5_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln28_6_fu_511_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln28_7_fu_533_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln23_1_fu_438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln28_8_fu_447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_h_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="empty_48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_48_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_0_mid2_fu_484_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="zext_ln34_4_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_4_cast_mid_fu_492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_mid1_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_0_0_mid2_v_v_fu_516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_0_0_mid2_fu_541_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_0_0_mid2_fu_541_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_1_0_mid2_v_v_fu_577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_1_0_mid2_fu_609_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_1_0_mid2_fu_609_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_2_0_mid2_v_v_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_2_0_mid2_fu_585_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_2_0_mid2_fu_585_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp6_mid1_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp7_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp7_mid2_v_v_fu_551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp7_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="grp_fu_903_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp7_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="select_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln22_fu_501_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_10_fu_590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_11_fu_614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_3_1_x_U41" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln34_2_fu_715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln_reg_1413" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_12_fu_598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_4_fu_601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_13_fu_626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_3_1_x_U42" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln34_4_fu_722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U47" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_s_reg_1418" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_5_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_14_fu_667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_6_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_15_fu_691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_3_1_x_U43" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln34_6_fu_751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U50" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_1_reg_1478" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_7_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_16_fu_725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_3_1_x_U44" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln34_8_fu_754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_2_fu_835_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_8_fu_699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_17_fu_729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U53" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_3_reg_1498" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_9_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_18_fu_757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U54" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_4_fu_871_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_10_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_19_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U48" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_5_reg_1458" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_11_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_20_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U49" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_6_reg_1463" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln34_12_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln34_21_fu_707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln40_7_fu_816_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_1_fu_857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_2_fu_861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_3_fu_866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_4_fu_890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_5_fu_880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_6_fu_825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_7_fu_830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_8_fu_885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_9_fu_894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_3_fu_899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="add_ln22_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln22_1_fu_403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="select_ln22_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln22_1_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln19_fu_472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln19_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_d_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="23" name="zext_ln23" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln23_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln29_5_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln29_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln_fu_502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_2_fu_509_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_9_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_3_fu_521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_10_fu_529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln29_fu_533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln24_2_fu_563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln29_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln20_fu_539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln20_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_h_fu_545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln21_fu_551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_fu_578_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_9_fu_1001_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_2_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_2_mid1_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_3_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_3_mid1_fu_596_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_17" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_17_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln29_4_fu_607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_10_fu_625_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln29_10_fu_981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_11_fu_676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln29_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln2432" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln2432_fu_613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="and_ln29_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln20_fu_619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_w_fu_640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_fu_1007_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="or_ln24_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_9_fu_655_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_10_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln24_fu_700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln24_5_fu_668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln29_9_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_11_fu_681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="grp_fu_1075_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_9ns_9s_13_1_1_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_9ns_9s_13_1_1_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln29_8_fu_993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_6_fu_996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_12_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln29_4_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_1287_16_7_1_U67" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_32_1_1_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln_fu_1019_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="grp_fu_1032_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_add_23s_23ns_23_2_1_U68" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="in_d_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln24_fu_970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="tmp_4_fu_1037_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln33_fu_1044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln33_fu_1047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln33_fu_1053_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="and_ln34_fu_1061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln34_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln34_4_fu_984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln34_1_fu_987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln34_fu_1067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln34_fu_1070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln21_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln21_fu_645_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_fu_322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_2_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_2_cast14_fu_326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln40_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_1_cast_fu_334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_fu_338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="empty_50" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_50_fu_342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln5_fu_354_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln5_fu_354_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="mul_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln5_fu_354_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="tmp_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_6_fu_360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln23_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_2_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln34_fu_378_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln40_fu_439_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="zext_ln34_4_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_4_cast_fu_405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="tmp6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp6_fu_457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln21_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln21_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_d_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln22_fu_394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln28_fu_409_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln28_9_fu_416_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln28_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_4_fu_422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln34_18_fu_425_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln28_10_fu_467_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="trunc_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln28_fu_430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln40_2_fu_472_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln28_11_fu_502_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="add_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln28_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="xor_ln28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="xor_ln28_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="add_ln28_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln28_6_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln28_12_fu_507_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln28_13_fu_529_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln23_2_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="select_ln28_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln28_14_fu_443_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_h_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="empty_52" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_52_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_0_mid2_fu_480_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="zext_ln34_4_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_4_cast_mid_fu_488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_mid1_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_0_0_mid2_v_v_fu_512_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_0_0_mid2_fu_537_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_0_0_mid2_fu_537_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_1_0_mid2_v_v_fu_573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_1_0_mid2_fu_605_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_1_0_mid2_fu_605_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_2_0_mid2_v_v_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp5_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_2_0_mid2_fu_581_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp5_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_2_0_mid2_fu_581_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="tmp6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp6_mid1_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp7_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp7_mid2_v_v_fu_547_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="28" name="tmp7_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="grp_fu_899_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp7_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="select_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln22_fu_497_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_21_fu_586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_22_fu_610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_3_1_x_U77" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln34_14_fu_711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln_reg_1409" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_23_fu_594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_14_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_24_fu_622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_3_1_x_U78" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln34_16_fu_718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_9_reg_1414" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_15_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_25" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_25_fu_663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_16_fu_666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_26" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_26_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_3_1_x_U79" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln34_18_fu_747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U86" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_s_reg_1474" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_17_fu_691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_27_fu_721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="tmp_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_3_1_x_U80" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="sext_ln34_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln34_20_fu_750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U88" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_8_fu_831_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_18_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_28" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_28_fu_725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_1_reg_1494" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_19_fu_699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_29_fu_753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_2_fu_867_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_20_fu_655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_30" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_30_fu_671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U84" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_3_reg_1454" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_21_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_31" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_31_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_4_reg_1459" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="add_ln34_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln34_22_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="zext_ln34_32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln34_32_fu_703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="34" name="mul_ln34_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="trunc_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln40_5_fu_812_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_9_fu_853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_10_fu_857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_11_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_12_fu_886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_13_fu_876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_14_fu_821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_15_fu_826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_16_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_17_fu_890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_3_fu_895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="add_ln22_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln22_2_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="select_ln22_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln22_2_fu_523_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln19_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln19_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_d_fu_346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="23" name="zext_ln23" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln23_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln29_fu_361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln29_fu_357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln_fu_364_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_fu_371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln29_4_fu_375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_12_fu_383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln29_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln24_3_fu_423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln29_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln20_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln20_fu_432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_h_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln21_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_fu_438_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_6_fu_719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_13" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_13_fu_445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_4_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln29_4_mid1_fu_448_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_14" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_14_fu_455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln29_3_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_7_fu_481_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln29_7_fu_693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_8_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln29_fu_465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln24_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="and_ln29_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln20_fu_475_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_w_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_fu_725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="or_ln24_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_6_fu_495_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_7_fu_509_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln24_fu_540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln24_4_fu_514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln29_7_fu_517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_8_fu_543_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_15" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="grp_fu_793_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U104" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U104" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln29_8_fu_711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_7_fu_714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_16" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_16_fu_522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln29_6_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="merge_i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_646_16_6_1_U102" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_32_1_1_U105" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln_fu_737_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="grp_fu_750_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_add_22s_22ns_22_2_1_U103" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="in_d_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln24_3_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="tmp_3_fu_755_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln33_fu_762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln33_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln33_fu_771_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="and_ln34_fu_779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln34_fu_687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln34_3_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln34_1_fu_705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln34_fu_785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln34_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln21_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln21_fu_503_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_fu_195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_1_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln21_3_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_3_cast_fu_202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_fu_173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_9_fu_177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_10_fu_205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_11_fu_209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_189_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_189_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_189_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_460_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_460_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mul_mul_10ns_5ns_15_1_1_U112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/up_sampling2d.cpp" linenumber="17" name="icmp_ln17" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln17_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_1_fu_326_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_fu_229_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_fu_229_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_1_fu_326_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="lshr_ln" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln_reg_569" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_4_fu_331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln21_6_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_6_cast_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_fu_394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="icmp_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln14_fu_234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="add_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln14_fu_294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="out_d" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_d_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln15_fu_245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_fu_266_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_3_fu_284_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_2_fu_279_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_2_fu_279_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_1_fu_339_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_3_fu_284_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_2_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_3_fu_404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_4_fu_429_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/up_sampling2d.cpp" linenumber="17" name="icmp_ln17_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln17_1_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_5_fu_300_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="select_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln14_fu_305_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="out_h" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_h_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="or_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="or_ln21_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_6_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="lshr_ln21_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln21_mid1_fu_356_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_11_fu_365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln21_6_cast_mid" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_6_cast_mid_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_mid1_fu_369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_7_fu_412_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_12" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_466_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp2_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_mid1_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_8_fu_437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_13" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_473_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U114" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_fu_375_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="lshr_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln21_1_reg_654" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_466_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="add_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_6_fu_449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_473_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="add_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U114" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_8_fu_456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/up_sampling2d.cpp" linenumber="17" name="out_w" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_w_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="add_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln15_1_fu_250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_1_fu_316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln19_fu_472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln19_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_d_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="23" name="zext_ln23" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln23_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln29_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln29_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln_fu_502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_5_fu_509_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_6_fu_521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_6_fu_529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln29_fu_533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln24_fu_563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln29_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln20_fu_539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln20_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_h_fu_545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln21_fu_551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_fu_578_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_3_fu_1001_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_5_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_5_mid1_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_7_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_6_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_6_mid1_fu_596_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_9_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln29_2_fu_607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_4_fu_625_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln29_4_fu_981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_5_fu_676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln29_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln24_fu_613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="and_ln29_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln20_fu_619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_w_fu_640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_fu_1007_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="or_ln24_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_3_fu_655_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_4_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln24_2_fu_700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln24_3_fu_668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln29_4_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_5_fu_681_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="grp_fu_1075_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U127" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U127" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln29_5_fu_993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_8_fu_996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_11_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln29_5_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_1287_16_7_1_x_U125" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mul_mul_16s_16s_32_1_1_U128" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln_fu_1019_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="grp_fu_1032_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_add_22s_22ns_22_2_1_U126" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="in_d_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln24_2_fu_970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="tmp_2_fu_1037_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln33_fu_1044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln33_fu_1047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln33_fu_1053_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="and_ln34_fu_1061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln34_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln34_2_fu_984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln34_1_fu_987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln34_fu_1067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln34_fu_1070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln21_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln21_fu_645_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln_fu_262_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_fu_270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln29_7_fu_274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_1_fu_282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln29_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln24_fu_303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln29_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln34_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln34_2_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_d_fu_455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln20_fu_233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_fu_292_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_1_fu_461_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_2_fu_469_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_3_fu_477_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_4_fu_405_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_5_fu_484_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="xor_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln34_fu_245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln24_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln34_1_fu_339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln21_fu_250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln34_2_fu_299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_d_0_mid2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_d_0_mid2_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_h_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="or_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln29_fu_329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln29_fu_343_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln29_mid1_fu_350_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_2_fu_357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_7_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln29_7_mid1_fu_361_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_3_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln29_1_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln29_1_fu_411_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln29_2_fu_497_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln29_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="or_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln29_1_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln29_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln20_fu_394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_w_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln24_fu_422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln24_1_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln24_fu_582_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln24_1_fu_431_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln24_1_fu_438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln29_2_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln24_2_fu_503_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln21_fu_446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="grp_fu_651_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U136" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U136" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln29_fu_529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_5_fu_532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln29_fu_451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mux_164_16_4_1_x_U134" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mul_mul_16s_16s_32_1_1_U137" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln29_2_fu_595_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="grp_fu_608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_add_23ns_23s_23_2_1_U135" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="in_d_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln24_1_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="tmp_1_fu_613_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln33_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln33_fu_623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln33_fu_629_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln34_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln34_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln34_1_fu_574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln34_1_fu_577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln34_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln34_fu_646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln21_fu_256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln21_9_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln20_1_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln20_1_fu_333_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_A" contextFuncName="network" moduleName="network" rtlName="MemBank_A_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="52" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_B" contextFuncName="network" moduleName="network" rtlName="MemBank_B_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="53" filename="../mnist_AXI_Stream.cpp" linenumber="66" name="MemBank_Out" contextFuncName="network" moduleName="network" rtlName="MemBank_Out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="54" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_keep_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_keep_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="55" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_strb_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_strb_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="56" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_user_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="57" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_last_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_last_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="58" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_id_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="59" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_dest_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="68" filename="../mnist_AXI_Stream.cpp" linenumber="75" name="sext_ln75" contextFuncName="network" moduleName="network" rtlName="sext_ln75_fu_613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="91" filename="../mnist_AXI_Stream.cpp" linenumber="83" name="i" contextFuncName="network" moduleName="network" rtlName="network_add_32s_32ns_32_2_1_U143" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="95" filename="../mnist_AXI_Stream.cpp" linenumber="91" name="_ln91" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_545" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="96" filename="../mnist_AXI_Stream.cpp" linenumber="95" name="_ln95" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_fu_509" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="97" filename="../mnist_AXI_Stream.cpp" linenumber="100" name="_ln100" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_fu_584" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="98" filename="../mnist_AXI_Stream.cpp" linenumber="105" name="_ln105" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_563" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="99" filename="../mnist_AXI_Stream.cpp" linenumber="109" name="_ln109" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_545" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="100" filename="../mnist_AXI_Stream.cpp" linenumber="113" name="_ln113" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_449" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="101" filename="../mnist_AXI_Stream.cpp" linenumber="118" name="_ln118" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_1_fu_521" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="102" filename="../mnist_AXI_Stream.cpp" linenumber="123" name="_ln123" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_563" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="103" filename="../mnist_AXI_Stream.cpp" linenumber="127" name="_ln127" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_545" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="104" filename="../mnist_AXI_Stream.cpp" linenumber="131" name="_ln131" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_479" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="105" filename="../mnist_AXI_Stream.cpp" linenumber="136" name="_ln136" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_2_fu_537" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="106" filename="../mnist_AXI_Stream.cpp" linenumber="141" name="_ln141" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_592" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="107" filename="../mnist_AXI_Stream.cpp" linenumber="145" name="_ln145" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_545" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="108" filename="../mnist_AXI_Stream.cpp" linenumber="149" name="_ln149" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_479" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="109" filename="../mnist_AXI_Stream.cpp" linenumber="154" name="_ln154" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_3_fu_529" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="110" filename="../mnist_AXI_Stream.cpp" linenumber="159" name="_ln159" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_592" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="111" filename="../mnist_AXI_Stream.cpp" linenumber="163" name="_ln163" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_545" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="112" filename="../mnist_AXI_Stream.cpp" linenumber="167" name="_ln167" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_449" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="113" filename="../mnist_AXI_Stream.cpp" linenumber="172" name="_ln172" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_4_fu_515" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="117" filename="../mnist_AXI_Stream.cpp" linenumber="177" name="icmp_ln177" contextFuncName="network" moduleName="network" rtlName="icmp_ln177_fu_665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="119" filename="../mnist_AXI_Stream.cpp" linenumber="177" name="i_3" contextFuncName="network" moduleName="network" rtlName="i_3_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="124" filename="../mnist_AXI_Stream.cpp" linenumber="180" name="zext_ln180" contextFuncName="network" moduleName="network" rtlName="zext_ln180_fu_677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="135" filename="../mnist_AXI_Stream.cpp" linenumber="201" name="icmp_ln201" contextFuncName="network" moduleName="network" rtlName="icmp_ln201_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="137" filename="../mnist_AXI_Stream.cpp" linenumber="201" name="i_4" contextFuncName="network" moduleName="network" rtlName="i_4_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="142" filename="../mnist_AXI_Stream.cpp" linenumber="204" name="zext_ln204" contextFuncName="network" moduleName="network" rtlName="zext_ln204_fu_694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
</annotationInfo>
