// Seed: 1746739717
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    output wand id_4,
    output uwire id_5,
    input wor id_6,
    input wand id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    input uwire id_11,
    output uwire id_12,
    input wire id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  always @(1 or 1) begin : LABEL_0
    assign id_3 = 1;
  end
  wire id_16;
  tri0 id_17;
  wire id_18;
  assign id_1  = 1;
  assign id_17 = id_11;
  nand primCall (id_4, id_11, id_15, id_7, id_10, id_8, id_13, id_2, id_6);
endmodule
