`timescale 1ns / 1ps

module c_mod_3 (
    input  wire c_int_in_1,
    input  wire c_int_in_2,
    output reg c_mod_out_1
);

endmodule
